
*** Running vivado
    with args -log lpdc_test_exdes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lpdc_test_exdes.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lpdc_test_exdes.tcl -notrace
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'ldpc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
ldpc_ldpc_1_0_0

Command: synth_design -top lpdc_test_exdes -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
CRITICAL WARNING: [filemgmt 20-1741] File 'ila_0.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* ila_0 (e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/synth/ila_0.v)
* ila_0 (e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'ldpc.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* ldpc_ldpc_1_0_0 (e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v)
* ldpc (E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/synth/ldpc.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 80844 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module ila_0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:53]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 450.723 ; gain = 143.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lpdc_test_exdes' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:70]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 17 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:93]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:100]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:112]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:288]
INFO: [Synth 8-638] synthesizing module 'lpdc_test_support' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_support.v:70]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpdc_test_GT_USRCLK_SOURCE' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test_GT_USRCLK_SOURCE' (3#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_gt_usrclk_source.v:68]
INFO: [Synth 8-638] synthesizing module 'lpdc_test_common' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter QPLL_FBDIV_TOP bound to: 40 - type: integer 
	Parameter QPLL_FBDIV_IN bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0010000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (4#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test_common' (5#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common.v:69]
INFO: [Synth 8-638] synthesizing module 'lpdc_test_common_reset' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common_reset.v:74]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter ASSERT_COMMON_RESET bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common_reset.v:121]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test_common_reset' (6#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common_reset.v:74]
INFO: [Synth 8-638] synthesizing module 'lpdc_test' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/.Xil/Vivado-80380-User-2021FZLJGL/realtime/lpdc_test_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test' (7#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/.Xil/Vivado-80380-User-2021FZLJGL/realtime/lpdc_test_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test_support' (8#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_support.v:70]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (9#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'lpdc_test_GT_FRAME_GEN' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 17 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:98]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:98]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:99]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:99]
INFO: [Synth 8-3876] $readmem data file 'gt_rom_init_tx.dat' is read successfully [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:142]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test_GT_FRAME_GEN' (10#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:69]
INFO: [Synth 8-638] synthesizing module 'ldpc_wrapper' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/hdl/ldpc_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'ldpc' [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/synth/ldpc.v:13]
INFO: [Synth 8-638] synthesizing module 'ldpc_ldpc_1_0_0' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/synth/ldpc_ldpc_1_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'top_test' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/new/top_test.v:1]
	Parameter DATA_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_control' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v:1]
	Parameter DATA_W bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (11#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40051]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 18 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 18 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 9 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:40051]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (13#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (14#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx9 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 4093 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 4092 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_RD_DEPTH bound to: 4096 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_DEPTH bound to: 4096 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 12 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:545]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1097]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (15#1) [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (16#1) [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (28#1) [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (42#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'fifo_control' (43#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v:1]
INFO: [Synth 8-638] synthesizing module 'ldpc_control' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:1]
	Parameter DATA_W bound to: 16 - type: integer 
	Parameter Rst bound to: 0 - type: integer 
	Parameter S_out bound to: 1 - type: integer 
	Parameter P_out bound to: 2 - type: integer 
	Parameter frame_delay bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:61]
INFO: [Synth 8-226] default block is never used [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:132]
INFO: [Synth 8-638] synthesizing module 'H1' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H1/synth/H1.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: H1.mif - type: string 
	Parameter C_INIT_FILE bound to: H1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     95.9656 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H1/synth/H1.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'H1' (45#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H1/synth/H1.vhd:67]
INFO: [Synth 8-638] synthesizing module 'H2' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H2/synth/H2.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: H2.mif - type: string 
	Parameter C_INIT_FILE bound to: H2.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     95.9656 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H2/synth/H2.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'H2' (46#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H2/synth/H2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'h3' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/h3/synth/h3.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: h3.mif - type: string 
	Parameter C_INIT_FILE bound to: h3.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     95.9656 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/h3/synth/h3.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'h3' (47#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/h3/synth/h3.vhd:67]
INFO: [Synth 8-638] synthesizing module 'H4' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H4/synth/H4.vhd:67]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: H4.mif - type: string 
	Parameter C_INIT_FILE bound to: H4.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 1024 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 14 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     95.9656 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H4/synth/H4.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'H4' (48#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/H4/synth/H4.vhd:67]
INFO: [Synth 8-638] synthesizing module 'encode' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/Desktop/encode.v:3]
WARNING: [Synth 8-589] replacing case/wildcard equality operator !== with logical equality operator != [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/Desktop/encode.v:92]
INFO: [Synth 8-256] done synthesizing module 'encode' (49#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/Desktop/encode.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:346]
INFO: [Synth 8-638] synthesizing module 'ila_0' [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:53]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (57#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (58#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (68#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (70#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50705]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (72#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50794]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (77#1) [D:/xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3964]
WARNING: [Synth 8-350] instance 'inst' of module 'ila_v6_2_5_ila' requires 1033 connections, but only 1027 given [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:69]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (95#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:53]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ldpc'. This will prevent further optimization [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:346]
INFO: [Synth 8-256] done synthesizing module 'ldpc_control' (96#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:1]
INFO: [Synth 8-256] done synthesizing module 'top_test' (97#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/new/top_test.v:1]
INFO: [Synth 8-256] done synthesizing module 'ldpc_ldpc_1_0_0' (98#1) [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/synth/ldpc_ldpc_1_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'ldpc' (99#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/synth/ldpc.v:13]
INFO: [Synth 8-256] done synthesizing module 'ldpc_wrapper' (100#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/hdl/ldpc_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:743]
WARNING: [Synth 8-350] instance 'data_in' of module 'ila_0' requires 3 connections, but only 2 given [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:743]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lpdc_test_support_i'. This will prevent further optimization [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:391]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uut'. This will prevent further optimization [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:734]
WARNING: [Synth 8-3848] Net TRACK_DATA_OUT in module/entity lpdc_test_exdes does not have driver. [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:85]
WARNING: [Synth 8-3848] Net gt0_rxcdrhold_i in module/entity lpdc_test_exdes does not have driver. [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:148]
INFO: [Synth 8-256] done synthesizing module 'lpdc_test_exdes' (101#1) [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:70]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port RSTA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port RSTB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DOUTA_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_output_block has unconnected port RDADDRECC_I[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port RSTA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port ENA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port RSTB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_3_6_blk_mem_input_block has unconnected port DINB[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:42 ; elapsed = 00:08:44 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0 [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v:3180]
INFO: [Synth 8-3295] tying undriven pin lpdc_test_support_i:gt0_rxcdrhold_in to constant 0 [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:391]
INFO: [Synth 8-3295] tying undriven pin data_in:probe1[1] to constant 0 [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:743]
INFO: [Synth 8-3295] tying undriven pin data_in:probe1[0] to constant 0 [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_exdes.v:743]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:08:43 ; elapsed = 00:08:45 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/.Xil/Vivado-80380-User-2021FZLJGL/dcp1/lpdc_test_in_context.xdc] for cell 'lpdc_test_support_i/lpdc_test_init_i'
Finished Parsing XDC File [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/.Xil/Vivado-80380-User-2021FZLJGL/dcp1/lpdc_test_in_context.xdc] for cell 'lpdc_test_support_i/lpdc_test_init_i'
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'data_in/inst'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'data_in/inst'
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst'
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0'
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpdc_test_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpdc_test_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'data_in/inst'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'data_in/inst'
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/constrs_1/imports/example_design/lpdc_test_exdes.xdc]
Finished Parsing XDC File [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/constrs_1/imports/example_design/lpdc_test_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/constrs_1/imports/example_design/lpdc_test_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpdc_test_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpdc_test_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpdc_test_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpdc_test_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0'
Finished Parsing XDC File [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpdc_test_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpdc_test_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lpdc_test_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lpdc_test_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  CFGLUT5 => SRLC32E: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1631.320 ; gain = 0.000
CRITICAL WARNING: [filemgmt 20-1741] File 'ila_0.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* ila_0 (e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/ip/ila_0/synth/ila_0.v)
* ila_0 (e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ip/ldpc_ldpc_1_0_0/ldpc_fifo/ldpc_fifo.srcs/sources_1/ip/ila_0/synth/ila_0.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
CRITICAL WARNING: [filemgmt 20-1741] File 'ldpc.v' is used by one or more modules, but with different contents, and may lead to unpredictable results:
* ldpc_ldpc_1_0_0 (e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v)
* ldpc (E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/synth/ldpc.v)
Please reset and regenerate these modules to resolve the differences, or synthesize them independently.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:09:18 ; elapsed = 00:09:21 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:09:18 ; elapsed = 00:09:21 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for data_in/inst. (constraint file  E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u2/ldpc/inst. (constraint file  E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0. (constraint file  E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst. (constraint file  E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for data_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for lpdc_test_support_i/lpdc_test_init_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u1/fifo_test/U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u2/h1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u2/h2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u2/h3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u2/h4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut/ldpc_i/ldpc_1_0/inst/u2/ldpc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:09:18 ; elapsed = 00:09:21 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common_reset.v:104]
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:118]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg_rep was removed.  [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:118]
INFO: [Synth 8-5546] ROM "wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v:107]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized2'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized0'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_2_reg_p2s__parameterized1'
INFO: [Synth 8-5544] ROM "shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "adv_drdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:188]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:207]
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:247]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:09:25 ; elapsed = 00:09:28 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 6     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 36    
	   2 Input     12 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 338   
	  16 Input      1 Bit         XORs := 256   
+---Registers : 
	             1024 Bit    Registers := 4     
	              128 Bit    Registers := 2     
	               80 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 18    
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 160   
	               12 Bit    Registers := 11    
	               11 Bit    Registers := 18    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 23    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 230   
+---Muxes : 
	  18 Input     80 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 33    
	   4 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 8     
	   3 Input     15 Bit        Muxes := 2     
	   8 Input     11 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 9     
	  10 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 93    
	   3 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lpdc_test_exdes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module lpdc_test_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module lpdc_test_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  18 Input     80 Bit        Muxes := 1     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module fifo_generator_v13_2_1_reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     12 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 11    
+---Registers : 
	               12 Bit    Registers := 4     
Module fifo_generator_v13_2_1_rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module fifo_generator_v13_2_1_compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
Module fifo_generator_v13_2_1_rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_generator_v13_2_1_wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
Module fifo_generator_v13_2_1_wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module encode 
Detailed RTL Component Info : 
+---XORs : 
	  16 Input      1 Bit         XORs := 64    
	   2 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_xsdbs 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stat 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg_ctl 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_ctl__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module xsdbs_v1_0_2_reg__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_stream__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module xsdbs_v1_0_2_reg_p2s__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 12    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_all_typeA_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
Module ltlib_v1_0_0_match__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ltlib_v1_0_0_allx_typeA 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ltlib_v1_0_0_match 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ila_v6_2_5_ila_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ltlib_v1_0_0_async_edge_xfer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 5     
Module ltlib_v1_0_0_rising_edge_detection 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module ila_v6_2_5_ila_reset_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module ltlib_v1_0_0_cfglut7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ltlib_v1_0_0_cfglut6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_allx_typeA_nodelay 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_sample_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_window_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module ila_v6_2_5_ila_cap_addrgen 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module ltlib_v1_0_0_cfglut6__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ila_v6_2_5_ila_cap_ctrl_legacy 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module ltlib_v1_0_0_generic_memrd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input     11 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 6     
Module ila_v6_2_5_ila_core 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module ila_v6_2_5_ila 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ldpc_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "reg_srl_fff/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_srl_fff/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[0].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MU_SRL[1].mu_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/shift_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TC_SRL[0].tc_srl_reg/data_out_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "drdy_mux_temp" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element common_reset_i/COMMON_RESET_reg was removed.  [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common_reset.v:116]
INFO: [Synth 8-5546] ROM "common_reset_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "common_reset_i/init_wait_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element common_reset_i/init_wait_count_reg was removed.  [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/support/lpdc_test_common_reset.v:104]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:188]
WARNING: [Synth 8-6014] Unused sequential element cnt1_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:207]
WARNING: [Synth 8-6014] Unused sequential element addra_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/code/ldpc.v:247]
INFO: [Synth 8-5546] ROM "inst/u1/wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/u1/wr_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/u1/cnt1_reg was removed.  [e:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/bd/ldpc/ipshared/3f9f/ldpc_fifo/ldpc_fifo.srcs/sources_1/imports/new/fifo_control.v:107]
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/curr_read_block" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ila_core_inst/xsdb_memory_read_inst/read_addr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_gen/read_counter_i_reg was removed.  [E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.srcs/sources_1/imports/example_design/lpdc_test_gt_frame_gen.v:118]
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.temp_en_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[16]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[15]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[14]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[13]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[12]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[11]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[10]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[9]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[8]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[7]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[5]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[4]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[3]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[2]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[1]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_WE_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/u_ila_regs/FSM_BRAM_EN_RB_O_reg) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3332] Sequential element (ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[0]) is unused and will be removed from module ila_v6_2_5_ila.
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[9]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[21]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[23]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[22]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[29]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/tx_data_ram_r_reg[30]' (FD) to 'gt0_frame_gen/tx_data_ram_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt0_frame_gen/tx_data_ram_r_reg[31] )
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TX_DATA_OUT_reg[8]' (FDR) to 'gt0_frame_gen/TXCTRL_OUT_reg[0]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TX_DATA_OUT_reg[9]' (FDR) to 'gt0_frame_gen/TXCTRL_OUT_reg[1]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TXCTRL_OUT_reg[1]' (FDR) to 'gt0_frame_gen/TX_DATA_OUT_reg[22]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TX_DATA_OUT_reg[21]' (FDR) to 'gt0_frame_gen/TX_DATA_OUT_reg[23]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TX_DATA_OUT_reg[22]' (FDR) to 'gt0_frame_gen/TX_DATA_OUT_reg[29]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TX_DATA_OUT_reg[29]' (FDR) to 'gt0_frame_gen/TX_DATA_OUT_reg[30]'
INFO: [Synth 8-3886] merging instance 'gt0_frame_gen/TX_DATA_OUT_reg[30]' (FDR) to 'gt0_frame_gen/TX_DATA_OUT_reg[31]'
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[79]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[78]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[77]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[76]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[75]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[74]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[73]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[72]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[71]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[70]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[69]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[68]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[67]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[66]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[65]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[64]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[63]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[62]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[61]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[60]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[59]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[58]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[57]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[56]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[55]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[54]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[53]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[52]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[51]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[50]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[49]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[48]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[47]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[46]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[45]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[44]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[43]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[42]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[41]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[40]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[39]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[38]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[37]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[36]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[35]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[34]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[33]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[32]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[31]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[15]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[14]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[13]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[12]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[11]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[10]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[7]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[6]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[5]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[4]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[3]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[2]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[1]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/tx_data_ram_r_reg[0]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[79]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[78]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[77]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[76]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[75]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[74]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[73]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[72]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[71]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[70]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[69]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[68]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[67]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[66]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Synth 8-3332] Sequential element (gt0_frame_gen/TX_DATA_OUT_reg[65]) is unused and will be removed from module lpdc_test_exdes.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg1_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/shift_reg0_reg[1023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_trig/CAP_QUAL_STRG_reg' (FD) to 'ila_v6_2_5_ila:/ila_core_inst/u_trig/shift_cap_strg_qual_reg'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[0]' (FDRE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[0] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[1]' (FDRE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[1] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[2]' (FDRE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[2] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[3]' (FDRE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[3] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_892/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_e/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_c/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_b/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_4/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_3/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_2/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[4] )
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_887/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/N_DDR_MODE.PROBE_STATUS[0].probe_width_reg/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_14/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_13/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_12/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_11/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_10/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]' (FDE) to 'ila_v6_2_5_ila:/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_1/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff8_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_ff7_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/reg_0/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_6_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_trig/shift_cap_strg_qual_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ila_v6_2_5_ila:/\ila_core_inst/u_ila_regs/slaveRegDo_mux_1_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:42 ; elapsed = 00:09:46 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'lpdc_test_support_i/lpdc_test_init_i/gt0_rxoutclkfabric_out' to pin 'lpdc_test_support_i/lpdc_test_init_i/bbstub_gt0_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lpdc_test_support_i/lpdc_test_init_i/gt0_txoutclk_out' to pin 'lpdc_test_support_i/lpdc_test_init_i/bbstub_gt0_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'lpdc_test_support_i/lpdc_test_init_i/gt0_txoutclkfabric_out' to pin 'lpdc_test_support_i/lpdc_test_init_i/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_in1' to pin 'lpdc_test_support_i/gt_usrclk_source/txoutclk_bufg0_i/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:04 ; elapsed = 00:10:08 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:06 ; elapsed = 00:10:10 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:10 ; elapsed = 00:10:14 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin lpdc_test_support_i:gt0_rxcdrhold_in to constant 0
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
INFO: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:11 ; elapsed = 00:10:15 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:11 ; elapsed = 00:10:16 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:12 ; elapsed = 00:10:16 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:12 ; elapsed = 00:10:16 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:12 ; elapsed = 00:10:17 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:12 ; elapsed = 00:10:17 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_1 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/u_ila_regs/adv_rb_drdy4_reg                                                                                                                                                              | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/shifted_data_in_reg[8][17]                                                                                                                                                               | 9      | 36    | NO           | NO                 | YES               | 36     | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]                                                                                                                       | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ila_v6_2_5_ila         | ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]                                                                                                                          | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |lpdc_test     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |lpdc_test    |     1|
|2     |BUFG         |     5|
|3     |CARRY4       |    38|
|4     |CFGLUT5      |    92|
|5     |GTXE2_COMMON |     1|
|6     |IBUFDS_GTE2  |     1|
|7     |LUT1         |    79|
|8     |LUT2         |   119|
|9     |LUT3         |   218|
|10    |LUT4         |  1256|
|11    |LUT5         |  1214|
|12    |LUT6         |  1010|
|13    |MUXCY        |    24|
|14    |MUXF7        |    38|
|15    |MUXF8        |    16|
|16    |PLLE2_ADV    |     1|
|17    |RAMB18E1     |     1|
|18    |RAMB18E1_1   |     1|
|19    |RAMB18E1_2   |     1|
|20    |RAMB18E1_3   |     1|
|21    |RAMB18E1_4   |     2|
|22    |RAMB36E1     |     2|
|23    |RAMB36E1_1   |     1|
|24    |RAMB36E1_10  |     1|
|25    |RAMB36E1_11  |     1|
|26    |RAMB36E1_12  |     1|
|27    |RAMB36E1_13  |     1|
|28    |RAMB36E1_14  |     1|
|29    |RAMB36E1_15  |     1|
|30    |RAMB36E1_16  |     1|
|31    |RAMB36E1_17  |     1|
|32    |RAMB36E1_18  |     1|
|33    |RAMB36E1_19  |     1|
|34    |RAMB36E1_2   |     1|
|35    |RAMB36E1_20  |     1|
|36    |RAMB36E1_21  |     1|
|37    |RAMB36E1_22  |     1|
|38    |RAMB36E1_23  |     1|
|39    |RAMB36E1_24  |     1|
|40    |RAMB36E1_25  |     1|
|41    |RAMB36E1_26  |     1|
|42    |RAMB36E1_27  |     1|
|43    |RAMB36E1_28  |     1|
|44    |RAMB36E1_29  |     1|
|45    |RAMB36E1_3   |     1|
|46    |RAMB36E1_30  |     1|
|47    |RAMB36E1_31  |     1|
|48    |RAMB36E1_32  |     1|
|49    |RAMB36E1_33  |     1|
|50    |RAMB36E1_34  |     1|
|51    |RAMB36E1_35  |     1|
|52    |RAMB36E1_36  |     1|
|53    |RAMB36E1_37  |     1|
|54    |RAMB36E1_38  |     1|
|55    |RAMB36E1_39  |     1|
|56    |RAMB36E1_4   |     1|
|57    |RAMB36E1_40  |     1|
|58    |RAMB36E1_41  |     1|
|59    |RAMB36E1_42  |     1|
|60    |RAMB36E1_43  |     1|
|61    |RAMB36E1_44  |     1|
|62    |RAMB36E1_45  |     1|
|63    |RAMB36E1_46  |     1|
|64    |RAMB36E1_47  |     1|
|65    |RAMB36E1_48  |     1|
|66    |RAMB36E1_49  |     1|
|67    |RAMB36E1_5   |     1|
|68    |RAMB36E1_50  |     1|
|69    |RAMB36E1_51  |     1|
|70    |RAMB36E1_52  |     1|
|71    |RAMB36E1_53  |     1|
|72    |RAMB36E1_54  |     1|
|73    |RAMB36E1_55  |     1|
|74    |RAMB36E1_56  |     1|
|75    |RAMB36E1_57  |     2|
|76    |RAMB36E1_6   |     1|
|77    |RAMB36E1_7   |     1|
|78    |RAMB36E1_8   |     1|
|79    |RAMB36E1_9   |     1|
|80    |SRL16E       |    46|
|81    |SRLC16E      |     4|
|82    |SRLC32E      |    34|
|83    |FDCE         |   322|
|84    |FDRE         |  2561|
|85    |FDSE         |    27|
|86    |IBUF         |     5|
|87    |IBUFDS       |     1|
|88    |OBUF         |     2|
|89    |OBUFT        |     1|
+------+-------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                                                        |Module                                                            |Cells |
+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                                                             |                                                                  |  7261|
|2     |  lpdc_test_support_i                                                                           |lpdc_test_support                                                 |    83|
|3     |    common0_i                                                                                   |lpdc_test_common                                                  |     1|
|4     |    gt_usrclk_source                                                                            |lpdc_test_GT_USRCLK_SOURCE                                        |     2|
|5     |  uut                                                                                           |ldpc_wrapper                                                      |  5142|
|6     |    ldpc_i                                                                                      |ldpc                                                              |  5142|
|7     |      ldpc_1_0                                                                                  |ldpc_ldpc_1_0_0                                                   |  5142|
|8     |        inst                                                                                    |top_test                                                          |  5142|
|9     |          u2                                                                                    |ldpc_control                                                      |  4760|
|10    |            h1                                                                                  |H1                                                                |    15|
|11    |              U0                                                                                |blk_mem_gen_v8_4_1__parameterized1                                |    15|
|12    |                inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth__parameterized0                          |    15|
|13    |                  \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0                |    15|
|14    |                    \valid.cstr                                                                 |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0       |    15|
|15    |                      \ramloop[0].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1         |     1|
|16    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init                  |     1|
|17    |                      \ramloop[10].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized11        |     1|
|18    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized9  |     1|
|19    |                      \ramloop[11].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized12        |     1|
|20    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized10 |     1|
|21    |                      \ramloop[12].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized13        |     1|
|22    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized11 |     1|
|23    |                      \ramloop[13].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized14        |     1|
|24    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized12 |     1|
|25    |                      \ramloop[14].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized15        |     1|
|26    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized13 |     1|
|27    |                      \ramloop[1].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2         |     1|
|28    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized0  |     1|
|29    |                      \ramloop[2].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3         |     1|
|30    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized1  |     1|
|31    |                      \ramloop[3].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4         |     1|
|32    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized2  |     1|
|33    |                      \ramloop[4].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5         |     1|
|34    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized3  |     1|
|35    |                      \ramloop[5].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6         |     1|
|36    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized4  |     1|
|37    |                      \ramloop[6].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized7         |     1|
|38    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized5  |     1|
|39    |                      \ramloop[7].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized8         |     1|
|40    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized6  |     1|
|41    |                      \ramloop[8].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized9         |     1|
|42    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized7  |     1|
|43    |                      \ramloop[9].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized10        |     1|
|44    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized8  |     1|
|45    |            h2                                                                                  |H2                                                                |    15|
|46    |              U0                                                                                |blk_mem_gen_v8_4_1__parameterized3                                |    15|
|47    |                inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth__parameterized1                          |    15|
|48    |                  \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized1                |    15|
|49    |                    \valid.cstr                                                                 |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized1       |    15|
|50    |                      \ramloop[0].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized16        |     1|
|51    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized14 |     1|
|52    |                      \ramloop[10].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized26        |     1|
|53    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized24 |     1|
|54    |                      \ramloop[11].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized27        |     1|
|55    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized25 |     1|
|56    |                      \ramloop[12].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized28        |     1|
|57    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized26 |     1|
|58    |                      \ramloop[13].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized29        |     1|
|59    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized27 |     1|
|60    |                      \ramloop[14].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized30        |     1|
|61    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized28 |     1|
|62    |                      \ramloop[1].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized17        |     1|
|63    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized15 |     1|
|64    |                      \ramloop[2].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized18        |     1|
|65    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized16 |     1|
|66    |                      \ramloop[3].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized19        |     1|
|67    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized17 |     1|
|68    |                      \ramloop[4].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized20        |     1|
|69    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized18 |     1|
|70    |                      \ramloop[5].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized21        |     1|
|71    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized19 |     1|
|72    |                      \ramloop[6].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized22        |     1|
|73    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized20 |     1|
|74    |                      \ramloop[7].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized23        |     1|
|75    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized21 |     1|
|76    |                      \ramloop[8].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized24        |     1|
|77    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized22 |     1|
|78    |                      \ramloop[9].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized25        |     1|
|79    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized23 |     1|
|80    |            h3                                                                                  |h3                                                                |    15|
|81    |              U0                                                                                |blk_mem_gen_v8_4_1__parameterized5                                |    15|
|82    |                inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth__parameterized2                          |    15|
|83    |                  \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized2                |    15|
|84    |                    \valid.cstr                                                                 |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized2       |    15|
|85    |                      \ramloop[0].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized31        |     1|
|86    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized29 |     1|
|87    |                      \ramloop[10].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized41        |     1|
|88    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized39 |     1|
|89    |                      \ramloop[11].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized42        |     1|
|90    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized40 |     1|
|91    |                      \ramloop[12].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized43        |     1|
|92    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized41 |     1|
|93    |                      \ramloop[13].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized44        |     1|
|94    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized42 |     1|
|95    |                      \ramloop[14].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized45        |     1|
|96    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized43 |     1|
|97    |                      \ramloop[1].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized32        |     1|
|98    |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized30 |     1|
|99    |                      \ramloop[2].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized33        |     1|
|100   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized31 |     1|
|101   |                      \ramloop[3].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized34        |     1|
|102   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized32 |     1|
|103   |                      \ramloop[4].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized35        |     1|
|104   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized33 |     1|
|105   |                      \ramloop[5].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized36        |     1|
|106   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized34 |     1|
|107   |                      \ramloop[6].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized37        |     1|
|108   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized35 |     1|
|109   |                      \ramloop[7].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized38        |     1|
|110   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized36 |     1|
|111   |                      \ramloop[8].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized39        |     1|
|112   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized37 |     1|
|113   |                      \ramloop[9].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized40        |     1|
|114   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized38 |     1|
|115   |            h4                                                                                  |H4                                                                |    15|
|116   |              U0                                                                                |blk_mem_gen_v8_4_1__parameterized7                                |    15|
|117   |                inst_blk_mem_gen                                                                |blk_mem_gen_v8_4_1_synth__parameterized3                          |    15|
|118   |                  \gnbram.gnativebmg.native_blk_mem_gen                                         |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized3                |    15|
|119   |                    \valid.cstr                                                                 |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized3       |    15|
|120   |                      \ramloop[0].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized46        |     1|
|121   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized44 |     1|
|122   |                      \ramloop[10].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized56        |     1|
|123   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized54 |     1|
|124   |                      \ramloop[11].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized57        |     1|
|125   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized55 |     1|
|126   |                      \ramloop[12].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized58        |     1|
|127   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized56 |     1|
|128   |                      \ramloop[13].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized59        |     1|
|129   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized57 |     1|
|130   |                      \ramloop[14].ram.r                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized60        |     1|
|131   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized58 |     1|
|132   |                      \ramloop[1].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized47        |     1|
|133   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized45 |     1|
|134   |                      \ramloop[2].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized48        |     1|
|135   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized46 |     1|
|136   |                      \ramloop[3].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized49        |     1|
|137   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized47 |     1|
|138   |                      \ramloop[4].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized50        |     1|
|139   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized48 |     1|
|140   |                      \ramloop[5].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized51        |     1|
|141   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized49 |     1|
|142   |                      \ramloop[6].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized52        |     1|
|143   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized50 |     1|
|144   |                      \ramloop[7].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized53        |     1|
|145   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized51 |     1|
|146   |                      \ramloop[8].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized54        |     1|
|147   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized52 |     1|
|148   |                      \ramloop[9].ram.r                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized55        |     1|
|149   |                        \prim_init.ram                                                          |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized53 |     1|
|150   |            ldpc                                                                                |ila_0                                                             |  1950|
|151   |              inst                                                                              |ila_v6_2_5_ila__2                                                 |  1950|
|152   |                ila_core_inst                                                                   |ila_v6_2_5_ila_core_45                                            |  1943|
|153   |                  ila_trace_memory_inst                                                         |ila_v6_2_5_ila_trace_memory_46                                    |     2|
|154   |                    \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |blk_mem_gen_v8_3_6_145                                            |     2|
|155   |                      inst_blk_mem_gen                                                          |blk_mem_gen_v8_3_6_synth_146                                      |     2|
|156   |                        \gnbram.gnativebmg.native_blk_mem_gen                                   |blk_mem_gen_v8_3_6_blk_mem_gen_top_147                            |     2|
|157   |                          \valid.cstr                                                           |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr_148                   |     2|
|158   |                            \ramloop[0].ram.r                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width_149                     |     1|
|159   |                              \prim_noinit.ram                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper_152                   |     1|
|160   |                            \ramloop[1].ram.r                                                   |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0_150     |     1|
|161   |                              \prim_noinit.ram                                                  |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0_151   |     1|
|162   |                  u_ila_cap_ctrl                                                                |ila_v6_2_5_ila_cap_ctrl_legacy_47                                 |   288|
|163   |                    U_CDONE                                                                     |ltlib_v1_0_0_cfglut6__parameterized0_117                          |     5|
|164   |                    U_NS0                                                                       |ltlib_v1_0_0_cfglut7_118                                          |     6|
|165   |                    U_NS1                                                                       |ltlib_v1_0_0_cfglut7_119                                          |     6|
|166   |                    u_cap_addrgen                                                               |ila_v6_2_5_ila_cap_addrgen_120                                    |   266|
|167   |                      U_CMPRESET                                                                |ltlib_v1_0_0_cfglut6_121                                          |     3|
|168   |                      u_cap_sample_counter                                                      |ila_v6_2_5_ila_cap_sample_counter_122                             |    66|
|169   |                        U_SCE                                                                   |ltlib_v1_0_0_cfglut4_137                                          |     1|
|170   |                        U_SCMPCE                                                                |ltlib_v1_0_0_cfglut5_138                                          |     1|
|171   |                        U_SCRST                                                                 |ltlib_v1_0_0_cfglut6_139                                          |     5|
|172   |                        u_scnt_cmp                                                              |ltlib_v1_0_0_match_nodelay_140                                    |    24|
|173   |                          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA_nodelay_141                               |    24|
|174   |                            DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_142                        |    13|
|175   |                              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized1_143                  |     5|
|176   |                              \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized2_144                  |     6|
|177   |                      u_cap_window_counter                                                      |ila_v6_2_5_ila_cap_window_counter_123                             |    63|
|178   |                        U_WCE                                                                   |ltlib_v1_0_0_cfglut4_124                                          |     1|
|179   |                        U_WHCMPCE                                                               |ltlib_v1_0_0_cfglut5_125                                          |     1|
|180   |                        U_WLCMPCE                                                               |ltlib_v1_0_0_cfglut5_126                                          |     1|
|181   |                        u_wcnt_hcmp                                                             |ltlib_v1_0_0_match_nodelay_127                                    |    12|
|182   |                          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA_nodelay_133                               |    12|
|183   |                            DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_134                        |    12|
|184   |                              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized1_135                  |     5|
|185   |                              \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized2_136                  |     5|
|186   |                        u_wcnt_lcmp                                                             |ltlib_v1_0_0_match_nodelay_128                                    |    23|
|187   |                          \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |ltlib_v1_0_0_allx_typeA_nodelay_129                               |    23|
|188   |                            DUT                                                                 |ltlib_v1_0_0_all_typeA__parameterized1_130                        |    12|
|189   |                              \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized1_131                  |     5|
|190   |                              \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |ltlib_v1_0_0_all_typeA_slice__parameterized2_132                  |     5|
|191   |                  u_ila_regs                                                                    |ila_v6_2_5_ila_register_48                                        |  1357|
|192   |                    U_XSDB_SLAVE                                                                |xsdbs_v1_0_2_xsdbs__2                                             |   303|
|193   |                    reg_890                                                                     |xsdbs_v1_0_2_reg__parameterized46__2                              |    16|
|194   |                      \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_116                                         |    16|
|195   |                    \MU_SRL[0].mu_srl_reg                                                       |xsdbs_v1_0_2_reg_p2s_72                                           |    75|
|196   |                    \MU_SRL[1].mu_srl_reg                                                       |xsdbs_v1_0_2_reg_p2s__parameterized0_73                           |    91|
|197   |                    \TC_SRL[0].tc_srl_reg                                                       |xsdbs_v1_0_2_reg_p2s__parameterized1_74                           |    74|
|198   |                    reg_15                                                                      |xsdbs_v1_0_2_reg__parameterized28_75                              |    19|
|199   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_115                                          |    19|
|200   |                    reg_16                                                                      |xsdbs_v1_0_2_reg__parameterized29_76                              |    17|
|201   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_114                                          |    17|
|202   |                    reg_17                                                                      |xsdbs_v1_0_2_reg__parameterized30_77                              |    32|
|203   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_113                                          |    32|
|204   |                    reg_18                                                                      |xsdbs_v1_0_2_reg__parameterized31_78                              |    19|
|205   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_112                                          |    19|
|206   |                    reg_19                                                                      |xsdbs_v1_0_2_reg__parameterized32_79                              |    17|
|207   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_111                                          |    17|
|208   |                    reg_1a                                                                      |xsdbs_v1_0_2_reg__parameterized33_80                              |    32|
|209   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized1_110                          |    32|
|210   |                    reg_6                                                                       |xsdbs_v1_0_2_reg__parameterized13_81                              |    30|
|211   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_109                                          |    30|
|212   |                    reg_7                                                                       |xsdbs_v1_0_2_reg__parameterized14_82                              |    50|
|213   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized0_108                          |    50|
|214   |                    reg_8                                                                       |xsdbs_v1_0_2_reg__parameterized15_83                              |     4|
|215   |                      \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_107                                         |     4|
|216   |                    reg_80                                                                      |xsdbs_v1_0_2_reg__parameterized34_84                              |    19|
|217   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized1_106                          |    19|
|218   |                    reg_81                                                                      |xsdbs_v1_0_2_reg__parameterized35_85                              |    17|
|219   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_105                                          |    17|
|220   |                    reg_82                                                                      |xsdbs_v1_0_2_reg__parameterized36_86                              |    20|
|221   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl__parameterized1_104                          |    20|
|222   |                    reg_83                                                                      |xsdbs_v1_0_2_reg__parameterized37_87                              |    61|
|223   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_103                                          |    61|
|224   |                    reg_84                                                                      |xsdbs_v1_0_2_reg__parameterized38_88                              |    20|
|225   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_102                                          |    20|
|226   |                    reg_85                                                                      |xsdbs_v1_0_2_reg__parameterized39_89                              |    17|
|227   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_101                                          |    17|
|228   |                    reg_887                                                                     |xsdbs_v1_0_2_reg__parameterized41_90                              |     2|
|229   |                      \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_100                                         |     2|
|230   |                    reg_88d                                                                     |xsdbs_v1_0_2_reg__parameterized43_91                              |     6|
|231   |                      \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_99                                          |     6|
|232   |                    reg_9                                                                       |xsdbs_v1_0_2_reg__parameterized16_92                              |    17|
|233   |                      \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_98                                          |    17|
|234   |                    reg_srl_fff                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized2_93                           |    85|
|235   |                    reg_stream_ffd                                                              |xsdbs_v1_0_2_reg_stream_94                                        |    22|
|236   |                      \I_EN_CTL_EQ1.U_CTL                                                       |xsdbs_v1_0_2_reg_ctl_97                                           |    22|
|237   |                    reg_stream_ffe                                                              |xsdbs_v1_0_2_reg_stream__parameterized0_95                        |    30|
|238   |                      \I_EN_STAT_EQ1.U_STAT                                                     |xsdbs_v1_0_2_reg_stat_96                                          |    30|
|239   |                  u_ila_reset_ctrl                                                              |ila_v6_2_5_ila_reset_ctrl_49                                      |    46|
|240   |                    arm_detection_inst                                                          |ltlib_v1_0_0_rising_edge_detection_66                             |     5|
|241   |                    \asyncrounous_transfer.arm_in_transfer_inst                                 |ltlib_v1_0_0_async_edge_xfer_67                                   |     7|
|242   |                    \asyncrounous_transfer.arm_out_transfer_inst                                |ltlib_v1_0_0_async_edge_xfer_68                                   |     6|
|243   |                    \asyncrounous_transfer.halt_in_transfer_inst                                |ltlib_v1_0_0_async_edge_xfer_69                                   |     7|
|244   |                    \asyncrounous_transfer.halt_out_transfer_inst                               |ltlib_v1_0_0_async_edge_xfer_70                                   |     6|
|245   |                    halt_detection_inst                                                         |ltlib_v1_0_0_rising_edge_detection_71                             |     6|
|246   |                  u_trig                                                                        |ila_v6_2_5_ila_trigger_50                                         |    72|
|247   |                    \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |ltlib_v1_0_0_match_52                                             |    12|
|248   |                      \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |ltlib_v1_0_0_allx_typeA_63                                        |    10|
|249   |                        DUT                                                                     |ltlib_v1_0_0_all_typeA_64                                         |     8|
|250   |                          \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |ltlib_v1_0_0_all_typeA_slice_65                                   |     6|
|251   |                    U_TM                                                                        |ila_v6_2_5_ila_trig_match_53                                      |    59|
|252   |                      \N_DDR_MODE.G_NMU[0].U_M                                                  |ltlib_v1_0_0_match__parameterized0_54                             |    46|
|253   |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |ltlib_v1_0_0_allx_typeA__parameterized0_59                        |    45|
|254   |                          DUT                                                                   |ltlib_v1_0_0_all_typeA__parameterized0_60                         |    13|
|255   |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice__parameterized0_61                   |     5|
|256   |                            \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice_62                                   |     6|
|257   |                      \N_DDR_MODE.G_NMU[1].U_M                                                  |ltlib_v1_0_0_match__parameterized1_55                             |    13|
|258   |                        \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |ltlib_v1_0_0_allx_typeA__parameterized1_56                        |    12|
|259   |                          DUT                                                                   |ltlib_v1_0_0_all_typeA_57                                         |     8|
|260   |                            \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |ltlib_v1_0_0_all_typeA_slice_58                                   |     6|
|261   |                  xsdb_memory_read_inst                                                         |ltlib_v1_0_0_generic_memrd_51                                     |    81|
|262   |            u1                                                                                  |encode                                                            |   705|
|263   |            u2                                                                                  |encode_42                                                         |   659|
|264   |            u3                                                                                  |encode_43                                                         |   673|
|265   |            u4                                                                                  |encode_44                                                         |   657|
|266   |          u1                                                                                    |fifo_control                                                      |   382|
|267   |            fifo                                                                                |clk_wiz_0                                                         |     5|
|268   |              inst                                                                              |clk_wiz_0_clk_wiz                                                 |     5|
|269   |            fifo_test                                                                           |fifo_generator_0                                                  |   326|
|270   |              U0                                                                                |fifo_generator_v13_2_1                                            |   326|
|271   |                inst_fifo_gen                                                                   |fifo_generator_v13_2_1_synth                                      |   326|
|272   |                  \gconvfifo.rf                                                                 |fifo_generator_v13_2_1_fifo_generator_top                         |   326|
|273   |                    \grf.rf                                                                     |fifo_generator_v13_2_1_fifo_generator_ramfifo                     |   326|
|274   |                      \gntv_or_sync_fifo.gcx.clkx                                               |fifo_generator_v13_2_1_clk_x_pntrs                                |   148|
|275   |                        wr_pntr_cdc_inst                                                        |xpm_cdc_gray__1                                                   |    74|
|276   |                        rd_pntr_cdc_inst                                                        |xpm_cdc_gray                                                      |    74|
|277   |                      \gntv_or_sync_fifo.gl0.rd                                                 |fifo_generator_v13_2_1_rd_logic                                   |    56|
|278   |                        \gras.rsts                                                              |fifo_generator_v13_2_1_rd_status_flags_as                         |    28|
|279   |                          c0                                                                    |fifo_generator_v13_2_1_compare_40                                 |    12|
|280   |                          c1                                                                    |fifo_generator_v13_2_1_compare_41                                 |    12|
|281   |                        rpntr                                                                   |fifo_generator_v13_2_1_rd_bin_cntr                                |    28|
|282   |                      \gntv_or_sync_fifo.gl0.wr                                                 |fifo_generator_v13_2_1_wr_logic                                   |    68|
|283   |                        \gwas.wsts                                                              |fifo_generator_v13_2_1_wr_status_flags_as                         |    28|
|284   |                          c1                                                                    |fifo_generator_v13_2_1_compare                                    |    12|
|285   |                          c2                                                                    |fifo_generator_v13_2_1_compare_39                                 |    12|
|286   |                        wpntr                                                                   |fifo_generator_v13_2_1_wr_bin_cntr                                |    40|
|287   |                      \gntv_or_sync_fifo.mem                                                    |fifo_generator_v13_2_1_memory                                     |    18|
|288   |                        \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_1                                                |    18|
|289   |                          inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_1_synth                                          |    18|
|290   |                            \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_v8_4_1_blk_mem_gen_top                                |    18|
|291   |                              \valid.cstr                                                       |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                       |    18|
|292   |                                \ramloop[0].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                         |     1|
|293   |                                  \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                       |     1|
|294   |                                \ramloop[1].ram.r                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0         |    17|
|295   |                                  \prim_noinit.ram                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0       |     3|
|296   |                      rstblk                                                                    |fifo_generator_v13_2_1_reset_blk_ramfifo                          |    36|
|297   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__1                                               |     5|
|298   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                                                  |     5|
|299   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1                                                 |     5|
|300   |                        \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                                                    |     5|
|301   |  data_in                                                                                       |ila_0__xdcDup__1                                                  |  1950|
|302   |    inst                                                                                        |ila_v6_2_5_ila                                                    |  1950|
|303   |      ila_core_inst                                                                             |ila_v6_2_5_ila_core                                               |  1943|
|304   |        ila_trace_memory_inst                                                                   |ila_v6_2_5_ila_trace_memory                                       |     2|
|305   |          \SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                             |blk_mem_gen_v8_3_6                                                |     2|
|306   |            inst_blk_mem_gen                                                                    |blk_mem_gen_v8_3_6_synth                                          |     2|
|307   |              \gnbram.gnativebmg.native_blk_mem_gen                                             |blk_mem_gen_v8_3_6_blk_mem_gen_top                                |     2|
|308   |                \valid.cstr                                                                     |blk_mem_gen_v8_3_6_blk_mem_gen_generic_cstr                       |     2|
|309   |                  \ramloop[0].ram.r                                                             |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width                         |     1|
|310   |                    \prim_noinit.ram                                                            |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper                       |     1|
|311   |                  \ramloop[1].ram.r                                                             |blk_mem_gen_v8_3_6_blk_mem_gen_prim_width__parameterized0         |     1|
|312   |                    \prim_noinit.ram                                                            |blk_mem_gen_v8_3_6_blk_mem_gen_prim_wrapper__parameterized0       |     1|
|313   |        u_ila_cap_ctrl                                                                          |ila_v6_2_5_ila_cap_ctrl_legacy                                    |   288|
|314   |          U_CDONE                                                                               |ltlib_v1_0_0_cfglut6__parameterized0                              |     5|
|315   |          U_NS0                                                                                 |ltlib_v1_0_0_cfglut7                                              |     6|
|316   |          U_NS1                                                                                 |ltlib_v1_0_0_cfglut7_24                                           |     6|
|317   |          u_cap_addrgen                                                                         |ila_v6_2_5_ila_cap_addrgen                                        |   266|
|318   |            U_CMPRESET                                                                          |ltlib_v1_0_0_cfglut6                                              |     3|
|319   |            u_cap_sample_counter                                                                |ila_v6_2_5_ila_cap_sample_counter                                 |    66|
|320   |              U_SCE                                                                             |ltlib_v1_0_0_cfglut4_31                                           |     1|
|321   |              U_SCMPCE                                                                          |ltlib_v1_0_0_cfglut5_32                                           |     1|
|322   |              U_SCRST                                                                           |ltlib_v1_0_0_cfglut6_33                                           |     5|
|323   |              u_scnt_cmp                                                                        |ltlib_v1_0_0_match_nodelay_34                                     |    24|
|324   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA_nodelay_35                                |    24|
|325   |                  DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_36                         |    13|
|326   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized1_37                   |     5|
|327   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized2_38                   |     6|
|328   |            u_cap_window_counter                                                                |ila_v6_2_5_ila_cap_window_counter                                 |    63|
|329   |              U_WCE                                                                             |ltlib_v1_0_0_cfglut4                                              |     1|
|330   |              U_WHCMPCE                                                                         |ltlib_v1_0_0_cfglut5                                              |     1|
|331   |              U_WLCMPCE                                                                         |ltlib_v1_0_0_cfglut5_25                                           |     1|
|332   |              u_wcnt_hcmp                                                                       |ltlib_v1_0_0_match_nodelay                                        |    12|
|333   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA_nodelay_27                                |    12|
|334   |                  DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1_28                         |    12|
|335   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized1_29                   |     5|
|336   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized2_30                   |     5|
|337   |              u_wcnt_lcmp                                                                       |ltlib_v1_0_0_match_nodelay_26                                     |    23|
|338   |                \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |ltlib_v1_0_0_allx_typeA_nodelay                                   |    23|
|339   |                  DUT                                                                           |ltlib_v1_0_0_all_typeA__parameterized1                            |    12|
|340   |                    \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized1                      |     5|
|341   |                    \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |ltlib_v1_0_0_all_typeA_slice__parameterized2                      |     5|
|342   |        u_ila_regs                                                                              |ila_v6_2_5_ila_register                                           |  1357|
|343   |          U_XSDB_SLAVE                                                                          |xsdbs_v1_0_2_xsdbs                                                |   303|
|344   |          reg_890                                                                               |xsdbs_v1_0_2_reg__parameterized46                                 |    16|
|345   |            \I_EN_STAT_EQ1.U_STAT                                                               |xsdbs_v1_0_2_reg_stat_23                                          |    16|
|346   |          \MU_SRL[0].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s                                              |    75|
|347   |          \MU_SRL[1].mu_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized0                              |    91|
|348   |          \TC_SRL[0].tc_srl_reg                                                                 |xsdbs_v1_0_2_reg_p2s__parameterized1                              |    74|
|349   |          reg_15                                                                                |xsdbs_v1_0_2_reg__parameterized28                                 |    19|
|350   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_22                                           |    19|
|351   |          reg_16                                                                                |xsdbs_v1_0_2_reg__parameterized29                                 |    17|
|352   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_21                                           |    17|
|353   |          reg_17                                                                                |xsdbs_v1_0_2_reg__parameterized30                                 |    32|
|354   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_20                                           |    32|
|355   |          reg_18                                                                                |xsdbs_v1_0_2_reg__parameterized31                                 |    19|
|356   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_19                                           |    19|
|357   |          reg_19                                                                                |xsdbs_v1_0_2_reg__parameterized32                                 |    17|
|358   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_18                                           |    17|
|359   |          reg_1a                                                                                |xsdbs_v1_0_2_reg__parameterized33                                 |    32|
|360   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl__parameterized1_17                           |    32|
|361   |          reg_6                                                                                 |xsdbs_v1_0_2_reg__parameterized13                                 |    30|
|362   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_16                                           |    30|
|363   |          reg_7                                                                                 |xsdbs_v1_0_2_reg__parameterized14                                 |    50|
|364   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl__parameterized0                              |    50|
|365   |          reg_8                                                                                 |xsdbs_v1_0_2_reg__parameterized15                                 |     4|
|366   |            \I_EN_STAT_EQ1.U_STAT                                                               |xsdbs_v1_0_2_reg_stat_15                                          |     4|
|367   |          reg_80                                                                                |xsdbs_v1_0_2_reg__parameterized34                                 |    19|
|368   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl__parameterized1_14                           |    19|
|369   |          reg_81                                                                                |xsdbs_v1_0_2_reg__parameterized35                                 |    17|
|370   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_13                                           |    17|
|371   |          reg_82                                                                                |xsdbs_v1_0_2_reg__parameterized36                                 |    20|
|372   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl__parameterized1                              |    20|
|373   |          reg_83                                                                                |xsdbs_v1_0_2_reg__parameterized37                                 |    61|
|374   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_12                                           |    61|
|375   |          reg_84                                                                                |xsdbs_v1_0_2_reg__parameterized38                                 |    20|
|376   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_11                                           |    20|
|377   |          reg_85                                                                                |xsdbs_v1_0_2_reg__parameterized39                                 |    17|
|378   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl_10                                           |    17|
|379   |          reg_887                                                                               |xsdbs_v1_0_2_reg__parameterized41                                 |     2|
|380   |            \I_EN_STAT_EQ1.U_STAT                                                               |xsdbs_v1_0_2_reg_stat_9                                           |     2|
|381   |          reg_88d                                                                               |xsdbs_v1_0_2_reg__parameterized43                                 |     6|
|382   |            \I_EN_STAT_EQ1.U_STAT                                                               |xsdbs_v1_0_2_reg_stat_8                                           |     6|
|383   |          reg_9                                                                                 |xsdbs_v1_0_2_reg__parameterized16                                 |    17|
|384   |            \I_EN_STAT_EQ1.U_STAT                                                               |xsdbs_v1_0_2_reg_stat_7                                           |    17|
|385   |          reg_srl_fff                                                                           |xsdbs_v1_0_2_reg_p2s__parameterized2                              |    85|
|386   |          reg_stream_ffd                                                                        |xsdbs_v1_0_2_reg_stream                                           |    22|
|387   |            \I_EN_CTL_EQ1.U_CTL                                                                 |xsdbs_v1_0_2_reg_ctl                                              |    22|
|388   |          reg_stream_ffe                                                                        |xsdbs_v1_0_2_reg_stream__parameterized0                           |    30|
|389   |            \I_EN_STAT_EQ1.U_STAT                                                               |xsdbs_v1_0_2_reg_stat                                             |    30|
|390   |        u_ila_reset_ctrl                                                                        |ila_v6_2_5_ila_reset_ctrl                                         |    46|
|391   |          arm_detection_inst                                                                    |ltlib_v1_0_0_rising_edge_detection                                |     5|
|392   |          \asyncrounous_transfer.arm_in_transfer_inst                                           |ltlib_v1_0_0_async_edge_xfer                                      |     7|
|393   |          \asyncrounous_transfer.arm_out_transfer_inst                                          |ltlib_v1_0_0_async_edge_xfer_3                                    |     6|
|394   |          \asyncrounous_transfer.halt_in_transfer_inst                                          |ltlib_v1_0_0_async_edge_xfer_4                                    |     7|
|395   |          \asyncrounous_transfer.halt_out_transfer_inst                                         |ltlib_v1_0_0_async_edge_xfer_5                                    |     6|
|396   |          halt_detection_inst                                                                   |ltlib_v1_0_0_rising_edge_detection_6                              |     6|
|397   |        u_trig                                                                                  |ila_v6_2_5_ila_trigger                                            |    72|
|398   |          \N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                       |ltlib_v1_0_0_match                                                |    12|
|399   |            \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |ltlib_v1_0_0_allx_typeA                                           |    10|
|400   |              DUT                                                                               |ltlib_v1_0_0_all_typeA_1                                          |     8|
|401   |                \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |ltlib_v1_0_0_all_typeA_slice_2                                    |     6|
|402   |          U_TM                                                                                  |ila_v6_2_5_ila_trig_match                                         |    59|
|403   |            \N_DDR_MODE.G_NMU[0].U_M                                                            |ltlib_v1_0_0_match__parameterized0                                |    46|
|404   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA__parameterized0                           |    45|
|405   |                DUT                                                                             |ltlib_v1_0_0_all_typeA__parameterized0                            |    13|
|406   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice__parameterized0                      |     5|
|407   |                  \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice_0                                    |     6|
|408   |            \N_DDR_MODE.G_NMU[1].U_M                                                            |ltlib_v1_0_0_match__parameterized1                                |    13|
|409   |              \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |ltlib_v1_0_0_allx_typeA__parameterized1                           |    12|
|410   |                DUT                                                                             |ltlib_v1_0_0_all_typeA                                            |     8|
|411   |                  \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |ltlib_v1_0_0_all_typeA_slice                                      |     6|
|412   |        xsdb_memory_read_inst                                                                   |ltlib_v1_0_0_generic_memrd                                        |    81|
|413   |  gt0_frame_gen                                                                                 |lpdc_test_GT_FRAME_GEN                                            |    61|
+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:12 ; elapsed = 00:10:17 . Memory (MB): peak = 1631.320 ; gain = 1324.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14476 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:09:47 . Memory (MB): peak = 1631.320 ; gain = 1324.137
Synthesis Optimization Complete : Time (s): cpu = 00:10:12 ; elapsed = 00:10:17 . Memory (MB): peak = 1631.320 ; gain = 1324.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Chipscope 16-324] Core: data_in UUID: 37e3d8b1-a29f-5ed7-8efe-5511756d9e7a 
INFO: [Chipscope 16-324] Core: uut/ldpc_i/ldpc_1_0/inst/u2/ldpc UUID: c5601e91-8689-520b-844d-546ae3c139c5 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 100 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances
  CFGLUT5 => SRLC32E: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
565 Infos, 124 Warnings, 5 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:27 ; elapsed = 00:10:36 . Memory (MB): peak = 1631.320 ; gain = 1325.883
INFO: [Common 17-1381] The checkpoint 'E:/ldpc/fpga_ldpc/lpdc_final_ex/lpdc_test_ex.runs/synth_1/lpdc_test_exdes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lpdc_test_exdes_utilization_synth.rpt -pb lpdc_test_exdes_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1631.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 13 16:11:02 2023...
