-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity vect_add is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    o_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    o_V_ce0 : OUT STD_LOGIC;
    o_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    o_V_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    o_V_ce1 : OUT STD_LOGIC;
    o_V_we1 : OUT STD_LOGIC;
    o_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    v2_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    v2_V_ce0 : OUT STD_LOGIC;
    v2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of vect_add is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_8A0 : STD_LOGIC_VECTOR (11 downto 0) := "100010100000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv13_8B1 : STD_LOGIC_VECTOR (12 downto 0) := "0100010110001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_fu_77_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_reg_113 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal v1_V_addr_reg_118 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln162_fu_71_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_0_reg_60 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln1357_1_fu_98_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln163_fu_83_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1357_fu_88_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln1357_fu_92_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_0_reg_60_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_60 <= ap_const_lv12_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_0_reg_60 <= i_reg_113;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_113 <= i_fu_77_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln162_fu_71_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                v1_V_addr_reg_118 <= zext_ln1357_1_fu_98_p1(13 - 1 downto 0);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln162_fu_71_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln162_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln1357_fu_92_p2 <= std_logic_vector(unsigned(zext_ln1357_fu_88_p1) + unsigned(ap_const_lv13_8B1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln162_fu_71_p2)
    begin
        if ((((icmp_ln162_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln162_fu_71_p2)
    begin
        if (((icmp_ln162_fu_71_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    i_fu_77_p2 <= std_logic_vector(unsigned(i_0_reg_60) + unsigned(ap_const_lv12_1));
    icmp_ln162_fu_71_p2 <= "1" when (i_0_reg_60 = ap_const_lv12_8A0) else "0";
    o_V_address0 <= zext_ln1357_1_fu_98_p1(13 - 1 downto 0);
    o_V_address1 <= v1_V_addr_reg_118;

    o_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            o_V_ce0 <= ap_const_logic_1;
        else 
            o_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_V_ce1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            o_V_ce1 <= ap_const_logic_1;
        else 
            o_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    o_V_d1 <= (v2_V_q0 xor o_V_q0);

    o_V_we1_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            o_V_we1 <= ap_const_logic_1;
        else 
            o_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    v2_V_address0 <= zext_ln163_fu_83_p1(12 - 1 downto 0);

    v2_V_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            v2_V_ce0 <= ap_const_logic_1;
        else 
            v2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1357_1_fu_98_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1357_fu_92_p2),64));
    zext_ln1357_fu_88_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_60),13));
    zext_ln163_fu_83_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_60),64));
end behav;
