 [AXM3] &
 [AXM3] &
 [AND4] &
 [IMP4] &
 [AR10(q)] &
 [IMP4] &
 [AND3] &
  (p and q => q and p)
