#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:36:37 2023
# Process ID: 3775503
# Current directory: /doc/wxy/2023_7_21/fuzz_10/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_10/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_10/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 4953.945 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3775556
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.496 ; gain = 0.000 ; free physical = 12885 ; free virtual = 126322
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module16' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:149]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module16' (0#1) [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:149]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (372) of module 'module16' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:111]
WARNING: [Synth 8-689] width (17) of port connection 'wire21' does not match port width (7) of module 'module16' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:111]
WARNING: [Synth 8-689] width (15) of port connection 'wire20' does not match port width (7) of module 'module16' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:111]
INFO: [Synth 8-6157] synthesizing module 'module61' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:125]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module61' (0#1) [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:125]
WARNING: [Synth 8-689] width (15) of port connection 'wire63' does not match port width (13) of module 'module61' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:118]
WARNING: [Synth 8-689] width (9) of port connection 'y' does not match port width (55) of module 'module61' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:118]
WARNING: [Synth 8-689] width (18) of port connection 'wire66' does not match port width (17) of module 'module61' [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:118]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_10/vivado/rtl.v:1]
WARNING: [Synth 8-3917] design top has port y[116] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[115] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[114] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[113] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[112] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[111] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[110] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[109] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk[0] in module module61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire66[16] in module module61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire66[15] in module module61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire66[14] in module module61 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.496 ; gain = 0.000 ; free physical = 13990 ; free virtual = 127428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.496 ; gain = 0.000 ; free physical = 13990 ; free virtual = 127428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13990 ; free virtual = 127428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13949 ; free virtual = 127387
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     22 Bit         XORs := 1     
	   2 Input     20 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
	   2 Input      4 Bit         XORs := 1     
+---XORs : 
	               20 Bit    Wide XORs := 1     
	               15 Bit    Wide XORs := 3     
	               11 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Multipliers : 
	                7x8  Multipliers := 1     
	               9x11  Multipliers := 1     
	               1x11  Multipliers := 1     
	                7x7  Multipliers := 1     
	                1x6  Multipliers := 1     
	                1x4  Multipliers := 1     
+---Muxes : 
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 4     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	   5 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 9     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top has port y[133] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[132] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[131] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[130] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[128] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[116] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[115] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[114] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[113] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[112] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[111] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[110] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[109] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk[0] in module module61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire66[16] in module module61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire66[15] in module module61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port wire66[14] in module module61 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13679 ; free virtual = 127121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13679 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13679 ; free virtual = 127121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13677 ; free virtual = 127119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13677 ; free virtual = 127119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13676 ; free virtual = 127118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13676 ; free virtual = 127118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13676 ; free virtual = 127118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13676 ; free virtual = 127118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |     5|
|4     |LUT2   |    78|
|5     |LUT3   |    39|
|6     |LUT4   |    88|
|7     |LUT5   |    42|
|8     |LUT6   |   169|
|9     |FDRE   |    70|
|10    |FDSE   |     5|
|11    |IBUF   |    65|
|12    |OBUF   |   242|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   835|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13676 ; free virtual = 127118
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13686 ; free virtual = 127128
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.504 ; gain = 8.000 ; free physical = 13686 ; free virtual = 127128
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.504 ; gain = 0.000 ; free physical = 13769 ; free virtual = 127210
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.523 ; gain = 0.000 ; free physical = 13697 ; free virtual = 127139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f0fce46d
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2962.523 ; gain = 64.031 ; free physical = 13903 ; free virtual = 127344
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:36:55 2023...
3676 ; free virtual = 127118
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 56 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.496 ; gain = 8.000 ; free physical = 13686 ; free virtual = 127128
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.504 ; gain = 8.000 ; free physical = 13686 ; free virtual = 127128
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2906.504 ; gain = 0.000 ; free physical = 13769 ; free virtual = 127210
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.523 ; gain = 0.000 ; free physical = 13697 ; free virtual = 127139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f0fce46d
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2962.523 ; gain = 64.031 ; free physical = 13903 ; free virtual = 127344
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:36:55 2023...
