[["A fast and high-capacity electromagnetic solution for highspeed IC design.", ["Houle Gan", "Dan Jiao"], "https://doi.org/10.1109/ICCAD.2007.4397235", 6], ["Impedance extraction for 3-D structures with multiple dielectrics using preconditioned boundary element method.", ["Yang Yi", "Peng Li", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1109/ICCAD.2007.4397236", 4], ["Statistical analysis of RF circuits using combined circuit simulator-full wave field solver approach.", ["Arun V. Sathanur", "Ritochit Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1109/ICCAD.2007.4397237", 7], ["Slot allocation using logical networks for TDM virtual-circuit configuration for network-on-chip.", ["Zhonghai Lu", "Axel Jantsch"], "https://doi.org/10.1109/ICCAD.2007.4397238", 8], ["Run-time adaptive on-chip communication scheme.", ["Mohammad Abdullah Al Faruque", "Thomas Ebi", "Jorg Henkel"], "https://doi.org/10.1109/ICCAD.2007.4397239", 6], ["Using functional independence conditions to optimize the performance of latency-insensitive systems.", ["Cheng-Hong Li", "Luca P. Carloni"], "https://doi.org/10.1109/ICCAD.2007.4397240", 8], ["A geometric approach for early power grid verification using current constraints.", ["Imad A. Ferzli", "Farid N. Najm", "Lars Kruse"], "https://doi.org/10.1109/ICCAD.2007.4397241", 8], ["Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks.", ["Ning Mi", "Sheldon X.-D. Tan", "Pu Liu", "Jian Cui", "Yici Cai", "Xianlong Hong"], "https://doi.org/10.1109/ICCAD.2007.4397242", 6], ["Parallel domain decomposition for simulation of large-scale power grids.", ["Kai Sun", "Quming Zhou", "Kartik Mohanram", "Danny C. Sorensen"], "https://doi.org/10.1109/ICCAD.2007.4397243", 6], ["Fast exact Toffoli network synthesis of reversible logic.", ["Robert Wille", "Daniel Grosse"], "https://doi.org/10.1109/ICCAD.2007.4397244", 5], ["A novel synthesis algorithm for reversible circuits.", ["Mehdi Saeedi", "Mehdi Sedighi", "Morteza Saheb Zamani"], "https://doi.org/10.1109/ICCAD.2007.4397245", 4], ["Checking equivalence of quantum circuits and states.", ["George F. Viamontes", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397246", 6], ["A self-adjusting clock tree architecture to cope with temperature variations.", ["Jieyi Long", "Ja Chun Ku", "Seda Ogrenci Memik", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397247", 8], ["Exploiting STI stress for performance.", ["Andrew B. Kahng", "Puneet Sharma", "Rasit Onur Topaloglu"], "https://doi.org/10.1109/ICCAD.2007.4397248", 8], ["Automating post-silicon debugging and repair.", ["Kai-Hui Chang", "Igor L. Markov", "Valeria Bertacco"], "https://doi.org/10.1109/ICCAD.2007.4397249", 8], ["Practical method for obtaining a feasible integer solution in hierarchical layout optimization.", ["Xiaoping Tang", "Xin Yuan", "Michael S. Gray"], "https://doi.org/10.1109/ICCAD.2007.4397250", 6], ["Monte-Carlo driven stochastic optimization framework for handling fabrication variability.", ["Vishal Khandelwal", "Ankur Srivastava"], "https://doi.org/10.1109/ICCAD.2007.4397251", 6], ["Gate sizing by Lagrangian relaxation revisited.", ["Jia Wang", "Debasish Das", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397252", 8], ["An efficient algorithm for statistical circuit optimization using Lagrangian relaxation.", ["I-Jye Lin", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397253", 6], ["Unified adaptivity optimization of clock and logic signals.", ["Shiyan Hu", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397254", 6], ["Incremental component implementation selection: enabling ECO in compositional system synthesis.", ["Soheil Ghiasi"], "https://doi.org/10.1109/ICCAD.2007.4397255", 4], ["Exploiting hierarchy and structure to efficiently solve graph coloring as SAT.", ["Miroslav N. Velev"], "https://doi.org/10.1109/ICCAD.2007.4397256", 8], ["Finding linear building-blocks for RTL synthesis of polynomial datapaths with fixed-size bit-vectors.", ["Sivaram Gopalakrishnan", "Priyank Kalla", "M. Brandon Meredith", "Florian Enescu"], "https://doi.org/10.1109/ICCAD.2007.4397257", 6], ["Enhancing design robustness with reliability-aware resynthesis and logic simulation.", ["Smita Krishnaswamy", "Stephen Plaza", "Igor L. Markov", "John P. Hayes"], "https://doi.org/10.1109/ICCAD.2007.4397258", 6], ["Data locality enhancement for CMPs.", ["Mahmut T. Kandemir"], "https://doi.org/10.1109/ICCAD.2007.4397259", 5], ["Mapping model with inter-array memory sharing for multidimensional signal processing.", ["Ilie I. Luican", "Hongwei Zhu", "Florin Balasa"], "https://doi.org/10.1109/ICCAD.2007.4397260", 6], ["Increasing data-bandwidth to instruction-set extensions through register clustering.", ["Kingshuk Karuri", "Anupam Chattopadhyay", "Manuel Hohenauer", "Rainer Leupers", "Gerd Ascheid", "Heinrich Meyr"], "https://doi.org/10.1109/ICCAD.2007.4397261", 6], ["Optimal polynomial-time interprocedural register allocation for high-level synthesis and ASIP design.", ["Philip Brisk", "Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1109/ICCAD.2007.4397262", 8], ["An efficient algorithm for time separation of events in concurrent systems.", ["Peggy B. McGee", "Steven M. Nowick"], "https://doi.org/10.1109/ICCAD.2007.4397263", 8], ["Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates.", ["Yu Hu", "Satyaki Das", "Steven Trimberger", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397264", 6], ["Device and architecture concurrent optimization for FPGA transient soft error rate.", ["Yan Lin", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397265", 5], ["Design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering.", ["Georgios Karakonstantis", "Nilanjan Banerjee", "Kaushik Roy", "Chaitali Chakrabarti"], "https://doi.org/10.1109/ICCAD.2007.4397266", 6], ["Thermal-aware Steiner routing for 3D stacked ICs.", ["Mohit Pathak", "Sung Kyu Lim"], "https://doi.org/10.1109/ICCAD.2007.4397267", 7], ["Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs.", ["Roshan Weerasekera", "Li-Rong Zheng", "Dinesh Pamunuwa", "Hannu Tenhunen"], "https://doi.org/10.1109/ICCAD.2007.4397268", 8], ["Strategies for improving the parametric yield and profits of 3D ICs.", ["Cesare Ferri", "Sherief Reda", "R. Iris Bahar"], "https://doi.org/10.1109/ICCAD.2007.4397269", 7], ["Scalable exploration of functional dependency by interpolation and incremental SAT solving.", ["Chih-Chun Lee", "Jie-Hong Roland Jiang", "Chung-Yang Huang", "Alan Mishchenko"], "https://doi.org/10.1109/ICCAD.2007.4397270", 7], ["Incremental learning approach and SAT model for Boolean matching with don't cares.", ["Kuo-Hua Wang", "Chung-Ming Chan"], "https://doi.org/10.1109/ICCAD.2007.4397271", 6], ["A performance-driven QBF-based iterative logic array representation with applications to verification, debug and test.", ["Hratch Mangassarian", "Andreas G. Veneris", "Sean Safarpour", "Marco Benedetti", "Duncan Exon Smith"], "https://doi.org/10.1109/ICCAD.2007.4397272", 6], ["The coming of age of physical synthesis.", ["Charles J. Alpert", "Chris C. N. Chu", "Paul G. Villarrubia"], "https://doi.org/10.1109/ICCAD.2007.4397273", 4], ["An incremental learning framework for estimating signal controllability in unit-level verification.", ["Charles H.-P. Wen", "Li-C. Wang", "Jayanta Bhadra"], "https://doi.org/10.1109/ICCAD.2007.4397274", 8], ["Stimulus generation for constrained random simulation.", ["Nathan Kitchen", "Andreas Kuehlmann"], "https://doi.org/10.1109/ICCAD.2007.4397275", 8], ["Probabilistic decision diagrams for exact probabilistic analysis.", ["Afshin Abdollahi"], "https://doi.org/10.1109/ICCAD.2007.4397276", 7], ["Computation of minimal counterexamples by using black box techniques and symbolic methods.", ["Tobias Nopper", "Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1109/ICCAD.2007.4397277", 8], ["Approximation algorithm for the temperature-aware scheduling problem.", ["Sushu Zhang", "Karam S. Chatha"], "https://doi.org/10.1109/ICCAD.2007.4397278", 8], ["Procrastination determination for periodic real-time tasks in leakage-aware dynamic voltage scaling systems.", ["Jian-Jia Chen", "Tei-Wei Kuo"], "https://doi.org/10.1109/ICCAD.2007.4397279", 6], ["The FAST methodology for high-speed SoC/computer simulation.", ["Derek Chiou", "Dam Sunwoo", "Joonsoo Kim", "Nikhil A. Patil", "William H. Reinhart", "Darrel Eric Johnson", "Zheng Xu"], "https://doi.org/10.1109/ICCAD.2007.4397280", 8], ["A novel SoC design methodology combining adaptive software and reconfigurable hardware.", ["Marco D. Santambrogio", "Seda Ogrenci Memik", "Vincenzo Rana", "Umut A. Acar", "Donatella Sciuto"], "https://doi.org/10.1109/ICCAD.2007.4397281", 6], ["Can nano-photonic silicon circuits become an INTRA-chip interconnect technology?", ["Eli Yablonovitch"], "https://doi.org/10.1109/ICCAD.2007.4397282", 0], ["Hybrid CEGAR: combining variable hiding and predicate abstraction.", ["Chao Wang", "Hyondeuk Kim", "Aarti Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397283", 8], ["Automated refinement checking of concurrent systems.", ["Sudipta Kundu", "Sorin Lerner", "Rajesh Gupta"], "https://doi.org/10.1109/ICCAD.2007.4397284", 8], ["Inductive equivalence checking under retiming and resynthesis.", ["Jie-Hong Roland Jiang", "Wei-Lun Hung"], "https://doi.org/10.1109/ICCAD.2007.4397285", 8], ["A frequency-domain technique for statistical timing analysis of clock meshes.", ["Ruilin Wang", "Cheng-Kok Koh"], "https://doi.org/10.1109/ICCAD.2007.4397286", 6], ["Clustering based pruning for statistical criticality computation under process variations.", ["Hushrav Mogal", "Haifeng Qian", "Sachin S. Sapatnekar", "Kia Bazargan"], "https://doi.org/10.1109/ICCAD.2007.4397287", 4], ["Timing budgeting under arbitrary process variations.", ["Ruiming Chen", "Hai Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397288", 6], ["Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping.", ["Yu Hu", "Victor Shih", "Rupak Majumdar", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397289", 4], ["Combinational and sequential mapping with priority cuts.", ["Alan Mishchenko", "Sungmin Cho", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397290", 8], ["A general model for performance optimization of sequential systems.", ["Dmitry Bufistov", "Jordi Cortadella", "Michael Kishinevsky", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397291", 8], ["Timing constraint-driven technology mapping for FPGAs considering false paths and multi-clock domains.", ["Lei Cheng", "Deming Chen", "Martin D. F. Wong", "Mike Hutton", "Jason Govig"], "https://doi.org/10.1109/ICCAD.2007.4397292", 6], ["Skew aware polarity assignment in clock tree.", ["Po-Yuan Chen", "Kuan-Hsien Ho", "TingTing Hwang"], "https://doi.org/10.1109/ICCAD.2007.4397293", 4], ["Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction.", ["Chung-Wei Lin", "Shih-Lun Huang", "Kai-Chi Hsu", "Meng-Xiang Li", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397294", 6], ["A simultaneous bus orientation and bused pin flipping algorithm.", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2007.4397295", 4], ["Optimal bus sequencing for escape routing in dense PCBs.", ["Hui Kong", "Tan Yan", "Martin D. F. Wong", "Muhammet Mustafa Ozdal"], "https://doi.org/10.1109/ICCAD.2007.4397296", 6], ["Untangling twisted nets for bus routing.", ["Tan Yan", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2007.4397297", 5], ["Low-overhead design technique for calibration of maximum frequency at multiple operating points.", ["Somnath Paul", "Sivasubramaniam Krishnamurthy", "Hamid Mahmoodi", "Swarup Bhunia"], "https://doi.org/10.1109/ICCAD.2007.4397298", 4], ["Variation-aware performance verification using at-speed structural test and statistical timing.", ["Vikram Iyengar", "Jinjun Xiong", "Subbayyan Venkatesan", "Vladimir Zolotov", "David E. Lackey", "Peter A. Habitz", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397299", 8], ["Estimation of delay test quality and its application to test generation.", ["Seiji Kajihara", "Shohei Morishima", "Masahiro Yamamoto", "Xiaoqing Wen", "Masayasu Fukunaga", "Kazumi Hatayama", "Takashi Aikyo"], "https://doi.org/10.1109/ICCAD.2007.4397300", 5], ["Efficient path delay test generation based on stuck-at test generation using checker circuitry.", ["Tsuyoshi Iwagaki", "Satoshi Ohtake", "Mineo Kaneko", "Hideo Fujiwara"], "https://doi.org/10.1109/ICCAD.2007.4397301", 6], ["Timing variation-aware high-level synthesis.", ["Jongyoon Jung", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2007.4397302", 5], ["Early planning for clock skew scheduling during register binding.", ["Min Ni", "Seda Ogrenci Memik"], "https://doi.org/10.1109/ICCAD.2007.4397303", 6], ["Compatibility path based binding algorithm for interconnect reduction in high level synthesis.", ["Taemin Kim", "Xun Liu"], "https://doi.org/10.1109/ICCAD.2007.4397304", 7], ["Operation chaining asynchronous pipelined circuits.", ["Girish Venkataramani", "Seth Copen Goldstein"], "https://doi.org/10.1109/ICCAD.2007.4397305", 8], ["Adaptive post-silicon tuning for analog circuits: concept, analysis and optimization.", ["Xin Li", "Brian Taylor", "YuTsun Chien", "Lawrence T. Pileggi"], "https://doi.org/10.1109/ICCAD.2007.4397306", 8], ["Sensitivity analysis for oscillators.", ["Igor Vytyaz", "David C. Lee", "Pavan Kumar Hanumolu", "Un-Ku Moon", "Kartikeya Mayaram"], "https://doi.org/10.1109/ICCAD.2007.4397307", 6], ["Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling.", ["Guo Yu", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397308", 6], ["Device-circuit co-optimization for mixed-mode circuit design via geometric programming.", ["Jintae Kim", "Ritesh Jhaveri", "Jason Woo", "Chih-Kong Ken Yang"], "https://doi.org/10.1109/ICCAD.2007.4397309", 6], ["Modeling, optimization and control of rotary traveling-wave oscillator.", ["Cheng Zhuo", "Huafeng Zhang", "Rupak Samanta", "Jiang Hu", "Kangsheng Chen"], "https://doi.org/10.1109/ICCAD.2007.4397310", 5], ["A methodology for fast and accurate yield factor estimation during global routing.", ["Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397311", 7], ["Archer: a history-driven global routing algorithm.", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "https://doi.org/10.1109/ICCAD.2007.4397312", 8], ["High-performance routing at the nanometer scale.", ["Jarrod A. Roy", "Igor L. Markov"], "https://doi.org/10.1109/ICCAD.2007.4397313", 7], ["BoxRouter 2.0: architecture and implementation of a hybrid and robust global router.", ["Minsik Cho", "Katrina Lu", "Kun Yuan", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397314", 6], ["CacheCompress: a novel approach for test data compression with cache for IP embedded cores.", ["Hao Fang", "Chenguang Tong", "Bo Yao", "Xiaodi Song", "Xu Cheng"], "https://doi.org/10.1109/ICCAD.2007.4397315", 4], ["A hybrid scheme for compacting test responses with unknown values.", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1109/ICCAD.2007.4397316", 7], ["A selective pattern-compression scheme for power and test-data reduction.", ["Chia-Yi Lin", "Hung-Ming Chen"], "https://doi.org/10.1109/ICCAD.2007.4397317", 6], ["Methodology for low power test pattern generation using activity threshold control logic.", ["Srivaths Ravi", "V. R. Devanathan", "Rubin A. Parekhji"], "https://doi.org/10.1109/ICCAD.2007.4397318", 4], ["ECO timing optimization using spare cells.", ["Yen-Pin Chen", "Jia-Wei Fang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397319", 6], ["Timing optimization by restructuring long combinatorial paths.", ["Jurgen Werber", "Dieter Rautenbach", "Christian Szegedy"], "https://doi.org/10.1109/ICCAD.2007.4397320", 8], ["Engineering change using spare cells with constant insertion.", ["Yu-Min Kuo", "Ya-Ting Chang", "Shih-Chieh Chang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1109/ICCAD.2007.4397321", 4], ["Simultaneous input vector selection and dual threshold voltage assignment for static leakage minimization.", ["Lin Yuan", "Gang Qu"], "https://doi.org/10.1109/ICCAD.2007.4397322", 4], ["Equalized interconnects for on-chip networks: modeling and optimization framework.", ["Byungsub Kim", "Vladimir Stojanovic"], "https://doi.org/10.1109/ICCAD.2007.4397323", 8], ["IntSim: A CAD tool for optimization of multilevel interconnect networks.", ["Deepak C. Sekar", "Azad Naeemi", "Reza Sarvari", "Jeffrey A. Davis", "James D. Meindl"], "https://doi.org/10.1109/ICCAD.2007.4397324", 8], ["A fast band-matching technique for interconnect inductance modeling.", ["Hong Li", "Jitesh Jain", "Cheng-Kok Koh", "Venkataramanan Balakrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397325", 4], ["Formal verification at higher levels of abstraction.", ["Daniel Kroening", "Sanjit A. Seshia"], "https://doi.org/10.1109/ICCAD.2007.4397326", 7], ["Analog placement with common centroid constraints.", ["Qiang Ma", "Evangeline F. Y. Young", "Kong-Pang Pun"], "https://doi.org/10.1109/ICCAD.2007.4397327", 7], ["Temperature aware microprocessor floorplanning considering application dependent power load.", ["Chunta Chu", "Xinyi Zhang", "Lei He", "Tong Jing"], "https://doi.org/10.1109/ICCAD.2007.4397328", 4], ["3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits.", ["Pingqiang Zhou", "Yuchun Ma", "Zhuoyuan Li", "Robert P. Dick", "Li Shang", "Hai Zhou", "Xianlong Hong", "Qiang Zhou"], "https://doi.org/10.1109/ICCAD.2007.4397329", 8], ["Variation-aware task allocation and scheduling for MPSoC.", ["Feng Wang", "Chrysostomos Nicopoulos", "Xiaoxia Wu", "Yuan Xie", "Narayanan Vijaykrishnan"], "https://doi.org/10.1109/ICCAD.2007.4397330", 6], ["A design flow dedicated to multi-mode architectures for DSP applications.", ["Cyrille Chavet", "Caaliph Andriamisaina", "Philippe Coussy", "Emmanuel Casseau", "Emmanuel Juin", "Pascal Urard", "Eric Martin"], "https://doi.org/10.1109/ICCAD.2007.4397331", 8], ["The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip.", ["Yi Wang", "Dan Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397332", 6], ["Selective shielding: a crosstalk-free bus encoding technique.", ["Madhu Mutyam"], "https://doi.org/10.1109/ICCAD.2007.4397333", 4], ["Sparse and passive reduction of massively coupled large multiport interconnects.", ["Natalie Nakhla", "Michel S. Nakhla", "Ramachandra Achar"], "https://doi.org/10.1109/ICCAD.2007.4397334", 5], ["Analysis of large clock meshes via harmonic-weighted model order reduction and port sliding.", ["Xiaoji Ye", "Peng Li", "Min Zhao", "Rajendran Panda", "Jiang Hu"], "https://doi.org/10.1109/ICCAD.2007.4397335", 5], ["Principle Hessian direction based parameter reduction with process variation.", ["Alexander V. Mitev", "Michael M. Marefat", "Dongsheng Ma", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397336", 6], ["MOSFET modeling for 45nm and beyond.", ["Yu Cao", "Colin C. McAndrew"], "https://doi.org/10.1109/ICCAD.2007.4397337", 6], ["Voltage island-driven floorplanning.", ["Qiang Ma", "Evangeline F. Y. Young"], "https://doi.org/10.1109/ICCAD.2007.4397338", 6], ["An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning.", ["Wan-Ping Lee", "Hung-Yi Liu", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397339", 6], ["Module assignment for pin-limited designs under the stacked-Vdd paradigm.", ["Yong Zhan", "Tianpei Zhang", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2007.4397340", 4], ["Yield-driven near-threshold SRAM design.", ["Gregory K. Chen", "David T. Blaauw", "Trevor N. Mudge", "Dennis Sylvester", "Nam Sung Kim"], "https://doi.org/10.1109/ICCAD.2007.4397341", 7], ["Soft-edge flip-flops for improved timing yield: design and optimization.", ["Vivek Joshi", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1109/ICCAD.2007.4397342", 7], ["Remote activation of ICs for piracy prevention and digital right management.", ["Yousra Alkabani", "Farinaz Koushanfar", "Miodrag Potkonjak"], "https://doi.org/10.1109/ICCAD.2007.4397343", 4], ["A nonlinear cell macromodel for digital applications.", ["Chandramouli V. Kashyap", "Chirayu S. Amin", "Noel Menezes", "Eli Chiprout"], "https://doi.org/10.1109/ICCAD.2007.4397344", 8], ["Including inductance in static timing analysis.", ["Ahmed Shebaita", "Dusan Petranovic", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397345", 6], ["A robust finite-point based gate model considering process variations.", ["Alexander V. Mitev", "Dinesh Ganesan", "Dheepan Shanmugasundaram", "Yu Cao", "Janet Meiling Wang"], "https://doi.org/10.1109/ICCAD.2007.4397346", 6], ["Victim alignment in crosstalk aware timing analysis.", ["Ravikishore Gandikota", "Kaviraj Chopra", "David T. Blaauw", "Dennis Sylvester", "Murat R. Becer", "Joao Geada"], "https://doi.org/10.1109/ICCAD.2007.4397347", 7], ["Compact modeling of variational waveforms.", ["Vladimir Zolotov", "Jinjun Xiong", "Soroush Abbaspour", "David J. Hathaway", "Chandu Visweswariah"], "https://doi.org/10.1109/ICCAD.2007.4397348", 8], ["Multi-layer interconnect performance corners for variation-aware timing analysis.", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1109/ICCAD.2007.4397349", 6], ["An efficient method for statistical circuit simulation.", ["Frank Liu"], "https://doi.org/10.1109/ICCAD.2007.4397350", 6], ["A methodology for timing model characterization for statistical static timing analysis.", ["Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397351", 5], ["Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance.", ["Kunhyuk Kang", "Sang Phill Park", "Kaushik Roy", "Muhammad Ashraful Alam"], "https://doi.org/10.1109/ICCAD.2007.4397352", 5], ["An efficient method to identify critical gates under circuit aging.", ["Wenping Wang", "Zile Wei", "Shengqi Yang", "Yu Cao"], "https://doi.org/10.1109/ICCAD.2007.4397353", 6], ["Efficient computation of current flow in signal wires for reliability analysis.", ["Kanak Agarwal", "Frank Liu"], "https://doi.org/10.1109/ICCAD.2007.4397354", 6], ["The effect of process variation on device temperature in FinFET circuits.", ["Jung Hwan Choi", "Jayathi Murthy", "Kaushik Roy"], "https://doi.org/10.1109/ICCAD.2007.4397355", 5], ["BioRoute: a network-flow based routing algorithm for digital microfluidic biochips.", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397356", 6], ["Performance and power evaluation of a 3D CMOS/nanomaterial reconfigurable architecture.", ["Chen Dong", "Deming Chen", "Sansiri Tanachutiwat", "Wei Wang"], "https://doi.org/10.1109/ICCAD.2007.4397357", 7], ["Fault-tolerant multi-level logic decoder for nanoscale crossbar memory arrays.", ["M. Haykel Ben Jamaa", "Kirsten E. Moselund", "David Atienza", "Didier Bouvet", "Adrian M. Ionescu", "Yusuf Leblebici", "Giovanni De Micheli"], "https://doi.org/10.1109/ICCAD.2007.4397358", 8], ["Combining static and dynamic defect-tolerance techniques for nanoscale memory systems.", ["Susmit Biswas", "Gang Wang", "Tzvetan S. Metodi", "Ryan Kastner", "Frederic T. Chong"], "https://doi.org/10.1109/ICCAD.2007.4397359", 6], ["An efficient wake-up schedule during power mode transition considering spurious glitches phenomenon.", ["Yu-Ting Chen", "Da-Cheng Juan", "Ming-Chao Lee", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397360", 4], ["Analysis and optimization of power-gated ICs with multiple power gating configurations.", ["Aida Todri", "Malgorzata Marek-Sadowska", "Shih-Chieh Chang"], "https://doi.org/10.1109/ICCAD.2007.4397361", 8], ["Sizing and placement of charge recycling transistors in MTCMOS circuits.", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1109/ICCAD.2007.4397362", 6], ["Minimizing leakage power in sequential circuits by using mixed Vt flip-flops.", ["Jaehyun Kim", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2007.4397363", 6], ["Efficient decoupling capacitance budgeting considering operation and process variations.", ["Yiyu Shi", "Jinjun Xiong", "Chunchen Liu", "Lei He"], "https://doi.org/10.1109/ICCAD.2007.4397364", 8], ["Efficient placement of distributed on-chip decoupling capacitors in nanoscale ICs.", ["Mikhail Popovich", "Eby G. Friedman", "Radu M. Secareanu", "Olin L. Hartin"], "https://doi.org/10.1109/ICCAD.2007.4397365", 6], ["A novel technique for incremental analysis of on-chip power distribution networks.", ["Yuhong Fu", "Rajendran Panda", "Ben Reschke", "Savithri Sundareswaran", "Min Zhao"], "https://doi.org/10.1109/ICCAD.2007.4397366", 7], ["Architectural power models for SRAM and CAM structures based on hybrid analytical/empirical techniques.", ["Xiaoyao Liang", "Kerem Turgay", "David M. Brooks"], "https://doi.org/10.1109/ICCAD.2007.4397367", 7], ["Novel wire density driven full-chip routing for CMP variation control.", ["Huang-Yu Chen", "Szu-Jui Chou", "Sheng-Lung Wang", "Yao-Wen Chang"], "https://doi.org/10.1109/ICCAD.2007.4397368", 8], ["Accurate detection for process-hotspots with vias and incomplete specification.", ["Jingyu Xu", "Subarna Sinha", "Charles C. Chiang"], "https://doi.org/10.1109/ICCAD.2007.4397369", 8], ["TIP-OPC: a new topological invariant paradigm for pixel based optical proximity correction.", ["Peng Yu", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397370", 7], ["A novel intensity based optical proximity correction algorithm with speedup in lithography simulation.", ["Peng Yu", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2007.4397371", 6], ["Stabilizing schemes for piecewise-linear reduced order models via projection and weighting functions.", ["Bradley N. Bond", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397372", 7], ["Parameterized model order reduction via a two-directional Arnoldi process.", ["Yung-Ta Li", "Zhaojun Bai", "Yangfeng Su", "Xuan Zeng"], "https://doi.org/10.1109/ICCAD.2007.4397373", 6], ["Efficient VCO phase macromodel generation considering statistical parametric variations.", ["Wei Dong", "Zhuo Feng", "Peng Li"], "https://doi.org/10.1109/ICCAD.2007.4397374", 5], ["Bounding L2 gain system error generated by approximations of the nonlinear vector field.", ["Kin Cheong Sou", "Alexandre Megretski", "Luca Daniel"], "https://doi.org/10.1109/ICCAD.2007.4397375", 8], ["Variable domain transformation for linear PAC analysis of mixed-signal systems.", ["Jaeha Kim", "Kevin D. Jones", "Mark A. Horowitz"], "https://doi.org/10.1109/ICCAD.2007.4397376", 8]]