# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# File: C:\Users\gusta\Documents\MEGA\EngdeComputacao\Logica_Rec\APS\VGA\Pin Planner.csv
# Generated on: Sat Nov 24 10:03:06 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
B[3],Output,PIN_K18,6,B6_N1,PIN_K18,,,,,
B[2],Output,PIN_J22,6,B6_N1,PIN_J22,,,,,
B[1],Output,PIN_K21,6,B6_N1,PIN_K21,,,,,
B[0],Output,,,,PIN_E14,,,,,
CLK_50MHz,Input,PIN_G21,6,B6_N1,PIN_G21,,,,,
G[3],Output,PIN_J21,6,B6_N1,PIN_J21,,,,,
G[2],Output,PIN_K17,6,B6_N1,PIN_K17,,,,,
G[1],Output,PIN_J17,6,B6_N0,PIN_J17,,,,,
G[0],Output,PIN_H22,6,B6_N1,PIN_H22,,,,,
HSYNC,Output,PIN_L21,6,B6_N1,PIN_L21,,,,,
R[3],Output,PIN_H21,6,B6_N1,PIN_H21,,,,,
R[2],Output,PIN_H20,6,B6_N0,PIN_H20,,,,,
R[1],Output,PIN_H17,6,B6_N0,PIN_H17,,,,,
R[0],Output,PIN_H19,6,B6_N0,PIN_H19,,,,,
RST,Input,PIN_J6,1,B1_N0,PIN_F1,,,,,
VSYNC,Output,PIN_L22,6,B6_N1,PIN_L22,,,,,
