#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb03df094f0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb03df0a120 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fb03df1c760_0 .var "a", 31 0;
v0x7fb03df1c810_0 .var "b", 31 0;
v0x7fb03df1c8c0_0 .var/i "mismatch_count", 31 0;
v0x7fb03df1c970_0 .net "sum", 31 0, L_0x7fb03df1d100;  1 drivers
S_0x7fb03df09de0 .scope module, "UUT" "top_module" 2 16, 3 23 0, S_0x7fb03df094f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
o0x7fb03ea320c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
L_0x7fb03df1d220 .functor BUFZ 16, o0x7fb03ea320c8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb03df1bf40_0 .net *"_ivl_24", 15 0, L_0x7fb03df1d220;  1 drivers
v0x7fb03df1c000_0 .net "a", 31 0, v0x7fb03df1c760_0;  1 drivers
v0x7fb03df1c0a0_0 .net "b", 31 0, v0x7fb03df1c810_0;  1 drivers
v0x7fb03df1c140_0 .net "carry_out", 0 0, L_0x7fb03df1d310;  1 drivers
o0x7fb03ea32098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03df1c1e0_0 .net "cout_lower", 0 0, o0x7fb03ea32098;  0 drivers
o0x7fb03ea323c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03df1c2f0_0 .net "cout_upper0", 0 0, o0x7fb03ea323c8;  0 drivers
o0x7fb03ea32578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb03df1c380_0 .net "cout_upper1", 0 0, o0x7fb03ea32578;  0 drivers
v0x7fb03df1c410_0 .net "sum", 31 0, L_0x7fb03df1d100;  alias, 1 drivers
v0x7fb03df1c4a0_0 .net "sum_lower", 15 0, o0x7fb03ea320c8;  0 drivers
o0x7fb03ea321e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03df1c5e0_0 .net "sum_upper0", 15 0, o0x7fb03ea321e8;  0 drivers
o0x7fb03ea32218 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb03df1c670_0 .net "sum_upper1", 15 0, o0x7fb03ea32218;  0 drivers
L_0x7fb03df1ca30 .part v0x7fb03df1c760_0, 0, 16;
L_0x7fb03df1cb30 .part v0x7fb03df1c810_0, 0, 16;
L_0x7fb03df1cc10 .part v0x7fb03df1c760_0, 16, 16;
L_0x7fb03df1ccf0 .part v0x7fb03df1c810_0, 16, 16;
L_0x7fb03df1cdd0 .part v0x7fb03df1c760_0, 16, 16;
L_0x7fb03df1cf40 .part v0x7fb03df1c810_0, 16, 16;
L_0x7fb03df1d100 .concat8 [ 16 16 0 0], L_0x7fb03df1d220, L_0x7fb03df1d060;
L_0x7fb03df1d310 .functor MUXZ 1, o0x7fb03ea323c8, o0x7fb03ea32578, o0x7fb03ea32098, C4<>;
S_0x7fb03df0a740 .scope module, "lower_adder" "add16" 3 33, 3 1 0, S_0x7fb03df09de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fb03df09660_0 .net "a", 15 0, L_0x7fb03df1ca30;  1 drivers
v0x7fb03df1a9f0_0 .net "b", 15 0, L_0x7fb03df1cb30;  1 drivers
L_0x7fb03ea63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb03df1aaa0_0 .net "cin", 0 0, L_0x7fb03ea63008;  1 drivers
v0x7fb03df1ab50_0 .net "cout", 0 0, o0x7fb03ea32098;  alias, 0 drivers
v0x7fb03df1abf0_0 .net "sum", 15 0, o0x7fb03ea320c8;  alias, 0 drivers
S_0x7fb03df1ad60 .scope module, "mux_upper_sum" "mux2to1_16bit" 3 61, 3 14 0, S_0x7fb03df09de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data0";
    .port_info 1 /INPUT 16 "data1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x7fb03df1af80_0 .net "data0", 15 0, o0x7fb03ea321e8;  alias, 0 drivers
v0x7fb03df1b010_0 .net "data1", 15 0, o0x7fb03ea32218;  alias, 0 drivers
v0x7fb03df1b0c0_0 .net "out", 15 0, L_0x7fb03df1d060;  1 drivers
v0x7fb03df1b180_0 .net "sel", 0 0, o0x7fb03ea32098;  alias, 0 drivers
L_0x7fb03df1d060 .functor MUXZ 16, o0x7fb03ea321e8, o0x7fb03ea32218, o0x7fb03ea32098, C4<>;
S_0x7fb03df1b280 .scope module, "upper_adder0" "add16" 3 43, 3 1 0, S_0x7fb03df09de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fb03df1b4f0_0 .net "a", 15 0, L_0x7fb03df1cc10;  1 drivers
v0x7fb03df1b5a0_0 .net "b", 15 0, L_0x7fb03df1ccf0;  1 drivers
L_0x7fb03ea63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb03df1b650_0 .net "cin", 0 0, L_0x7fb03ea63050;  1 drivers
v0x7fb03df1b700_0 .net "cout", 0 0, o0x7fb03ea323c8;  alias, 0 drivers
v0x7fb03df1b7a0_0 .net "sum", 15 0, o0x7fb03ea321e8;  alias, 0 drivers
S_0x7fb03df1b8f0 .scope module, "upper_adder1" "add16" 3 52, 3 1 0, S_0x7fb03df09de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x7fb03df1bb30_0 .net "a", 15 0, L_0x7fb03df1cdd0;  1 drivers
v0x7fb03df1bbf0_0 .net "b", 15 0, L_0x7fb03df1cf40;  1 drivers
L_0x7fb03ea63098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb03df1bca0_0 .net "cin", 0 0, L_0x7fb03ea63098;  1 drivers
v0x7fb03df1bd50_0 .net "cout", 0 0, o0x7fb03ea32578;  alias, 0 drivers
v0x7fb03df1bdf0_0 .net "sum", 15 0, o0x7fb03ea32218;  alias, 0 drivers
    .scope S_0x7fb03df094f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7fb03df1c970_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7fb03df1c970_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7fb03df1c970_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7fb03df1c970_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7fb03df1c970_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7fb03df1c970_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fb03df1c760_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7fb03df1c810_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7fb03df1c970_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7fb03df1c970_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7fb03df1c8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb03df1c8c0_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7fb03df1c8c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7fb03df1c8c0_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_cseladd_0_tb.v";
    "least-to-most/modules/Module_cseladd.v";
