
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 356045                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381716                       # Number of bytes of host memory used
host_op_rate                                   412008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9811.16                       # Real time elapsed on the host
host_tick_rate                              208134800                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3493214290                       # Number of instructions simulated
sim_ops                                    4042280107                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.042044                       # Number of seconds simulated
sim_ticks                                2042043578715                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2790146                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5580294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 339072281                       # Number of branches fetched
system.switch_cpus.committedInsts          1493214289                       # Number of instructions committed
system.switch_cpus.committedOps            1747123126                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               4896986999                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         4896986999                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    485619975                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    431824680                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    284883959                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            30084934                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    1585058114                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           1585058114                       # number of integer instructions
system.switch_cpus.num_int_register_reads   2096293814                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   1252707536                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           376696475                       # Number of load instructions
system.switch_cpus.num_mem_refs             679064006                       # number of memory refs
system.switch_cpus.num_store_insts          302367531                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      36989752                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             36989752                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     24659774                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     12329978                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1062081204     60.79%     60.79% # Class of executed instruction
system.switch_cpus.op_class::IntMult          5978098      0.34%     61.13% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     61.13% # Class of executed instruction
system.switch_cpus.op_class::MemRead        376696475     21.56%     82.69% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       302367531     17.31%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         1747123308                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2790148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2790150                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5580296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2790150                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2789420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2210340                       # Transaction distribution
system.membus.trans_dist::CleanEvict           579806                       # Transaction distribution
system.membus.trans_dist::ReadExReq               728                       # Transaction distribution
system.membus.trans_dist::ReadExResp              728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2789420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4191514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4178928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8370442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8370442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    321280000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    318782464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    640062464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               640062464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2790148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2790148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2790148                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13077769555                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12914960171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        26033292573                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2789420                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4420682                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3369956                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              728                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2789420                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8370444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8370444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    640062720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              640062720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5000490                       # Total snoops (count)
system.tol2bus.snoopTraffic                 282923520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7790638                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.358141                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479454                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5000488     64.19%     64.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2790150     35.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7790638                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6013833888                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5817458580                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    178838016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         178838016                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    142441984                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      142441984                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1397172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1397172                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1112828                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1112828                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     87577963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             87577963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      69754625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69754625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      69754625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     87577963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           157332587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2225656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   2794344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000131318278                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       123666                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       123666                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            5823837                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2105942                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1397172                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1112828                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  2794344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2225656                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           747540                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           380086                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            35016                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           151788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           373632                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           192630                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9              728                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           35744                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          316924                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          560256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           373594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           379834                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            35028                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           151745                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           373504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           186752                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           35744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          315144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          373552                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.97                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 31357329542                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               13971720000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            83751279542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    11221.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               29971.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 2377857                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                1983196                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                85.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.11                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              2794344                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2225656                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1397172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1397172                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                123485                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                123485                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                123667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                123666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                123666                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       658915                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   487.586241                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   347.765628                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   365.184420                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        10964      1.66%      1.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       205249     31.15%     32.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       123245     18.70%     51.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        37096      5.63%     57.15% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        42467      6.44%     63.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        25702      3.90%     67.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        34193      5.19%     72.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        23688      3.60%     76.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       156311     23.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       658915                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       123666                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.595701                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.460008                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     2.426734                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17         1779      1.44%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         8052      6.51%      7.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        22441     18.15%     26.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        29591     23.93%     50.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        44562     36.03%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        15770     12.75%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         1279      1.03%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31          191      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-49            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       123666                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       123666                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.997065                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.996888                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.076722                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             182      0.15%      0.15% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          123483     99.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       123666                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             178838016                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              142440000                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              178838016                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           142441984                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       87.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    87.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.23                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2042041328034                       # Total gap between requests
system.mem_ctrls0.avgGap                    813562.28                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    178838016                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    142440000                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 87577962.519554883242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 69753653.391488075256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      2794344                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2225656                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  83751279542                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 46975447375692                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     29971.71                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  21106337.81                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   86.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1512351960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           803834130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6523475280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3785376960                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    297956086890                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    533231354880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1005009195780                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       492.158545                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1383126590030                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 590728868685                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          3192308280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1696748295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        13428140880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        7832385540                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    591811163430                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    285777078240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1064934540345                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       521.504316                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 737091123769                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1236764334946                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    178300928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         178300928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    140481536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      140481536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1392976                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1392976                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1097512                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1097512                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     87314948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             87314948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      68794583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68794583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      68794583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     87314948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           156109530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2195024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   2785952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000177138538                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       121944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       121944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            5796612                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2075855                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1392976                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1097512                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  2785952                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2195024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           747540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           380084                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            35018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           157626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           373632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           198464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              364                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           17508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          315460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          560256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           373596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           373632                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            29190                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           157587                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           373504                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           180916                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              364                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17508                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          315144                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          373552                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32227059312                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               13929760000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            84463659312                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    11567.70                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               30317.70                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 2353453                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                1954916                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                84.48                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.06                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              2785952                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2195024                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1392976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1392976                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                121642                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                121945                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                121944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                121944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   304                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       672575                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   473.969969                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   336.999549                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   362.742986                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9639      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       223601     33.25%     34.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       122856     18.27%     52.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        47763      7.10%     60.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        28678      4.26%     64.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        33769      5.02%     69.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        29388      4.37%     73.70% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        27388      4.07%     77.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       149493     22.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       672575                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       121944                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.845995                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    22.718469                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     2.405481                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17          648      0.53%      0.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19         6231      5.11%      5.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        16252     13.33%     18.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        43906     36.01%     54.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        32875     26.96%     81.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        18498     15.17%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         1837      1.51%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         1632      1.34%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33           64      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::42-43            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       121944                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       121944                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.000008                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.999870                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.070553                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             303      0.25%      0.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          121337     99.50%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             304      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       121944                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             178300928                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              140479552                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              178300928                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           140481536                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       87.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    87.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2042041173744                       # Total gap between requests
system.mem_ctrls1.avgGap                    819936.16                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    178300928                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    140479552                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 87314947.564537137747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 68793611.196289837360                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      2785952                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2195024                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  84463659312                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47151070327631                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30317.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  21480890.56                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   86.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1519227780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           807488715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6380218320                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3688284960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    309896147070                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    523176567360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1006664649885                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       492.969230                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1356845593239                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 617009865476                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          3282964860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1744933410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        13511478960                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        7769578500                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    161196715680.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    555800741970                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    316101004800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1059407418180                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       518.797654                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 816043981862                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  68188120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1157811476853                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      2790148                       # number of demand (read+write) misses
system.l2.demand_misses::total                2790148                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      2790148                       # number of overall misses
system.l2.overall_misses::total               2790148                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 225626257554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     225626257554                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 225626257554                       # number of overall miss cycles
system.l2.overall_miss_latency::total    225626257554                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2790148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2790148                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2790148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2790148                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 80865.336733                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80865.336733                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80865.336733                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80865.336733                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2210340                       # number of writebacks
system.l2.writebacks::total                   2210340                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      2790148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2790148                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      2790148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2790148                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 201778486284                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 201778486284                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 201778486284                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 201778486284                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72318.201860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72318.201860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72318.201860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72318.201860                       # average overall mshr miss latency
system.l2.replacements                        5000490                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2210342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2210342                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2210342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2210342                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       579806                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        579806                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 728                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     57799536                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      57799536                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               728                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79394.967033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79394.967033                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     51558847                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     51558847                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70822.592033                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70822.592033                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      2789420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2789420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 225568458018                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 225568458018                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2789420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2789420                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80865.720479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80865.720479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      2789420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2789420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 201726927437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 201726927437                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72318.592194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72318.592194                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     5000554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5000554                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.211358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    34.788499                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.456427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.543570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  94285226                       # Number of tag accesses
system.l2.tags.data_accesses                 94285226                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    957956421285                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2042043578715                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099833                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1493214472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3495314305                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099833                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1493214472                       # number of overall hits
system.cpu.icache.overall_hits::total      3495314305                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::total           793                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1493214472                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3495315098                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1493214472                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3495315098                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099833                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1493214472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3495314305                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           793                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1493214472                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3495315098                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.670767                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3495315098                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               793                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4407711.346784                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.670767                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      136317289615                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     136317289615                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    756095953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    625468189                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1381564142                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    756095953                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    625468189                       # number of overall hits
system.cpu.dcache.overall_hits::total      1381564142                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6830767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2789966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9620733                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6830767                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2789966                       # number of overall misses
system.cpu.dcache.overall_misses::total       9620733                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 231415834263                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 231415834263                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 231415834263                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 231415834263                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    762926720                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    628258155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1391184875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    762926720                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    628258155                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1391184875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004441                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006915                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.004441                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006915                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 82945.754272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24053.867233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 82945.754272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24053.867233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8431583                       # number of writebacks
system.cpu.dcache.writebacks::total           8431583                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2789966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2789966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2789966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2789966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 229089002619                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 229089002619                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 229089002619                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 229089002619                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.004441                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 82111.754272                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82111.754272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 82111.754272                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82111.754272                       # average overall mshr miss latency
system.cpu.dcache.replacements                9620851                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    393187355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    349999024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       743186379                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2772627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2789238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5561865                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 231356516847                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 231356516847                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    395959982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    352788262                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    748748244                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007906                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007428                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 82946.136847                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41596.931397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2789238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2789238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 229030292355                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 229030292355                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 82112.136847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82112.136847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    362908598                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    275469165                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      638377763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4058140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          728                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4058868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     59317416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     59317416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    366966738                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    275469893                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    642436631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011059                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006318                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81479.967033                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    14.614276                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          728                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     58710264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     58710264                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80645.967033                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80645.967033                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     28387195                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     26897456                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     55284651                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          192                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          182                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          374                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     28034493                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     28034493                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     28387387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     26897638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     55285025                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 154035.675824                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74958.537433                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     27882705                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     27882705                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 153201.675824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 153201.675824                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     28387387                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     26897638                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     55285025                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     28387387                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     26897638                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     55285025                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999541                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1501754925                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9621107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            156.089619                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.825800                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.173741                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460257                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539741                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       48065778707                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      48065778707                       # Number of data accesses

---------- End Simulation Statistics   ----------
