{
  "run__flow__generate_date": "2023-08-10 08:54",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_version": "353633e018e57e35041db2841116ba382830b97b",
  "run__flow__openroad_commit": "N/A",
  "run__flow__scripts_commit": "not a git repo",
  "run__flow__uuid": "b45486e4-fe47-4dbe-8962-f72ccb9ed4bd",
  "run__flow__design": "halut_matmul",
  "run__flow__platform": "nangate45",
  "run__flow__platform_commit": "N/A",
  "run__flow__variant": "base",
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.960511,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0705609,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.139489,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.162693,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0808401,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.162693,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0,
  "finish__clock__skew__setup": 0.317965,
  "finish__clock__skew__hold": 0.315005,
  "finish__timing__drv__max_slew_limit": 0.216511,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_cap_limit": -0.102056,
  "finish__timing__drv__max_cap": 1,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__design__io": 477,
  "finish__design__die__area": 247979,
  "finish__design__core__area": 243350,
  "finish__design__instance__count": 68879,
  "finish__design__instance__area": 141160,
  "finish__design__instance__count__stdcell": 68879,
  "finish__design__instance__area__stdcell": 141160,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__utilization": 0.58007,
  "finish__design__instance__utilization__stdcell": 0.58007,
  "globalplace__timing__setup__tns": -5549.59,
  "globalplace__timing__setup__ws": -25.7472,
  "globalplace__clock__skew__setup": 0.303406,
  "globalplace__clock__skew__hold": 0.251804,
  "globalplace__design__io": 477,
  "globalplace__design__die__area": 247979,
  "globalplace__design__core__area": 243350,
  "globalplace__design__instance__count": 61969,
  "globalplace__design__instance__area": 91826.9,
  "globalplace__design__instance__count__stdcell": 61969,
  "globalplace__design__instance__area__stdcell": 91826.9,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__utilization": 0.377346,
  "globalplace__design__instance__utilization__stdcell": 0.377346,
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__distance_units": "1um",
  "floorplan__timing__setup__tns": -456.053,
  "floorplan__timing__setup__ws": -20.1622,
  "floorplan__clock__skew__setup": 0.303194,
  "floorplan__clock__skew__hold": 0.251804,
  "floorplan__design__io": 477,
  "floorplan__design__die__area": 247979,
  "floorplan__design__core__area": 243350,
  "floorplan__design__instance__count": 60557,
  "floorplan__design__instance__area": 91451.3,
  "floorplan__design__instance__count__stdcell": 60557,
  "floorplan__design__instance__area__stdcell": 91451.3,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__utilization": 0.375802,
  "floorplan__design__instance__utilization__stdcell": 0.375802,
  "globalroute__timing__setup__tns": -0.516845,
  "globalroute__timing__setup__ws": -0.0976419,
  "globalroute__clock__skew__setup": 0.373453,
  "globalroute__clock__skew__hold": 0.373451,
  "globalroute__timing__drv__max_slew_limit": 0.172667,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_cap_limit": -0.280832,
  "globalroute__timing__drv__max_cap": 15,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__setup_violation_count": 11,
  "globalroute__timing__drv__hold_violation_count": 107,
  "globalroute__design__io": 477,
  "globalroute__design__die__area": 247979,
  "globalroute__design__core__area": 243350,
  "globalroute__design__instance__count": 68879,
  "globalroute__design__instance__area": 141160,
  "globalroute__design__instance__count__stdcell": 68879,
  "globalroute__design__instance__area__stdcell": 141160,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__utilization": 0.58007,
  "globalroute__design__instance__utilization__stdcell": 0.58007,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "cts__timing__setup__tns__pre_repair": -2.20079,
  "cts__timing__setup__ws__pre_repair": -0.206362,
  "cts__clock__skew__setup__pre_repair": 0.360262,
  "cts__clock__skew__hold__pre_repair": 0.360261,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.16592,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_cap_limit__pre_repair": -0.294172,
  "cts__timing__drv__max_cap__pre_repair": 6,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 22,
  "cts__timing__drv__hold_violation_count__pre_repair": 804,
  "cts__design__io__pre_repair": 477,
  "cts__design__die__area__pre_repair": 247979,
  "cts__design__core__area__pre_repair": 243350,
  "cts__design__instance__count__pre_repair": 68558,
  "cts__design__instance__area__pre_repair": 140864,
  "cts__design__instance__count__stdcell__pre_repair": 68558,
  "cts__design__instance__area__stdcell__pre_repair": 140864,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__utilization__pre_repair": 0.578856,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.578856,
  "cts__timing__setup__tns__post_repair": -2.20079,
  "cts__timing__setup__ws__post_repair": -0.206362,
  "cts__clock__skew__setup__post_repair": 0.360262,
  "cts__clock__skew__hold__post_repair": 0.360261,
  "cts__timing__drv__max_slew_limit__post_repair": 0.16592,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_cap_limit__post_repair": -0.294172,
  "cts__timing__drv__max_cap__post_repair": 6,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 22,
  "cts__timing__drv__hold_violation_count__post_repair": 804,
  "cts__design__io__post_repair": 477,
  "cts__design__die__area__post_repair": 247979,
  "cts__design__core__area__post_repair": 243350,
  "cts__design__instance__count__post_repair": 68558,
  "cts__design__instance__area__post_repair": 140864,
  "cts__design__instance__count__stdcell__post_repair": 68558,
  "cts__design__instance__area__stdcell__post_repair": 140864,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__utilization__post_repair": 0.578856,
  "cts__design__instance__utilization__stdcell__post_repair": 0.578856,
  "cts__design__instance__displacement__total": 4687.72,
  "cts__design__instance__displacement__mean": 0.068,
  "cts__design__instance__displacement__max": 18.16,
  "cts__route__wirelength__estimated": 714230,
  "cts__design__instance__count__setup_buffer": 7.0,
  "cts__design__instance__count__hold_buffer": 314.0,
  "cts__design__violations": 0,
  "cts__timing__setup__tns": 0,
  "cts__timing__setup__ws": 0,
  "cts__clock__skew__setup": 0.362235,
  "cts__clock__skew__hold": 0.362234,
  "cts__timing__drv__max_slew_limit": 0.166205,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_cap_limit": -0.292888,
  "cts__timing__drv__max_cap": 6,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__design__io": 477,
  "cts__design__die__area": 247979,
  "cts__design__core__area": 243350,
  "cts__design__instance__count": 68879,
  "cts__design__instance__area": 141160,
  "cts__design__instance__count__stdcell": 68879,
  "cts__design__instance__area__stdcell": 141160,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__utilization": 0.58007,
  "cts__design__instance__utilization__stdcell": 0.58007,
  "design__io__hpwl": 120388019,
  "placeopt__timing__setup__tns__pre_opt": -5549.59,
  "placeopt__timing__setup__ws__pre_opt": -25.7472,
  "placeopt__clock__skew__setup__pre_opt": 0.303406,
  "placeopt__clock__skew__hold__pre_opt": 0.251804,
  "placeopt__design__io__pre_opt": 477,
  "placeopt__design__die__area__pre_opt": 247979,
  "placeopt__design__core__area__pre_opt": 243350,
  "placeopt__design__instance__count__pre_opt": 61969,
  "placeopt__design__instance__area__pre_opt": 91826.9,
  "placeopt__design__instance__count__stdcell__pre_opt": 61969,
  "placeopt__design__instance__area__stdcell__pre_opt": 91826.9,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__utilization__pre_opt": 0.377346,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.377346,
  "placeopt__timing__setup__tns": -3.02537,
  "placeopt__timing__setup__ws": -0.236922,
  "placeopt__clock__skew__setup": 0.303406,
  "placeopt__clock__skew__hold": 0.251804,
  "placeopt__timing__drv__max_slew_limit": 0.329622,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_cap_limit": 0.002595,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__setup_violation_count": 32,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__design__io": 477,
  "placeopt__design__die__area": 247979,
  "placeopt__design__core__area": 243350,
  "placeopt__design__instance__count": 63054,
  "placeopt__design__instance__area": 95311.5,
  "placeopt__design__instance__count__stdcell": 63054,
  "placeopt__design__instance__area__stdcell": 95311.5,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__utilization": 0.391665,
  "placeopt__design__instance__utilization__stdcell": 0.391665,
  "detailedroute__route__net": 68422,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__drc_errors__iter:1": 33968,
  "detailedroute__route__wirelength__iter:1": 929079,
  "detailedroute__route__drc_errors__iter:2": 2217,
  "detailedroute__route__wirelength__iter:2": 919017,
  "detailedroute__route__drc_errors__iter:3": 1652,
  "detailedroute__route__wirelength__iter:3": 916594,
  "detailedroute__route__drc_errors__iter:4": 36,
  "detailedroute__route__wirelength__iter:4": 916676,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__wirelength__iter:5": 916675,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__wirelength": 916675,
  "detailedroute__route__vias": 518650,
  "detailedroute__route__vias__singlecut": 518650,
  "detailedroute__route__vias__multicut": 0,
  "detailedplace__design__instance__displacement__total": 64212.5,
  "detailedplace__design__instance__displacement__mean": 1.018,
  "detailedplace__design__instance__displacement__max": 7.005,
  "detailedplace__route__wirelength__estimated": 457703,
  "detailedplace__design__violations": 0,
  "detailedplace__timing__setup__tns": -2.58233,
  "detailedplace__timing__setup__ws": -0.221015,
  "detailedplace__clock__skew__setup": 0.303949,
  "detailedplace__clock__skew__hold": 0.251804,
  "detailedplace__timing__drv__max_slew_limit": 0.319329,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_cap_limit": -0.0212588,
  "detailedplace__timing__drv__max_cap": 3,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__setup_violation_count": 25,
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__design__io": 477,
  "detailedplace__design__die__area": 247979,
  "detailedplace__design__core__area": 243350,
  "detailedplace__design__instance__count": 63054,
  "detailedplace__design__instance__area": 95311.5,
  "detailedplace__design__instance__count__stdcell": 63054,
  "detailedplace__design__instance__area__stdcell": 95311.5,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__utilization": 0.391665,
  "detailedplace__design__instance__utilization__stdcell": 0.391665,
  "synth__design__instance__count__stdcell": 64619.0,
  "synth__design__instance__area__stdcell": 28.462,
  "synth__runtime__total": "0:12.86",
  "synth__cpu__total": 12.19,
  "synth__mem__peak": 64080.0,
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk_i: 3.0000"
  ],
  "floorplan__runtime__total": "0:00.79",
  "floorplan__cpu__total": 0.68,
  "floorplan__mem__peak": 180320.0,
  "placeopt__runtime__total": "0:32.79",
  "placeopt__cpu__total": 32.55,
  "placeopt__mem__peak": 372592.0,
  "detailedplace__runtime__total": "0:49.59",
  "detailedplace__cpu__total": 49.36,
  "detailedplace__mem__peak": 389016.0,
  "globalroute__timing__clock__slack": -0.098,
  "finish__timing__wns_percent_delay": 0.0,
  "finish__runtime__total": "0:47.66",
  "finish__cpu__total": 47.66,
  "finish__mem__peak": 890156.0,
  "total_time": "0:02:23.690000"
}