
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.12-s088_1, built Fri Nov 6 10:29:19 PST 2020
Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
Date:		Thu Apr 13 15:24:56 2023
Host:		en-ec-ecelinux-01.coecis.cornell.edu (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*10cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing file "START.tcl" ...
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat ProcDpathAluWrapper
#% Begin load design ... (date=04/13 15:25:11, mem=499.5M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'ProcDpathAluWrapper' saved by 'Innovus' '20.12-s088_1' on 'Thu Apr 13 15:24:49 2023'.
% Begin Load MMMC data ... (date=04/13 15:25:11, mem=498.5M)
% End Load MMMC data ... (date=04/13 15:25:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=498.7M, current mem=498.7M)
typical

Loading LEF file ./inputs/adk/rtk-tech.lef ...

Loading LEF file ./inputs/adk/stdcells.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Thu Apr 13 15:25:11 2023
viaInitial ends at Thu Apr 13 15:25:11 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
Reading libs_typical timing library '/classes/ece5745/install/adk-pkgs/freepdk-45nm/pkgs/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=10.0M, fe_cpu=0.25min, fe_real=0.27min, fe_mem=1077.3M) ***
% Begin Load netlist data ... (date=04/13 15:25:12, mem=516.4M)
*** Begin netlist parsing (mem=1077.3M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 1085.359M, initial mem = 397.527M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1085.4M) ***
% End Load netlist data ... (date=04/13 15:25:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=520.6M, current mem=520.6M)
Set top cell to ProcDpathAluWrapper.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell ProcDpathAluWrapper ...
*** Netlist is unique.
** info: there are 157 modules.
** info: there are 1625 stdCell insts.

*** Memory Usage v#1 (Current mem = 1094.773M, initial mem = 397.527M) ***
*info: set bottom ioPad orient R0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
**WARN: (IMPOPT-3602):	The specified path group name Reg2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <high> specified for Reg2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2Out path_group
**WARN: (IMPOPT-3602):	The specified path group name Reg2ClkGate is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for Reg2ClkGate path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Reg is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Reg path_group
**WARN: (IMPOPT-3602):	The specified path group name In2Out is not defined.
Type 'man IMPOPT-3602' for more detail.
Effort level <low> specified for In2Out path_group
Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
Change floorplan default-technical-site to 'FreePDK45_38x28_10R_NP_162NW_34O'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading floorplan file - /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.fp.gz (mem = 1301.9M).
% Begin Load floorplan data ... (date=04/13 15:25:13, mem=739.6M)
*info: reset 1806 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 262960 262080)
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
 ... processed partition successfully.
Reading binary special route file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.fp.spr.gz (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:24:47 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=740.3M, current mem=740.3M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=04/13 15:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=741.0M, current mem=741.0M)
Reading congestion map file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.route.congmap.gz ...
% Begin Load SymbolTable ... (date=04/13 15:25:13, mem=741.9M)
% End Load SymbolTable ... (date=04/13 15:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.1M, current mem=742.1M)
Loading place ...
% Begin Load placement data ... (date=04/13 15:25:13, mem=742.1M)
Reading placement file - /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:24:48 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1368.9M) ***
Total net length = 1.768e+00 (8.840e-01 8.840e-01) (ext = 1.110e-01)
% End Load placement data ... (date=04/13 15:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.3M, current mem=742.2M)
Reading PG file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.pg.gz, version#2, (Created by Innovus v20.12-s088_1 on       Thu Apr 13 15:24:48 2023)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1365.9M) ***
% Begin Load routing data ... (date=04/13 15:25:14, mem=742.4M)
Reading routing file - /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.route.gz.
Reading Innovus routing data (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:24:48 2023 Format: 20.1) ...
*** Total 1775 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1369.9M) ***
% End Load routing data ... (date=04/13 15:25:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=747.5M, current mem=746.5M)
Loading Drc markers ...
... 82 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/ezw2/ece5745/ASIC_final_subword/asic/build_final_proj_ALU/7-brg-cadence-innovus-blocksetup/checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1310.9M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File ./inputs/adk/rtk-typical.captable ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: analysis_default
    RC-Corner Name        : typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : './inputs/adk/rtk-typical.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=04/13 15:25:15, mem=766.0M)
% End Load power constraints ... (date=04/13 15:25:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.1M, current mem=766.1M)
delay_default
% Begin load AAE data ... (date=04/13 15:25:15, mem=806.7M)
% End load AAE data ... (date=04/13 15:25:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.7M, current mem=806.7M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.12-s088_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=04/13 15:25:15, total cpu=0:00:02.3, real=0:00:04.0, peak res=837.2M, current mem=806.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3602          5  The specified path group name %s is not ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 6 warning(s), 0 error(s)

### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
# source ./scripts/always_source.tcl
# report_ports
<CMD> report_ports
AAE DB initialization (MEM=1462.43 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1479.24)
Total number of fetched objects 1842
End delay calculation. (MEM=1535.58 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1508.5 CPU=0:00:00.3 REAL=0:00:01.0)
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 |       |            |                                |      Early      |      Late       | 
     |-----------------+-------+------------+--------------------------------+-----------------+-----------------| 
     |    Pin Name     |  Dir  |  Assertion |           Clock Name           |  Rise  |  Fall  |  Rise  |  Fall  | 
     |-----------------+-------+------------+--------------------------------+--------+--------+--------+--------| 
     |     clk[0]      |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |     clk[0]      |  IN   | clock_root | ideal_clock(C)(P)(analysis_def |        |        |        |        | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[0] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[0] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[10] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[10] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[11] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[11] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[12] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[12] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[13] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[13] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[14] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[14] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[15] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[15] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[16] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[16] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[17] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[17] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[18] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[18] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[19] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[19] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[1] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[1] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[20] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[20] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[21] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[21] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[22] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[22] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[23] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[23] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[24] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[24] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[25] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[25] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[26] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[26] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[27] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[27] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[28] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[28] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[29] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[29] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[2] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[2] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[30] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[30] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[31] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[31] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[32] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[32] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[33] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[33] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[34] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[34] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[35] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[35] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[36] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[36] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[37] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[37] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[38] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[38] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[39] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[39] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[3] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[3] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[40] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[40] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[41] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[41] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[42] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[42] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[43] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[43] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[44] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[44] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[45] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[45] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[46] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[46] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[47] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[47] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[48] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[48] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[49] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[49] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[4] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[4] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[50] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[50] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[51] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[51] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[52] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[52] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[53] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[53] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[54] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[54] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[55] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[55] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[56] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[56] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[57] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[57] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[58] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[58] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[59] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[59] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[5] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[5] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[60] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[60] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[61] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[61] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[62] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[62] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[63] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[63] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[64] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[64] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[65] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[65] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[66] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[66] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[67] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[67] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[68] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[68] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | istream_msg[69] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     | istream_msg[69] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[6] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[6] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[7] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[7] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[8] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[8] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_msg[9] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_msg[9] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_val[0] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  istream_val[0] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_rdy[0] |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |  ostream_rdy[0] |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |    reset[0]     |  IN   | drive_cell |   *(D)(P)(analysis_default)    | INV_X2 | INV_X2 | INV_X2 | INV_X2 | 
     |    reset[0]     |  IN   |   input    | ideal_clock(D)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  istream_rdy[0] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[0] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[10] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[11] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[12] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[13] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[14] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[15] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[16] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[17] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[18] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[19] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[1] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[20] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[21] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[22] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[23] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[24] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[25] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[26] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[27] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[28] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[29] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[2] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[30] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[31] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[32] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[33] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     | ostream_msg[34] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[3] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[4] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[5] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[6] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[7] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[8] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_msg[9] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     |  ostream_val[0] |  OUT  |  external  | ideal_clock(C)(P)(analysis_def |  0.150 |  0.150 |  0.150 |  0.150 | 
     |                 |       |            |             ault)              |        |        |        |        | 
     +-----------------------------------------------------------------------------------------------------------+ 
     +-------------------------------------------------------------------------------+ 
     |    Pin Name     |  Dir  | Assertion |        Value         |       View       | 
     |-----------------+-------+-----------+----------------------+------------------| 
     |  istream_rdy[0] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[34] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[33] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[32] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[31] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[30] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[29] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[28] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[27] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[26] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[25] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[24] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[23] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[22] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[21] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[20] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[19] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[18] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[17] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[16] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[15] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[14] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[13] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[12] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[11] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     | ostream_msg[10] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[9] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[8] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[7] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[6] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[5] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[4] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[3] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[2] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[1] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_msg[0] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     |  ostream_val[0] |  OUT  |  port_cap | ( 7.000 :  : 7.000 ) | analysis_default | 
     +-------------------------------------------------------------------------------+ 
# timeDesign -preplace -prefix preplace -outDir ./reports/timing
<CMD> timeDesign -preplace -prefix preplace -outDir ./reports/timing
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:17.7/0:00:19.0 (0.9), mem = 1490.8M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1400.94 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1410.22)
Total number of fetched objects 1842
End delay calculation. (MEM=1504.72 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1477.64 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:18.4 mem=1477.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.904  |  0.000  |  2.647  |  2.738  |   N/A   |  0.904  |  2.792  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

Density: 69.824%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./reports/timing
Total CPU time: 0.94 sec
Total Real time: 1.0 sec
Total Memory Usage: 1409.910156 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), totSession cpu/real = 0:00:18.6/0:00:20.0 (0.9), mem = 1409.9M
# checkDesign -all -noHtml -outfile init.check_design.rpt
<CMD> checkDesign -all -noHtml -outfile init.check_design.rpt
Begin checking placement ... (start mem=1409.9M, init mem=1409.9M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 1625        
Placement Density:69.82%(2214/3171)
Placement Density (including fixed std cells):69.82%(2214/3171)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1409.9M)
############################################################################
# Innovus Netlist Design Rule Check
# Thu Apr 13 15:25:17 2023

############################################################################
Design: ProcDpathAluWrapper

------ Design Summary:
Total Standard Cell Number   (cells) : 1625
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 2213.92
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 1625
Number of Non-uniquified Insts : 1624
Number of Nets                 : 1806
Average number of Pins per Net : 3.38
Maximum number of Pins in Net  : 33

------ I/O Port summary

Number of Primary I/O Ports    : 111
Number of Input Ports          : 74
Number of Output Ports         : 37
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 2
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 111
**WARN: (IMPREPO-202):	There are 111 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 14
**WARN: (IMPDB-2148):	TieLo term 'SE' of instance 'v/fn_reg/clk_gate_q_reg/latch' is tied to net 'v/fn_reg/clk_gate_q_reg/TE'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'SE' of instance 'v/in1_reg/clk_gate_q_reg/latch' is tied to net 'v/in1_reg/clk_gate_q_reg/TE'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'SE' of instance 'v/in0_reg/clk_gate_q_reg/latch' is tied to net 'v/in0_reg/clk_gate_q_reg/TE'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 3
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
**WARN: (IMPREPO-217):	There are 3 TieHi/Lo term nets not connected to instance's PG terms.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 12
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):	There are 111 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.


---
--- Please refer to file init.check_design.rpt for detailed report.
---

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2148           3  %sterm '%s' of %sinstance '%s' is tied t...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
*** Message Summary: 7 warning(s), 0 error(s)

# check_timing
<CMD> check_timing
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1418.7)
Total number of fetched objects 1842
End delay calculation. (MEM=1486.12 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1486.12 CPU=0:00:00.3 REAL=0:00:00.0)
     +-----------------------------------------------------------+ 
     |                   TIMING CHECK SUMMARY                    | 
     |-----------------------------------------------------------| 
     |       Warning        |   Warning Description   |  Number  | 
     |                      |                         |    of    | 
     |                      |                         | Warnings | 
     |----------------------+-------------------------+----------| 
     | ideal_clock_waveform | Clock waveform is ideal |        1 | 
     +-----------------------------------------------------------+ 
# report_message -errors
<CMD> report_message -errors
# place_opt_design -out_dir ./reports -prefix place
<CMD> place_opt_design -out_dir ./reports -prefix place
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:19.2/0:00:20.5 (0.9), mem = 1486.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -bottomRoutingLayer         2
setDesignMode -powerEffort                high
setDesignMode -process                    45
setDesignMode -topRoutingLayer            7
setExtractRCMode -coupling_c_th           0.1
setExtractRCMode -engine                  preRoute
setExtractRCMode -relative_c_th           1
setExtractRCMode -total_c_th              0
setDelayCalMode -enable_high_fanout       true
setDelayCalMode -eng_copyNetPropToNewNet  true
setDelayCalMode -engine                   aae
setDelayCalMode -ignoreNetLoad            true
setDelayCalMode -socv_accuracy_mode       low
setAnalysisMode -analysisType             onChipVariation
setAnalysisMode -checkType                setup
setAnalysisMode -clkSrcPath               false
setAnalysisMode -clockPropagation         forcedIdeal
setAnalysisMode -cppr                     both

*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 195 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
**INFO: No dynamic/leakage power view specified, setting up the setup view "analysis_default" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 1110 (68.4%) nets
3		: 244 (15.0%) nets
4     -	14	: 205 (12.6%) nets
15    -	39	: 64 (3.9%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven powerDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1480 (0 fixed + 1480 movable) #buf cell=0 #inv cell=171 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1623 #term=5820 #term/net=3.59, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=111
stdCell: 1480 single + 0 double + 0 multi
Total standard cell length = 1.5221 (mm), area = 0.0021 (mm^2)
Average module density = 0.679.
Density for the design = 0.679.
       = stdcell_area 8011 sites (2131 um^2) / alloc_area 11800 sites (3139 um^2).
Pin Density = 0.4883.
            = total # of pins 5820 / total area 11920.
=== lastAutoLevel = 7 
**WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.815e-11 (1.94e-11 1.87e-11)
              Est.  stn bbox = 4.229e-11 (2.17e-11 2.06e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1544.2M
Iteration  2: Total net bbox = 3.815e-11 (1.94e-11 1.87e-11)
              Est.  stn bbox = 4.229e-11 (2.17e-11 2.06e-11)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1544.2M
*** Finished SKP initialization (cpu=0:00:00.7, real=0:00:00.0)***
Iteration  3: Total net bbox = 1.124e+03 (4.80e+02 6.45e+02)
              Est.  stn bbox = 1.383e+03 (5.91e+02 7.92e+02)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1635.7M
Iteration  4: Total net bbox = 9.660e+03 (4.62e+03 5.04e+03)
              Est.  stn bbox = 1.248e+04 (6.13e+03 6.35e+03)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1639.1M
Iteration  5: Total net bbox = 9.660e+03 (4.62e+03 5.04e+03)
              Est.  stn bbox = 1.248e+04 (6.13e+03 6.35e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1639.1M
Iteration  6: Total net bbox = 1.297e+04 (6.67e+03 6.30e+03)
              Est.  stn bbox = 1.675e+04 (8.81e+03 7.94e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1633.1M
Iteration  7: Total net bbox = 2.696e+04 (1.30e+04 1.40e+04)
              Est.  stn bbox = 3.100e+04 (1.52e+04 1.58e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1634.3M
Iteration  8: Total net bbox = 2.696e+04 (1.30e+04 1.40e+04)
              Est.  stn bbox = 3.100e+04 (1.52e+04 1.58e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1634.3M
Iteration  9: Total net bbox = 1.374e+04 (7.22e+03 6.52e+03)
              Est.  stn bbox = 1.766e+04 (9.46e+03 8.20e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1634.3M
Iteration 10: Total net bbox = 2.708e+04 (1.31e+04 1.40e+04)
              Est.  stn bbox = 3.110e+04 (1.54e+04 1.57e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1634.3M
Iteration 11: Total net bbox = 2.708e+04 (1.31e+04 1.40e+04)
              Est.  stn bbox = 3.110e+04 (1.54e+04 1.57e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1634.3M
Finished Global Placement (cpu=0:00:03.8, real=0:00:04.0, mem=1634.3M)
Keep Tdgp Graph and DB for later use
Info: 3 clock gating cells identified, 3 (on average) moved 9/3
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:23.5 mem=1634.3M) ***
Total net bbox length = 2.708e+04 (1.312e+04 1.396e+04) (ext = 1.325e+04)
Move report: Detail placement moves 1480 insts, mean move: 0.90 um, max move: 11.59 um
	Max move on inst (v/in0_reg/q_reg_0_): (52.38, 52.90) --> (49.21, 61.32)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1634.3MB
Summary Report:
Instances move: 1480 (out of 1480 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 11.59 um (Instance: v/in0_reg/q_reg_0_) (52.3775, 52.8995) -> (49.21, 61.32)
	Length: 17 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFF_X1
Total net bbox length = 2.678e+04 (1.280e+04 1.398e+04) (ext = 1.323e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1634.3MB
*** Finished refinePlace (0:00:23.8 mem=1634.3M) ***
*** Finished Initial Placement (cpu=0:00:04.2, real=0:00:05.0, mem=1634.3M) ***

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  analysis_default
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1516  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1516 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1516 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 1.60% V. EstWL: 1.643320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        36( 0.42%)         1( 0.01%)   ( 0.43%) 
[NR-eGR]  metal3  (3)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal4  (4)        36( 0.42%)         2( 0.02%)   ( 0.44%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               76( 0.18%)         3( 0.01%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.01% H + 0.18% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.21% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1634.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1634.28 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1634.28 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1634.28 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1634.28 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1634.28 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5602
[NR-eGR] metal2  (2V) length: 4.835445e+03um, number of vias: 7438
[NR-eGR] metal3  (3H) length: 7.425165e+03um, number of vias: 2336
[NR-eGR] metal4  (4V) length: 3.595885e+03um, number of vias: 441
[NR-eGR] metal5  (5H) length: 1.540620e+03um, number of vias: 256
[NR-eGR] metal6  (6V) length: 9.604600e+02um, number of vias: 8
[NR-eGR] metal7  (7H) length: 5.180000e+01um, number of vias: 0
[NR-eGR] Total length: 1.840938e+04um, number of vias: 16081
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.680350e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1631.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 6, mem = 1563.3M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 790.1M, totSessionCpu=0:00:24 **
**WARN: (IMPOPT-576):	110 nets have unplaced terms. 
Type 'man IMPOPT-576' for more detail.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:00:24.0/0:00:26.4 (0.9), mem = 1563.3M
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	reset[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[69] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[68] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[67] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[66] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[65] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[64] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[63] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[62] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[61] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[60] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[59] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[58] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[57] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[56] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[55] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[54] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[53] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	istream_msg[52] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -powerEffort high', as set by setDesignMode
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 848.0M, totSessionCpu=0:00:24 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1605.92 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1516  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1516 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1516 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 1.62% V. EstWL: 1.654100e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        42( 0.49%)         1( 0.01%)   ( 0.50%) 
[NR-eGR]  metal3  (3)         4( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal4  (4)        38( 0.44%)         1( 0.01%)   ( 0.45%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               85( 0.20%)         2( 0.00%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.13% V
[NR-eGR] Overflow after Early Global Route 0.02% H + 0.16% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1605.92 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1605.92 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1605.92 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1605.92 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1605.92 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1605.92 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5602
[NR-eGR] metal2  (2V) length: 4.854370e+03um, number of vias: 7525
[NR-eGR] metal3  (3H) length: 7.569170e+03um, number of vias: 2337
[NR-eGR] metal4  (4V) length: 3.474365e+03um, number of vias: 456
[NR-eGR] metal5  (5H) length: 1.523650e+03um, number of vias: 288
[NR-eGR] metal6  (6V) length: 1.020540e+03um, number of vias: 7
[NR-eGR] metal7  (7H) length: 6.048000e+01um, number of vias: 0
[NR-eGR] Total length: 1.850258e+04um, number of vias: 16215
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.672950e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 1605.92 MB )
Extraction called for design 'ProcDpathAluWrapper' of instances=1480 and nets=1662 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1605.918M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1619.72)
Total number of fetched objects 1697
End delay calculation. (MEM=1692.15 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1692.15 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:25.3 mem=1692.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.509  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     17 (17)      |   -0.047   |     17 (17)      |
|   max_tran     |     6 (168)      |   -0.142   |     6 (168)      |
|   max_fanout   |     25 (25)      |    -16     |     27 (27)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.206%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 893.2M, totSessionCpu=0:00:25 **
*** InitOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:00:25.3/0:00:27.7 (0.9), mem = 1667.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1667.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1667.4M) ***

Power Net Detected:
        Voltage	    Name
             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.45MB/2783.70MB/894.46MB)

Begin Processing Timing Window Data for Power Calculation

ideal_clock(333.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.55MB/2783.70MB/894.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.61MB/2783.70MB/894.61MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT)
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 10%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 20%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 30%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 40%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 50%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 60%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 70%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 80%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 90%

Finished Levelizing
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT)

Starting Activity Propagation
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 10%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 20%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 30%

Finished Activity Propagation
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=894.90MB/2783.70MB/894.90MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT)
 ... Calculating leakage power
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 10%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 20%
2023-Apr-13 15:25:24 (2023-Apr-13 19:25:24 GMT): 30%
2023-Apr-13 15:25:25 (2023-Apr-13 19:25:25 GMT): 40%

Finished Calculating power
2023-Apr-13 15:25:25 (2023-Apr-13 19:25:25 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=895.09MB/2783.70MB/895.09MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=895.09MB/2783.70MB/895.17MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=895.17MB/2783.70MB/895.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=895.18MB/2783.70MB/895.18MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Apr-13 15:25:25 (2023-Apr-13 19:25:25 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ProcDpathAluWrapper
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.04874446
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.005625       11.54
Macro                                  0           0
IO                                     0           0
Combinational                    0.04294        88.1
Clock (Combinational)                  0           0
Clock (Sequential)             0.0001752      0.3594
-----------------------------------------------------------------------------------------
Total                            0.04874         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1    0.04874         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    0.0001752      0.3594
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.003000 usec 
Clock Toggle Rate:   666.6667 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       v/in0_reg/q_reg_31_ (DFF_X1):        7.923e-05
*              Highest Leakage Power:       v/in0_reg/q_reg_31_ (DFF_X1):        7.923e-05
*                Total Cap:      9.44057e-12 F
*                Total instances in design:  1480
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=895.45MB/2784.06MB/895.57MB)

Begin: Forced Downsizing 
** Forced Downsizing WNS Slack 0.000  TNS Slack 0.000  Density 67.206 
(I,S,L,T): analysis_default: NA, NA, 0.0456632, 0.0456632
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   67.21%|        -|   0.000|   0.000|   0:00:00.0| 1690.8M|
|   67.17%|        2|   0.000|   0.000|   0:00:00.0| 1751.2M|
+---------+---------+--------+--------+------------+--------+
Change summary: 0 (0/0/0) / 2 (0/2/0) sequential/combinational (up/down/same) sizing moves committed. 
** Forced Downsizing WNS Slack 0.000  TNS Slack 0.000  Density 67.173 
End: Forced Downsizing 
The useful skew maximum allowed delay is: 0.3
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:00:25.9/0:00:28.3 (0.9), mem = 1751.2M
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:27.1/0:00:29.5 (0.9), mem = 1809.4M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:00:27.1/0:00:29.5 (0.9), mem = 1751.4M
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
(I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:00:28.7/0:00:31.1 (0.9), mem = 1751.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:00:28.7/0:00:31.1 (0.9), mem = 1751.4M
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0456208, 0.0456208
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    13|   363|    -0.18|    36|    36|    -0.05|    25|    25|     0|     0|     0.51|     0.00|       0|       0|       0| 67.17%|          |         |
|     0|     0|     0.00|     1|     1|    -0.02|    18|    18|     0|     0|     0.54|     0.00|      19|       0|      16| 67.90%| 0:00:01.0|  1840.9M|
|     0|     0|     0.00|     1|     1|    -0.02|    18|    18|     0|     0|     0.54|     0.00|       0|       0|       0| 67.90%| 0:00:00.0|  1840.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1840.9M) ***

(I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
*** DrvOpt #2 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:00:30.8/0:00:33.2 (0.9), mem = 1806.5M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 999.8M, totSessionCpu=0:00:31 **

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 4 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:00:30.9/0:00:33.2 (0.9), mem = 1780.8M
(I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
*info: 4 clock nets excluded
*info: 4 special nets excluded.
*info: 39 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |            End Point             |
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
|   0.000|   0.000|   67.90%|   0:00:00.0| 1804.9M|analysis_default|         NA| NA                               |
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1804.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1804.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
*** GlobalOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:00:35.0/0:00:37.4 (0.9), mem = 1770.5M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:00:35.0/0:00:37.4 (0.9), mem = 1802.9M
(I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.90
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   67.90%|        -|   0.000|   0.000|   0:00:00.0| 1804.9M|
|   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1804.9M|
|   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1823.9M|
|   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1823.9M|
|   67.90%|        0|   0.000|   0.000|   0:00:00.0| 1823.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 67.90
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
(I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
*** AreaOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:36.1/0:00:38.5 (0.9), mem = 1823.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1785.86M, totSessionCpu=0:00:36).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  analysis_default
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1535 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 1.62% V. EstWL: 1.644860e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        47( 0.54%)         1( 0.01%)   ( 0.55%) 
[NR-eGR]  metal3  (3)         3( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal4  (4)        38( 0.44%)         0( 0.00%)   ( 0.44%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               88( 0.20%)         1( 0.00%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.02% H + 0.21% V
[NR-eGR] Overflow after Early Global Route 0.03% H + 0.23% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1770.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.374e+04 (7.09e+03 6.65e+03)
              Est.  stn bbox = 1.765e+04 (9.30e+03 8.35e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1748.7M
Iteration  6: Total net bbox = 1.380e+04 (7.14e+03 6.66e+03)
              Est.  stn bbox = 1.777e+04 (9.39e+03 8.38e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1746.7M
Iteration  7: Total net bbox = 1.376e+04 (7.17e+03 6.59e+03)
              Est.  stn bbox = 1.777e+04 (9.45e+03 8.32e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1744.7M
Iteration  8: Total net bbox = 1.405e+04 (7.31e+03 6.74e+03)
              Est.  stn bbox = 1.800e+04 (9.56e+03 8.45e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1744.7M
Iteration  9: Total net bbox = 1.410e+04 (7.36e+03 6.74e+03)
              Est.  stn bbox = 1.803e+04 (9.60e+03 8.43e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1744.7M
Move report: Timing Driven Placement moves 1499 insts, mean move: 3.70 um, max move: 16.41 um
	Max move on inst (v/alu/cond_eq_comp/U29): (61.94, 54.32) --> (51.68, 60.47)

Finished Incremental Placement (cpu=0:00:02.5, real=0:00:03.0, mem=1744.7M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:38.8 mem=1744.7M) ***
Total net bbox length = 2.725e+04 (1.311e+04 1.415e+04) (ext = 1.308e+04)
Move report: Detail placement moves 1499 insts, mean move: 0.73 um, max move: 5.72 um
	Max move on inst (v/fn_reg/clk_gate_q_reg/latch): (41.23, 64.83) --> (37.62, 62.72)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.7MB
Summary Report:
Instances move: 1499 (out of 1499 movable)
Instances flipped: 0
Mean displacement: 0.73 um
Max displacement: 5.72 um (Instance: v/fn_reg/clk_gate_q_reg/latch) (41.2285, 64.833) -> (37.62, 62.72)
	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
Total net bbox length = 2.702e+04 (1.274e+04 1.428e+04) (ext = 1.307e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.7MB
*** Finished refinePlace (0:00:39.0 mem=1744.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1535 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.91% V. EstWL: 1.673280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        32( 0.37%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)        31( 0.36%)         1( 0.01%)   ( 0.37%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               71( 0.16%)         1( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1744.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1744.69 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1744.69 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1744.69 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1744.69 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1744.69 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5640
[NR-eGR] metal2  (2V) length: 4.866995e+03um, number of vias: 7514
[NR-eGR] metal3  (3H) length: 7.438140e+03um, number of vias: 2457
[NR-eGR] metal4  (4V) length: 3.530875e+03um, number of vias: 448
[NR-eGR] metal5  (5H) length: 1.505195e+03um, number of vias: 283
[NR-eGR] metal6  (6V) length: 1.283725e+03um, number of vias: 9
[NR-eGR] metal7  (7H) length: 7.028000e+01um, number of vias: 0
[NR-eGR] Total length: 1.869521e+04um, number of vias: 16351
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.259150e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1744.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.9, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1744.7M)
Extraction called for design 'ProcDpathAluWrapper' of instances=1499 and nets=1681 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1744.691M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 963.3M, totSessionCpu=0:00:39 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1742.21)
Total number of fetched objects 1716
End delay calculation. (MEM=1809.64 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1809.64 CPU=0:00:00.4 REAL=0:00:01.0)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:00:39.9/0:00:42.3 (0.9), mem = 1809.6M
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0462031, 0.0462031
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     1|     1|    -0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       0| 67.90%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       1| 67.92%| 0:00:00.0|  1854.0M|
|     0|     0|     0.00|     0|     0|     0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       0| 67.92%| 0:00:00.0|  1854.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1854.0M) ***

(I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
*** DrvOpt #3 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:00:41.6/0:00:44.1 (0.9), mem = 1819.6M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1013.6M, totSessionCpu=0:00:42 **
*** Timing Is met
*** Check timing (0:00:00.0)

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  analysis_default
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1535 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.91% V. EstWL: 1.673280e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        32( 0.37%)         0( 0.00%)   ( 0.37%) 
[NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)        31( 0.36%)         1( 0.01%)   ( 0.37%) 
[NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         3( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               71( 0.16%)         1( 0.00%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.03% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.04% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1777.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
**WARN: (IMPSP-9532):	Skipping assigning placement activity power weights when activity file was not read
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 1.362e+04 (6.99e+03 6.62e+03)
              Est.  stn bbox = 1.755e+04 (9.26e+03 8.29e+03)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 1757.7M
Iteration  6: Total net bbox = 1.366e+04 (7.05e+03 6.61e+03)
              Est.  stn bbox = 1.763e+04 (9.35e+03 8.27e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1753.7M
Iteration  7: Total net bbox = 1.360e+04 (7.02e+03 6.58e+03)
              Est.  stn bbox = 1.760e+04 (9.33e+03 8.27e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1751.7M
Iteration  8: Total net bbox = 1.408e+04 (7.27e+03 6.81e+03)
              Est.  stn bbox = 1.803e+04 (9.55e+03 8.49e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1751.7M
Iteration  9: Total net bbox = 1.403e+04 (7.30e+03 6.74e+03)
              Est.  stn bbox = 1.797e+04 (9.58e+03 8.40e+03)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1751.7M
Move report: Timing Driven Placement moves 1499 insts, mean move: 3.52 um, max move: 22.07 um
	Max move on inst (v/in0_reg/q_reg_6_): (49.59, 54.32) --> (38.07, 43.77)

Finished Incremental Placement (cpu=0:00:02.7, real=0:00:03.0, mem=1751.7M)
*** Starting refinePlace (0:00:44.6 mem=1751.7M) ***
Total net bbox length = 2.685e+04 (1.283e+04 1.402e+04) (ext = 1.278e+04)
Move report: Detail placement moves 1499 insts, mean move: 0.77 um, max move: 5.92 um
	Max move on inst (v/alu/add_x_6/U13): (49.09, 75.26) --> (47.31, 71.12)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1751.7MB
Summary Report:
Instances move: 1499 (out of 1499 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 5.92 um (Instance: v/alu/add_x_6/U13) (49.091, 75.258) -> (47.31, 71.12)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XNOR2_X1
Total net bbox length = 2.660e+04 (1.248e+04 1.412e+04) (ext = 1.276e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1751.7MB
*** Finished refinePlace (0:00:45.1 mem=1751.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1535  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1535 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1535 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.14% V. EstWL: 1.654940e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        44( 0.51%)         5( 0.06%)   ( 0.57%) 
[NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        22( 0.25%)         0( 0.00%)   ( 0.25%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               69( 0.16%)         5( 0.01%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1751.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1751.73 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1751.73 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1751.73 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1751.73 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1751.73 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1751.73 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5640
[NR-eGR] metal2  (2V) length: 4.919645e+03um, number of vias: 7545
[NR-eGR] metal3  (3H) length: 7.418905e+03um, number of vias: 2315
[NR-eGR] metal4  (4V) length: 3.416165e+03um, number of vias: 456
[NR-eGR] metal5  (5H) length: 1.479110e+03um, number of vias: 284
[NR-eGR] metal6  (6V) length: 1.202565e+03um, number of vias: 10
[NR-eGR] metal7  (7H) length: 3.164000e+01um, number of vias: 0
[NR-eGR] Total length: 1.846803e+04um, number of vias: 16250
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.214150e+02um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.07 seconds, mem = 1751.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.4, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1751.7M)
Extraction called for design 'ProcDpathAluWrapper' of instances=1499 and nets=1681 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1751.730M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 972.0M, totSessionCpu=0:00:45 **
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1749.25)
Total number of fetched objects 1716
End delay calculation. (MEM=1817.68 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1817.68 CPU=0:00:00.4 REAL=0:00:00.0)
skipped the cell partition in DRV
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 4 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:00:46.1/0:00:48.6 (0.9), mem = 1852.0M
(I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.92
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   67.92%|        -|   0.000|   0.000|   0:00:00.0| 1852.0M|
|   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
|   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
|   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
|   67.92%|        0|   0.000|   0.000|   0:00:00.0| 1852.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 67.92
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:47.1 mem=1852.0M) ***
Total net bbox length = 2.660e+04 (1.248e+04 1.412e+04) (ext = 1.276e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1852.0MB
Summary Report:
Instances move: 0 (out of 1499 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.660e+04 (1.248e+04 1.412e+04) (ext = 1.276e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1852.0MB
*** Finished refinePlace (0:00:47.1 mem=1852.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1852.0M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1852.0M) ***
(I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
*** AreaOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:47.2/0:00:49.7 (1.0), mem = 1852.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1791.95M, totSessionCpu=0:00:47).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:00:47.2/0:00:49.7 (1.0), mem = 1791.9M
Info: 4 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0462391, 0.0462391
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     4|     4|    -0.00|    18|    18|     0|     0|     0.55|     0.00|       0|       0|       0| 67.92%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.55|     0.00|       3|       0|       2| 68.02%| 0:00:00.0|  1873.8M|
|     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.55|     0.00|       0|       0|       0| 68.02%| 0:00:00.0|  1873.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1873.8M) ***

(I,S,L,T): analysis_default: NA, NA, 0.0463132, 0.0463132
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:48.9/0:00:51.3 (1.0), mem = 1839.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:00:48.9 mem=1839.4M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1839.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 6 insts, mean move: 0.78 um, max move: 1.78 um
	Max move on inst (v/alu/FE_OFC20_FE_OFN5_in1_reg_out_3): (83.41, 61.32) --> (83.03, 62.72)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1839.4MB
Summary Report:
Instances move: 6 (out of 1502 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 1.78 um (Instance: v/alu/FE_OFC20_FE_OFN5_in1_reg_out_3) (83.41, 61.32) -> (83.03, 62.72)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1839.4MB
*** Finished refinePlace (0:00:49.0 mem=1839.4M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1021.7M, totSessionCpu=0:00:49 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.545  |  0.000  |  2.682  |  2.723  |   N/A   |  0.545  |  2.720  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.020%
Routing Overflow: 0.00% H and 0.10% V
Total number of glitch violations: 0
------------------------------------------------------------------
Info: 4 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 10%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 20%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 30%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 40%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 50%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 60%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 70%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 80%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 90%

Finished Levelizing
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)

Starting Activity Propagation
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 10%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 20%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 30%

Finished Activity Propagation
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)
 ... Calculating leakage power
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 10%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 20%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 30%
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT): 40%

Finished Calculating power
2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1021.96MB/2923.33MB/1021.96MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Apr-13 15:25:48 (2023-Apr-13 19:25:48 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ProcDpathAluWrapper
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.04937924
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.00566       11.46
Macro                                  0           0
IO                                     0           0
Combinational                    0.04354       88.18
Clock (Combinational)                  0           0
Clock (Sequential)             0.0001752      0.3548
-----------------------------------------------------------------------------------------
Total                            0.04938         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1    0.04938         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    0.0001752      0.3548
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.003000 usec 
Clock Toggle Rate:   666.6667 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:        v/val_reg/q_reg_0_ (DFF_X2):        0.0001138
*              Highest Leakage Power:        v/val_reg/q_reg_0_ (DFF_X2):        0.0001138
*                Total Cap:      9.47891e-12 F
*                Total instances in design:  1502
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1021.96MB/2923.41MB/1022.15MB)

OptDebug: Start of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.545|0.000|
|Reg2Reg                         |2.720|0.000|
|HEPG                            |2.720|0.000|
|All Paths                       |0.545|0.000|
+--------------------------------+-----+-----+


Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **
Finished Timing Update in (cpu = 0:00:00.8) (real = 0:00:01.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: Core Leakage Power Optimization
*** PowerOpt #2 [begin] : totSession cpu/real = 0:00:50.2/0:00:52.7 (1.0), mem = 1844.8M
(I,S,L,T): analysis_default: NA, NA, 0.0463132, 0.0463132
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.02
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   68.02%|        -|   0.000|   0.000|   0:00:00.0| 1844.8M|
|   68.02%|        0|   0.000|   0.000|   0:00:00.0| 1844.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.02
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
End: Core Leakage Power Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
(I,S,L,T): analysis_default: NA, NA, 0.0463132, 0.0463132
*** PowerOpt #2 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:51.0/0:00:53.5 (1.0), mem = 1844.8M
*** Starting refinePlace (0:00:51.0 mem=1844.8M) ***
Total net bbox length = 2.663e+04 (1.249e+04 1.414e+04) (ext = 1.276e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1844.8MB
Summary Report:
Instances move: 0 (out of 1502 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.663e+04 (1.249e+04 1.414e+04) (ext = 1.276e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1844.8MB
*** Finished refinePlace (0:00:51.1 mem=1844.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1844.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1863.9M) ***
Checking setup slack degradation ...
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.67MB/2980.64MB/1023.67MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.67MB/2980.64MB/1023.67MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.67MB/2980.64MB/1023.67MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT)
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 10%
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 20%
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 30%

Finished Activity Propagation
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT)
 ... Calculating leakage power
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 10%
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 20%
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 30%
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT): 40%

Finished Calculating power
2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Apr-13 15:25:50 (2023-Apr-13 19:25:50 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ProcDpathAluWrapper
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.04937924
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.00566       11.46
Macro                                  0           0
IO                                     0           0
Combinational                    0.04354       88.18
Clock (Combinational)                  0           0
Clock (Sequential)             0.0001752      0.3548
-----------------------------------------------------------------------------------------
Total                            0.04938         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1    0.04938         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    0.0001752      0.3548
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.003000 usec 
Clock Toggle Rate:   666.6667 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:        v/val_reg/q_reg_0_ (DFF_X2):        0.0001138
*              Highest Leakage Power:        v/val_reg/q_reg_0_ (DFF_X2):        0.0001138
*                Total Cap:      9.47891e-12 F
*                Total instances in design:  1502
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1023.68MB/2980.64MB/1023.68MB)

OptDebug: End of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.545|0.000|
|Reg2Reg                         |2.720|0.000|
|HEPG                            |2.720|0.000|
|All Paths                       |0.545|0.000|
+--------------------------------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:02, real=0:00:03, mem=1796.84M, totSessionCpu=0:00:51).
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 1022.6M, totSessionCpu=0:00:51 **

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ProcDpathAluWrapper' of instances=1502 and nets=1684 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1748.848M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1757.89)
Total number of fetched objects 1719
End delay calculation. (MEM=1825.31 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1825.31 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:52.3 mem=1825.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1538  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1538 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1538 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.14% V. EstWL: 1.655920e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        42( 0.49%)         5( 0.06%)   ( 0.54%) 
[NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        21( 0.24%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               66( 0.15%)         5( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1825.31 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./reports
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1018.6M, totSessionCpu=0:00:52 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.545  |  0.000  |  2.682  |  2.723  |   N/A   |  0.545  |  2.720  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.020%
Routing Overflow: 0.00% H and 0.10% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1019.5M, totSessionCpu=0:00:53 **
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:33, real = 0:00:36, mem = 1737.6M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9532           3  Skipping assigning placement activity po...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         110  %s : Net has unplaced terms or is connec...
*** Message Summary: 116 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:33.5/0:00:36.4 (0.9), totSession cpu/real = 0:00:52.7/0:00:56.9 (0.9), mem = 1737.6M
# if {$env(pad_ring)=="False"} {
  assignIoPins -pin *
}
<CMD> assignIoPins -pin *
#% Begin assignIoPins (date=04/13 15:25:53, mem=960.4M)
Selected pin assignment: called on 111 pins ...
The design is routed. Using routing cross-point as seed point for pin assignment.
Selected pin assignment: assigned all 111 pins successfully.
#% End assignIoPins (date=04/13 15:25:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=962.8M, current mem=962.8M)
# addTieHiLo -cell $ADK_TIE_CELLS
<CMD> addTieHiLo -cell {LOGIC1_X1  LOGIC0_X1}
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (LOGIC1_X1) placed: 0  
Re-routed 110 nets
INFO: Total Number of Tie Cells (LOGIC0_X1) placed: 3  
# timeDesign -preCTS -prefix preCTS -outDir ./reports/timing
<CMD> timeDesign -preCTS -prefix preCTS -outDir ./reports/timing
*** timeDesign #2 [begin] : totSession cpu/real = 0:00:53.0/0:00:57.2 (0.9), mem = 1842.6M
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1777.6M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1777.56 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1648  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1648 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1648 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.32% V. EstWL: 2.117640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        41( 0.47%)         4( 0.05%)   ( 0.52%) 
[NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)        19( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               67( 0.16%)         4( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.10% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.11% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1777.56 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1777.56 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1777.56 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1777.56 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1777.56 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5759
[NR-eGR] metal2  (2V) length: 5.363065e+03um, number of vias: 7673
[NR-eGR] metal3  (3H) length: 1.076484e+04um, number of vias: 2380
[NR-eGR] metal4  (4V) length: 3.854890e+03um, number of vias: 477
[NR-eGR] metal5  (5H) length: 1.747975e+03um, number of vias: 308
[NR-eGR] metal6  (6V) length: 1.516725e+03um, number of vias: 11
[NR-eGR] metal7  (7H) length: 4.312000e+01um, number of vias: 0
[NR-eGR] Total length: 2.329061e+04um, number of vias: 16608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.616200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1747.83 MB )
Extraction called for design 'ProcDpathAluWrapper' of instances=1505 and nets=1687 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1747.832M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1753.36)
Total number of fetched objects 1722
End delay calculation. (MEM=1823.79 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1823.79 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:53.8 mem=1823.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.534  |  0.000  |  2.678  |  2.717  |   N/A   |  0.534  |  2.722  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.070%
Routing Overflow: 0.00% H and 0.11% V
------------------------------------------------------------------
Reported timing to dir ./reports/timing
Total CPU time: 1.14 sec
Total Real time: 3.0 sec
Total Memory Usage: 1801.042969 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.1/0:00:02.8 (0.4), totSession cpu/real = 0:00:54.1/0:01:00.0 (0.9), mem = 1801.0M
# catch {get_clocks *} clocks
# if {$clocks != ""} {
  create_ccopt_clock_tree_spec
  ccopt_design -outDir ./reports -prefix cts
}
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): constraints_default
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for ideal_clock...
  clock_tree ideal_clock contains 71 sinks and 3 clock gates.
  Extraction for ideal_clock complete.
Extracting original clock gating for ideal_clock done.
The skew group ideal_clock/constraints_default was created. It contains 71 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design -outDir ./reports -prefix cts
#% Begin ccopt_design (date=04/13 15:25:57, mem=980.3M)
Turning off fast DC mode./n*** ccopt_design #1 [begin] : totSession cpu/real = 0:00:54.3/0:01:00.3 (0.9), mem = 1774.3M
Runtime...
**INFO: User's settings:
setNanoRouteMode -drouteFixAntenna             true
setNanoRouteMode -droutePostRouteSpreadWire    true
setNanoRouteMode -drouteUseMultiCutViaEffort   medium
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          10.1
setNanoRouteMode -routeWithViaInPin            false
setDesignMode -bottomRoutingLayer              2
setDesignMode -powerEffort                     high
setDesignMode -process                         45
setDesignMode -topRoutingLayer                 7
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -eng_copyNetPropToNewNet       true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { analysis_default }
setOptMode -activeSetupViews                   { analysis_default }
setOptMode -autoSetupViews                     { analysis_default}
setOptMode -autoTDGRSetupViews                 { analysis_default}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -powerEffort                        high
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
(ccopt_design): Checking analysis view for power/activity...
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1774.3M, init mem=1759.1M)
*info: Placed = 1505          
*info: Unplaced = 0           
Placement Density:68.07%(2158/3171)
Placement Density (including fixed std cells):68.07%(2158/3171)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1759.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD

Starting Levelizing
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT)
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 10%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 20%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 30%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 40%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 50%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 60%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 70%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 80%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 90%

Finished Levelizing
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT)

Starting Activity Propagation
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT)
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 10%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 20%
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT): 30%

Finished Activity Propagation
2023-Apr-13 15:25:57 (2023-Apr-13 19:25:57 GMT)
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.3 real=0:00:00.3)
Found 0 advancing pin insertion delay (0.000% of 71 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 71 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1796.62 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1648  numIgnoredNets=0
[NR-eGR] There are 4 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1648 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1648 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.32% V. EstWL: 2.117640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        41( 0.47%)         4( 0.05%)   ( 0.52%) 
[NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)        19( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               67( 0.16%)         4( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.10% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.11% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1796.62 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1796.62 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1796.62 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1796.62 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1796.62 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5759
[NR-eGR] metal2  (2V) length: 5.363065e+03um, number of vias: 7673
[NR-eGR] metal3  (3H) length: 1.076484e+04um, number of vias: 2380
[NR-eGR] metal4  (4V) length: 3.854890e+03um, number of vias: 477
[NR-eGR] metal5  (5H) length: 1.747975e+03um, number of vias: 308
[NR-eGR] metal6  (6V) length: 1.516725e+03um, number of vias: 11
[NR-eGR] metal7  (7H) length: 4.312000e+01um, number of vias: 0
[NR-eGR] Total length: 2.329061e+04um, number of vias: 16608
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.616200e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1790.62 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing Timing Graph...
Initializing Timing Graph done.
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
Initializing placement interface done.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
source_driver is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing Timing Graph...
Initializing Timing Graph done.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree ideal_clock. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree ideal_clock:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INV_X2/A INV_X2/ZN (default: )
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 3136.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delay_default:both, late and power domain auto-default:
  Slew time target (leaf):    0.038ns
  Slew time target (trunk):   0.038ns
  Slew time target (top):     0.039ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 304.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=304.000um, saturatedSlew=0.033ns, speed=3828.715um per ns, cellArea=4.375um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=456.000um, saturatedSlew=0.034ns, speed=5533.980um per ns, cellArea=16.917um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=delay_default:both.late, optimalDrivingDistance=456.364um, saturatedSlew=0.034ns, speed=5754.905um per ns, cellArea=15.155um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group ideal_clock/constraints_default:
  Sources:                     pin clk[0]
  Total number of sinks:       71
  Delay constrained sinks:     71
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delay_default:both.late:
  Skew target:                 0.040ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree ideal_clock: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree ideal_clock: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree ideal_clock: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group ideal_clock/constraints_default with 71 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=3, nicg=0, l=0, total=3
  cell areas       : b=0.000um^2, i=0.000um^2, icg=11.970um^2, nicg=0.000um^2, l=0.000um^2, total=11.970um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=109.360um, total=109.360um
Clock DAG library cell distribution initial state {count}:
   ICGs: CLKGATETST_X1: 3 

Distribution of half-perimeter wire length by ICG depth:

------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
------------------------------------------------------------------------
   0          0         3      [min=8, max=53, avg=36, sd=24, total=109]
   0          1         1      [min=47, max=47, avg=47, sd=0, total=47]
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.0 real=0:00:01.0)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner delay_default:both.late removed 0 of 4 cells
  Original list had 4 cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Library trimming was not able to trim any cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=3, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=0.000um^2, icg=11.970um^2, nicg=0.000um^2, l=0.000um^2, total=11.970um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=109.360um, total=109.360um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CLKGATETST_X1: 3 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              3
    Globally unique enables                        3
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   3
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=3, nicg=0, l=0, total=3
      cell areas       : b=0.000um^2, i=0.000um^2, icg=23.142um^2, nicg=0.000um^2, l=0.000um^2, total=23.142um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=109.360um, total=109.360um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CLKGATETST_X8: 3 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree ideal_clock...
        Initializing Timing Graph...
        Initializing Timing Graph done.
    Clustering clock_tree ideal_clock done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=111.180um, total=111.180um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:55.5 mem=1841.1M) ***
Total net bbox length = 1.865e+04 (1.057e+04 8.079e+03) (ext = 4.767e+03)
Move report: Detail placement moves 28 insts, mean move: 1.68 um, max move: 4.89 um
	Max move on inst (v/alu/U45): (45.03, 64.12) --> (47.12, 66.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1841.1MB
Summary Report:
Instances move: 28 (out of 1506 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 4.89 um (Instance: v/alu/U45) (45.03, 64.12) -> (47.12, 66.92)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Total net bbox length = 1.868e+04 (1.057e+04 8.110e+03) (ext = 4.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1841.1MB
*** Finished refinePlace (0:00:55.5 mem=1841.1M) ***
    ClockRefiner summary
    All clock instances: Moved 9, flipped 4 and cell swapped 0 (out of a total of 75).
    The largest move was 3.61 um for v/fn_reg/q_reg_0_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Initializing Timing Graph...
    Initializing Timing Graph done.
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.4,1.54)              2
    [1.54,1.68)             0
    [1.68,1.82)             0
    [1.82,1.96)             0
    [1.96,2.1)              0
    [2.1,2.24)              0
    [2.24,2.38)             0
    [2.38,2.52)             0
    [2.52,2.66)             0
    [2.66,2.8)              1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired            Achieved           Node
                     location           location           
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
         2.8         (39.330,64.120)    (39.330,66.920)    cell v/fn_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X2) at (39.330,66.920), in power domain auto-default
         1.4         (37.430,62.720)    (37.430,61.320)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUF_X3) at (37.430,61.320), in power domain auto-default
         1.4         (41.800,62.720)    (41.800,61.320)    cell v/in0_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X8) at (41.800,61.320), in power domain auto-default
         0           (37.770,61.690)    (37.770,61.690)    CTS_ccl_a_buf_00003 (a lib_cell CLKBUF_X3) at (37.430,61.320), in power domain auto-default
         0           (41.850,67.070)    (41.850,67.070)    cell v/fn_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X2) at (39.330,66.920), in power domain auto-default
         0           (42.670,61.883)    (42.670,61.883)    cell v/in0_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X8) at (41.800,61.320), in power domain auto-default
         0           (43.780,64.683)    (43.780,64.683)    cell v/in1_reg/clk_gate_q_reg/latch (a lib_cell CLKGATETST_X8) at (39.140,64.120), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.091fF, leaf=21.661fF, total=25.752fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.049, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.039, 0.049} (wid=0.006 ws=0.003) (gid=0.043 gs=0.008)
    Skew group summary after 'Clustering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.049, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.039, 0.049} (wid=0.006 ws=0.003) (gid=0.043 gs=0.008)
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 8995 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8995
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1649  numIgnoredNets=1644
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.688000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.374000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [3, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.088000e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1841.05 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1841.05 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1841.05 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1841.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5750
[NR-eGR] metal2  (2V) length: 5.287080e+03um, number of vias: 7625
[NR-eGR] metal3  (3H) length: 1.072855e+04um, number of vias: 2407
[NR-eGR] metal4  (4V) length: 3.917820e+03um, number of vias: 479
[NR-eGR] metal5  (5H) length: 1.748255e+03um, number of vias: 308
[NR-eGR] metal6  (6V) length: 1.516725e+03um, number of vias: 11
[NR-eGR] metal7  (7H) length: 4.312000e+01um, number of vias: 0
[NR-eGR] Total length: 2.324155e+04um, number of vias: 16580
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.734750e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 79
[NR-eGR] metal2  (2V) length: 8.260500e+01um, number of vias: 104
[NR-eGR] metal3  (3H) length: 1.217800e+02um, number of vias: 37
[NR-eGR] metal4  (4V) length: 6.881000e+01um, number of vias: 2
[NR-eGR] metal5  (5H) length: 2.800000e-01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.734750e+02um, number of vias: 222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.734750e+02um, number of vias: 222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1794.05 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 280
[NR-eGR] Read numTotalNets=1649  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1644 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1644 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.02% H + 1.40% V. EstWL: 2.099720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        44( 0.51%)         3( 0.03%)   ( 0.54%) 
[NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)        17( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  metal5  (5)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               69( 0.16%)         3( 0.01%)   ( 0.17%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.09% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.10% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1794.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1794.05 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1794.05 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1794.05 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.05 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1794.05 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5761
[NR-eGR] metal2  (2V) length: 5.316550e+03um, number of vias: 7685
[NR-eGR] metal3  (3H) length: 1.063910e+04um, number of vias: 2450
[NR-eGR] metal4  (4V) length: 3.937140e+03um, number of vias: 485
[NR-eGR] metal5  (5H) length: 1.919690e+03um, number of vias: 300
[NR-eGR] metal6  (6V) length: 1.506610e+03um, number of vias: 11
[NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 0
[NR-eGR] Total length: 2.334989e+04um, number of vias: 16692
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1794.1M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1794.055M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Initializing Timing Graph...
  Initializing Timing Graph done.
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
    cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
    cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
    sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
    wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 1 
     ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
  Skew group summary after clustering cong repair call:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Skew group summary after 'Removing longest path buffering':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048, avg=0.047, sd=0.002], skew [0.010 vs 0.040], 100% {0.038, 0.048} (wid=0.006 ws=0.002) (gid=0.042 gs=0.008)
    Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=1.330um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=21.014um^2
      cell capacitance : b=1.421fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=20.158fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.940fF, total=26.103fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=191.939um, total=243.704um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.038ns count=1 avg=0.032ns sd=0.000ns min=0.032ns max=0.032ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.007ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Skew group summary after 'Improving clock tree routing':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.048], skew [0.010 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 6 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
          cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
          cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
          sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
          wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X1: 1 
           ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
          cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
          cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
          sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
          wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X1: 1 
           ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
          cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
          cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
          sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
          wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X1: 1 
           ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
    cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
    cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
    sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
    wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X1: 1 
     ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
          cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
          cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
          sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
          wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X1: 1 
           ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048], skew [0.009 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
    Skew group summary after 'Approximately balancing paths':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.039, max=0.048, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.039, 0.048} (wid=0.006 ws=0.003) (gid=0.042 gs=0.007)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 6 Succeeded: 0
    Clock tree timing engine global stage delay update for delay_default:both.late...
    Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049], skew [0.009 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049], skew [0.009 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.164fF, leaf=21.968fF, total=26.132fF
      wire lengths     : top=0.000um, trunk=51.765um, leaf=192.304um, total=244.070um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=112.630um, total=112.630um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.040, 0.049} (wid=0.006 ws=0.002) (gid=0.043 gs=0.006)
    Skew group summary after 'Improving clock skew':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.049, avg=0.047, sd=0.002], skew [0.009 vs 0.040], 100% {0.040, 0.049} (wid=0.006 ws=0.002) (gid=0.043 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
      wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=86.923fF fall=78.522fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
      wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
      wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Skew group summary after 'Improving insertion delay':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=2, computed=2, moveTooSmall=12, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=3, computed=1, moveTooSmall=8, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
        cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
        cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
        sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=4.101fF, leaf=21.808fF, total=25.909fF
        wire lengths     : top=0.000um, trunk=50.715um, leaf=190.404um, total=241.119um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X1: 1 
         ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
      Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 2 , Constraints Broken = 2 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initializing Timing Graph...
    Initializing Timing Graph done.
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.063fF, leaf=21.593fF, total=25.656fF
      wire lengths     : top=0.000um, trunk=50.265um, leaf=189.355um, total=239.620um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Skew group summary after 'Wire Opt OverFix':
      skew_group ideal_clock/constraints_default: insertion delay [min=0.040, max=0.048, avg=0.047, sd=0.002], skew [0.008 vs 0.040], 100% {0.040, 0.048} (wid=0.005 ws=0.002) (gid=0.043 gs=0.006)
    Legalizer API calls during this step: 29 succeeded with high effort: 29 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=112.579fF fall=104.179fF), of which (rise=25.656fF fall=25.656fF) is wire, and (rise=86.923fF fall=78.522fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:56.4 mem=1835.3M) ***
Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1835.3MB
Summary Report:
Instances move: 0 (out of 1506 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1835.3MB
*** Finished refinePlace (0:00:56.4 mem=1835.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 75).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 8995 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8995
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1649  numIgnoredNets=1644
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.080000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.112000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.016400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1835.27 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1835.27 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1835.27 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1835.27 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5750
[NR-eGR] metal2  (2V) length: 5.306355e+03um, number of vias: 7668
[NR-eGR] metal3  (3H) length: 1.053049e+04um, number of vias: 2442
[NR-eGR] metal4  (4V) length: 3.929750e+03um, number of vias: 488
[NR-eGR] metal5  (5H) length: 1.960850e+03um, number of vias: 300
[NR-eGR] metal6  (6V) length: 1.506610e+03um, number of vias: 11
[NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 0
[NR-eGR] Total length: 2.326485e+04um, number of vias: 16659
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.706850e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 79
[NR-eGR] metal2  (2V) length: 8.323500e+01um, number of vias: 104
[NR-eGR] metal3  (3H) length: 7.633000e+01um, number of vias: 37
[NR-eGR] metal4  (4V) length: 6.968000e+01um, number of vias: 5
[NR-eGR] metal5  (5H) length: 4.144000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.706850e+02um, number of vias: 225
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.706850e+02um, number of vias: 225
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1794.27 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 5 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1794.266M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delay_default:both.late...
        Initializing Timing Graph...
        Initializing Timing Graph done.
        Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
          cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
          cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
          sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
          wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X1: 1 
           ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
        Skew group summary eGRPC initial state:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
            cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
            cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
            sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
            wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
            Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X1: 1 
             ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 5, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 4, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
            cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
            cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
            sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
            wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
            Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X1: 1 
             ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
            cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
            cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
            sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
            wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
            wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
            Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X1: 1 
             ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Initializing Timing Graph...
        Initializing Timing Graph done.
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
          cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
          cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
          sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
          wire capacitance : top=0.000fF, trunk=4.624fF, leaf=23.364fF, total=27.989fF
          wire lengths     : top=0.000um, trunk=53.040um, leaf=217.645um, total=270.685um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
          Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X1: 1 
           ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
        Skew group summary before routing clock trees:
          skew_group ideal_clock/constraints_default: insertion delay [min=0.038, max=0.047, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.038, 0.047} (wid=0.004 ws=0.003) (gid=0.043 gs=0.007)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:56.7 mem=1832.4M) ***
Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
Move report: Detail placement moves 1 insts, mean move: 2.16 um, max move: 2.16 um
	Max move on inst (v/in1_reg/clk_gate_q_reg/LTIELO): (40.47, 61.32) --> (41.23, 59.92)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1832.4MB
Summary Report:
Instances move: 1 (out of 1506 movable)
Instances flipped: 0
Mean displacement: 2.16 um
Max displacement: 2.16 um (Instance: v/in1_reg/clk_gate_q_reg/LTIELO) (40.47, 61.32) -> (41.23, 59.92)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: LOGIC0_X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1832.4MB
*** Finished refinePlace (0:00:56.8 mem=1832.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 75).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=43, trialRouted=1640, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 8995 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8995
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=1649  numIgnoredNets=1644
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.080000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.096000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.112000e+02um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 7]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.016400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1832.42 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1832.42 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1832.42 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1832.42 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5750
[NR-eGR] metal2  (2V) length: 5.306355e+03um, number of vias: 7668
[NR-eGR] metal3  (3H) length: 1.053049e+04um, number of vias: 2442
[NR-eGR] metal4  (4V) length: 3.929750e+03um, number of vias: 488
[NR-eGR] metal5  (5H) length: 1.960850e+03um, number of vias: 300
[NR-eGR] metal6  (6V) length: 1.506610e+03um, number of vias: 11
[NR-eGR] metal7  (7H) length: 3.080000e+01um, number of vias: 0
[NR-eGR] Total length: 2.326485e+04um, number of vias: 16659
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.706850e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 79
[NR-eGR] metal2  (2V) length: 8.323500e+01um, number of vias: 104
[NR-eGR] metal3  (3H) length: 7.633000e+01um, number of vias: 37
[NR-eGR] metal4  (4V) length: 6.968000e+01um, number of vias: 5
[NR-eGR] metal5  (5H) length: 4.144000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.706850e+02um, number of vias: 225
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.706850e+02um, number of vias: 225
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1794.42 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-drouteUseMultiCutViaEffort low
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=04/13 15:25:59, mem=1029.2M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 13 15:25:59 2023
#
#num needed restored net=0
#need_extraction net=0 (total=1688)
#NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
#Wire/Via statistics before Line Assignment ...
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 271 um.
#Total half perimeter of net bounding box = 166 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 83 um.
#Total wire length on LAYER metal3 = 76 um.
#Total wire length on LAYER metal4 = 70 um.
#Total wire length on LAYER metal5 = 41 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 225
#Up-Via Summary (total 225):
#           
#-----------------------
# metal1             79
# metal2            104
# metal3             37
# metal4              5
#-----------------------
#                   225 
#
#Start routing data preparation on Thu Apr 13 15:25:59 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 1684 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1036.46 (MB), peak = 1070.76 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1039.09 (MB), peak = 1070.76 (MB)
#Data initialization: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       39 ( 0         pin),   1124 ( 2         pin),    248 ( 3         pin),
#       70 ( 4         pin),     33 ( 5         pin),     16 ( 6         pin),
#       15 ( 7         pin),     12 ( 8         pin),     11 ( 9         pin),
#       89 (10-19      pin),     21 (20-29      pin),     10 (30-39      pin),
#        0 (>=2000     pin).
#Total: 1688 nets, 5 fully global routed, 5 clocks, 5 nets have extra space,
#       1688 nets (1683 automatically) have layer range, 5 nets have weight,
#       5 nets have avoid detour, 5 nets have priority.
#
#Nets in 2 layer ranges:
#   (-------, metal8)*:     1683 (99.7%)
#   (metal3, metal4) :        5 ( 0.3%)
#
#Nets in 1 priority group:
#  clock:        5 ( 0.3%)
#
#5 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#metal1        0       0       0(  0%)      79( 21%)
#metal2        0      79      79( 29%)     254( 68%)
#metal3       80       0      80( 30%)      37( 10%)
#metal4        0      69      69( 26%)       5(  1%)
#metal5       41       0      41( 15%)       0(  0%)
#metal6        0       0       0(  0%)       0(  0%)
#metal7        0       0       0(  0%)       0(  0%)
#metal8        0       0       0(  0%)       0(  0%)
#metal9        0       0       0(  0%)       0(  0%)
#metal10       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#            121     148     270           375      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#metal1        0       0       0(  0%)      79( 37%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal2        0      85      85( 32%)     109( 51%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal3       73       0      73( 28%)      24( 11%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal4        0      67      67( 26%)       2(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal5       38       0      38( 14%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#            111     153     264           214             0            0              0        
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.79 (MB)
#Total memory = 1048.55 (MB)
#Peak memory = 1070.76 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 60
#  Total number of overlap segments     =  0 (  0.0%)
#  Total number of assigned segments    = 60 (100.0%)
#  Total number of shifted segments     =  8 ( 13.3%)
#  Average movement of shifted segments =  2.00 tracks
#
#  Total number of overlaps             =  0
#  Total length of overlaps             =  0 um
#
#End assignment summary.
#Wire/Via statistics after Line Assignment ...
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 265 um.
#Total half perimeter of net bounding box = 166 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 86 um.
#Total wire length on LAYER metal3 = 73 um.
#Total wire length on LAYER metal4 = 68 um.
#Total wire length on LAYER metal5 = 38 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 214
#Up-Via Summary (total 214):
#           
#-----------------------
# metal1             79
# metal2            109
# metal3             24
# metal4              2
#-----------------------
#                   214 
#
#Routing data preparation, pin analysis, Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.29 (MB)
#Total memory = 1047.29 (MB)
#Peak memory = 1070.76 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1054.76 (MB), peak = 1083.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 286 um.
#Total half perimeter of net bounding box = 166 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 45 um.
#Total wire length on LAYER metal3 = 100 um.
#Total wire length on LAYER metal4 = 103 um.
#Total wire length on LAYER metal5 = 38 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 189
#Up-Via Summary (total 189):
#           
#-----------------------
# metal1             79
# metal2             61
# metal3             47
# metal4              2
#-----------------------
#                   189 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.36 (MB)
#Total memory = 1052.66 (MB)
#Peak memory = 1083.85 (MB)
#
#Start Post Route via swapping..
#12.64% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.98 (MB), peak = 1083.85 (MB)
#CELL_VIEW ProcDpathAluWrapper,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 286 um.
#Total half perimeter of net bounding box = 166 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 45 um.
#Total wire length on LAYER metal3 = 100 um.
#Total wire length on LAYER metal4 = 103 um.
#Total wire length on LAYER metal5 = 38 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 189
#Up-Via Summary (total 189):
#           
#-----------------------
# metal1             79
# metal2             61
# metal3             47
# metal4              2
#-----------------------
#                   189 
#
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.68 (MB)
#Total memory = 1052.98 (MB)
#Peak memory = 1083.85 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 33.71 (MB)
#Total memory = 1062.88 (MB)
#Peak memory = 1083.85 (MB)
#Number of warnings = 0
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 13 15:26:01 2023
#
% End globalDetailRoute (date=04/13 15:26:01, total cpu=0:00:01.3, real=0:00:02.0, peak res=1083.9M, current mem=1061.2M)
        NanoRoute done. (took cpu=0:00:01.3 real=0:00:01.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1811.87 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 268
[NR-eGR] Read numTotalNets=1649  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1644 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1644 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.36% V. EstWL: 2.098740e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        44( 0.51%)         3( 0.03%)   ( 0.54%) 
[NR-eGR]  metal3  (3)         5( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal4  (4)        26( 0.30%)         1( 0.01%)   ( 0.31%) 
[NR-eGR]  metal5  (5)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal6  (6)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               78( 0.18%)         4( 0.01%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.13% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.14% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1811.87 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1811.87 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1811.87 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1811.87 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1811.87 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5761
[NR-eGR] metal2  (2V) length: 5.355828e+03um, number of vias: 7618
[NR-eGR] metal3  (3H) length: 1.061706e+04um, number of vias: 2425
[NR-eGR] metal4  (4V) length: 3.909525e+03um, number of vias: 477
[NR-eGR] metal5  (5H) length: 1.918195e+03um, number of vias: 294
[NR-eGR] metal6  (6V) length: 1.504755e+03um, number of vias: 13
[NR-eGR] metal7  (7H) length: 4.340000e+01um, number of vias: 0
[NR-eGR] Total length: 2.334876e+04um, number of vias: 16588
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1811.87 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=39, trialRouted=1644, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.5 real=0:00:01.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1811.867M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Initializing Timing Graph...
  Initializing Timing Graph done.
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
    cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
    cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
    sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
    wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X1: 1 
     ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
  Skew group summary after routing clock trees:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.7 real=0:00:01.7)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
        cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
        cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
        sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
        wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X1: 1 
         ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
        cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
        cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
        sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
        wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X1: 1 
         ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
      cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
      cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
      sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
      wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
      wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X1: 1 
       ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
        cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
        cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
        sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
        wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
        wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
        Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X1: 1 
         ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1683 (unrouted=39, trialRouted=1644, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=39, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delay_default:both.late...
  Initializing Timing Graph...
  Initializing Timing Graph done.
  Clock tree timing engine global stage delay update for delay_default:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
    cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
    cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
    sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
    wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
    wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
    Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X1: 1 
     ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
  Skew group summary after post-conditioning:
    skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         1       0.798       0.780
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          3      19.684      18.737
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             4      20.482      19.517
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       53.547
  Leaf       232.750
  Total      286.297
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        116.250
  Total       116.250
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ------------------------------------
  Type     Gate      Wire      Total
  ------------------------------------
  Top       0.000     0.000      0.000
  Trunk    19.517     4.689     24.206
  Leaf     67.406    23.968     91.374
  Total    86.923    28.658    115.581
  ------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------------
  Count    Total     Average    Std. Dev.    Min      Max
  ---------------------------------------------------------
   71      67.406     0.949       0.002      0.930    0.950
  ---------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.038       1       0.031       0.000      0.031    0.031    {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}         -
  Leaf        0.038       4       0.013       0.004      0.008    0.016    {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------
  Name             Type      Inst     Inst Area 
                             Count    (um^2)
  ----------------------------------------------
  CLKBUF_X1        buffer      1         0.798
  CLKGATETST_X8    icg         2        15.428
  CLKGATETST_X2    icg         1         4.256
  ----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    0.037     0.046     0.009       0.040         0.002           0.001           0.045        0.002     100% {0.037, 0.046}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delay_default:both.late    ideal_clock/constraints_default    0.037     0.046     0.009       0.040         0.002           0.001           0.045        0.002     100% {0.037, 0.046}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1870.6)
Total number of fetched objects 1723
End delay calculation. (MEM=1939.03 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1939.03 CPU=0:00:00.1 REAL=0:00:00.0)
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0757338
	 Executing: set_clock_latency -source -early -min -rise -0.0757338 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0757338
	 Executing: set_clock_latency -source -late -min -rise -0.0757338 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0607966
	 Executing: set_clock_latency -source -early -min -fall -0.0607966 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0607966
	 Executing: set_clock_latency -source -late -min -fall -0.0607966 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0757338
	 Executing: set_clock_latency -source -early -max -rise -0.0757338 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0757338
	 Executing: set_clock_latency -source -late -max -rise -0.0757338 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0607966
	 Executing: set_clock_latency -source -early -max -fall -0.0607966 [get_pins clk[0]]
	Clock: ideal_clock, View: analysis_default, Ideal Latency: 0, Propagated Latency: 0.0607966
	 Executing: set_clock_latency -source -late -max -fall -0.0607966 [get_pins clk[0]]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.4 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=1, i=0, icg=3, nicg=0, l=0, total=4
  cell areas       : b=0.798um^2, i=0.000um^2, icg=19.684um^2, nicg=0.000um^2, l=0.000um^2, total=20.482um^2
  cell capacitance : b=0.780fF, i=0.000fF, icg=18.737fF, nicg=0.000fF, l=0.000fF, total=19.517fF
  sink capacitance : count=71, total=67.406fF, avg=0.949fF, sd=0.002fF, min=0.930fF, max=0.950fF
  wire capacitance : top=0.000fF, trunk=4.689fF, leaf=23.968fF, total=28.658fF
  wire lengths     : top=0.000um, trunk=53.547um, leaf=232.750um, total=286.297um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=116.250um, total=116.250um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.038ns count=1 avg=0.031ns sd=0.000ns min=0.031ns max=0.031ns {0 <= 0.023ns, 0 <= 0.031ns, 1 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
  Leaf  : target=0.038ns count=4 avg=0.013ns sd=0.004ns min=0.008ns max=0.016ns {4 <= 0.023ns, 0 <= 0.031ns, 0 <= 0.035ns, 0 <= 0.037ns, 0 <= 0.038ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X1: 1 
   ICGs: CLKGATETST_X8: 2 CLKGATETST_X2: 1 
Primary reporting skew groups after update timingGraph:
  skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
Skew group summary after update timingGraph:
  skew_group ideal_clock/constraints_default: insertion delay [min=0.037, max=0.046, avg=0.045, sd=0.002], skew [0.009 vs 0.040], 100% {0.037, 0.046} (wid=0.003 ws=0.002) (gid=0.043 gs=0.007)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.4 real=0:00:00.4)
Runtime done. (took cpu=0:00:04.6 real=0:00:04.6)
Runtime Summary
===============
Clock Runtime:  (34%) Core CTS           1.58 (Init 0.65, Construction 0.19, Implementation 0.31, eGRPC 0.20, PostConditioning 0.07, Other 0.16)
Clock Runtime:  (43%) CTS services       1.96 (RefinePlace 0.15, EarlyGlobalClock 0.13, NanoRoute 1.28, ExtractRC 0.40, TimingAnalysis 0.00)
Clock Runtime:  (21%) Other CTS          0.99 (Init 0.40, CongRepair/EGR-DP 0.22, TimingUpdate 0.37, Other 0.00)
Clock Runtime: (100%) Total              4.53

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1072.9M, totSessionCpu=0:00:59 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:00:59.0/0:01:04.9 (0.9), mem = 1829.8M
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1026.1M, totSessionCpu=0:00:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 1.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1789.8M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1897.14)
Total number of fetched objects 1723
End delay calculation. (MEM=1916.87 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1916.87 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:00 mem=1916.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.528  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   111   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.339%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1111.8M, totSessionCpu=0:01:00 **
*** InitOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:00.1/0:01:06.0 (0.9), mem = 1872.1M
** INFO : this run is activating low effort ccoptDesign flow

Power view               = analysis_default
Number of VT partitions  = 0
Standard cells in design = 134
Instances in design      = 1506

Instance distribution across the VT partitions:

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1872.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1872.1M) ***
*** Starting optimizing excluded clock nets MEM= 1872.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1872.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:01:00.1/0:01:06.0 (0.9), mem = 1872.1M
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*** DrvOpt #5 [finish] : cpu/real = 0:00:01.5/0:00:01.4 (1.0), totSession cpu/real = 0:01:01.6/0:01:07.5 (0.9), mem = 1864.9M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:01:01.6/0:01:07.5 (0.9), mem = 1864.9M
(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*info: 5 clock nets excluded
*info: 4 special nets excluded.
*info: 39 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View   | Pathgroup |            End Point             |
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+
|   0.000|   0.000|   68.34%|   0:00:00.0| 1899.2M|analysis_default|         NA| NA                               |
+--------+--------+---------+------------+--------+----------------+-----------+----------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1899.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1899.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*** GlobalOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:05.9/0:01:11.8 (0.9), mem = 1864.9M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
Begin: GigaOpt Optimization in WNS mode
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] : totSession cpu/real = 0:01:06.0/0:01:11.9 (0.9), mem = 1860.9M
(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*info: 5 clock nets excluded
*info: 4 special nets excluded.
*info: 39 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 68.34
OptDebug: End of Setup Fixing:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.527|0.000|
|Reg2Reg                         |2.718|0.000|
|HEPG                            |2.718|0.000|
|All Paths                       |0.527|0.000|
+--------------------------------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1899.2M) ***

(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*** WnsOpt #1 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:10.3/0:01:16.2 (0.9), mem = 1864.9M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 9, Num usable cells 148
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 9, Num usable cells 148
GigaOpt: target slack met, skip TNS optimization
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:01:10.3/0:01:16.3 (0.9), mem = 1895.2M
(I,S,L,T): analysis_default: NA, NA, 0.0463202, 0.0463202
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 68.34
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   68.34%|        -|   0.020|   0.000|   0:00:00.0| 1899.2M|
|   68.34%|        0|   0.020|   0.000|   0:00:00.0| 1920.8M|
|   68.34%|        0|   0.020|   0.000|   0:00:00.0| 1920.8M|
|   68.34%|        0|   0.020|   0.000|   0:00:00.0| 1920.8M|
|   68.33%|        1|   0.020|   0.000|   0:00:00.0| 1944.9M|
|   68.33%|        0|   0.020|   0.000|   0:00:00.0| 1944.9M|
|   68.33%|        0|   0.020|   0.000|   0:00:00.0| 1944.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 68.33
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:12 mem=1944.9M) ***
Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1944.9MB
Summary Report:
Instances move: 0 (out of 1502 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.867e+04 (1.056e+04 8.111e+03) (ext = 4.776e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1944.9MB
*** Finished refinePlace (0:01:12 mem=1944.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1944.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1944.9M) ***
(I,S,L,T): analysis_default: NA, NA, 0.0463187, 0.0463187
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*** AreaOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.3 (1.0), totSession cpu/real = 0:01:11.7/0:01:17.6 (0.9), mem = 1944.9M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1884.81M, totSessionCpu=0:01:12).
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1121.6M, totSessionCpu=0:01:12 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.528  |  0.000  |  2.677  |  2.585  |   N/A   |  0.528  |  2.718  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.331%
Routing Overflow: 0.00% H and 0.14% V
------------------------------------------------------------------
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 10%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 20%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 30%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 40%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 50%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 60%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 70%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 80%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 90%

Finished Levelizing
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)

Starting Activity Propagation
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 10%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 20%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 30%

Finished Activity Propagation
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
LOGIC0_X1                                 internal power, leakge power, 



Starting Calculating power
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)
 ... Calculating leakage power
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 10%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 20%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 30%
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT): 40%

Finished Calculating power
2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1121.81MB/3018.16MB/1121.81MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Apr-13 15:26:14 (2023-Apr-13 19:26:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: ProcDpathAluWrapper
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------
  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance v/in0_reg/clk_gate_q_reg/LTIELO (LOGIC0_X1) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance v/in1_reg/clk_gate_q_reg/LTIELO (LOGIC0_X1) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance v/fn_reg/clk_gate_q_reg/LTIELO (LOGIC0_X1) has no static power. 

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.04971202
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                       0.00566       11.39
Macro                                  0           0
IO                                     0           0
Combinational                    0.04354       87.59
Clock (Combinational)          1.121e-05     0.02256
Clock (Sequential)             0.0004982       1.002
-----------------------------------------------------------------------------------------
Total                            0.04971         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1    0.04971         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    0.0005095       1.025
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.003000 usec 
Clock Toggle Rate:   666.6667 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: v/in0_reg/clk_gate_q_reg/latch (CLKGATETST_X8):        0.0002116
*              Highest Leakage Power: v/in0_reg/clk_gate_q_reg/latch (CLKGATETST_X8):        0.0002116
*                Total Cap:      9.74151e-12 F
*                Total instances in design:  1506
*                Total instances in design with no power:     3
*                Total instances in design with no activty:     3

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1122.06MB/3018.16MB/1122.18MB)

OptDebug: Start of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.527|0.000|
|Reg2Reg                         |2.718|0.000|
|HEPG                            |2.718|0.000|
|All Paths                       |0.527|0.000|
+--------------------------------+-----+-----+


Phase 1 finished in (cpu = 0:00:00.1) (real = 0:00:00.0) **
Finished Timing Update in (cpu = 0:00:00.9) (real = 0:00:00.0) **
OptDebug: End of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.527|0.000|
|Reg2Reg                         |2.718|0.000|
|HEPG                            |2.718|0.000|
|All Paths                       |0.527|0.000|
+--------------------------------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:01, real=0:00:00, mem=1884.90M, totSessionCpu=0:01:13).
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1122.4M, totSessionCpu=0:01:13 **
Starting local wire reclaim
*** Starting refinePlace (0:01:13 mem=1884.9M) ***
[PSP]    Track table information for default rule: 
[PSP]    metal1 has no routable track
[PSP]    metal2 has single uniform track structure
[PSP]    metal3 has single uniform track structure
[PSP]    metal4 has single uniform track structure
[PSP]    metal5 has single uniform track structure
[PSP]    metal6 has single uniform track structure
[PSP]    metal7 has single uniform track structure
[PSP]    Num Prerouted Nets = 5  Num Prerouted Wires = 268
[PSP]    Read numTotalNets=1649  numIgnoredNets=5
[PSP]    Read 410 PG shapes
[PSP]    Blockages on Layer 2 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[PSP]    Read 410 PG shapes
[PSP]    Blockages on Layer 3 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[PSP]    Read 410 PG shapes
[PSP]    Blockages on Layer 4 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[PSP]    Read 410 PG shapes
[PSP]    Blockages on Layer 5 : #Route 0 #Inst 0 #PG 410 #Halo 0 #Bound 0
[PSP]    Read 317 PG shapes
[PSP]    Blockages on Layer 6 : #Route 0 #Inst 0 #PG 317 #Halo 0 #Bound 0
[PSP]    Read 112 PG shapes
[PSP]    Blockages on Layer 7 : #Route 0 #Inst 0 #PG 112 #Halo 0 #Bound 0
[PSP]    Bin does not aligned to site. Bin width = 29.5 sites.
[PSP]    Bin does not aligned to site. Bin width = 7.4 sites.
[PSP]    ============ Routing rule table ============
[PSP]    Rule id: 0  Nets: 0 
[PSP]    Rule id: 1  Nets: 1644 
[PSP]    ========================================
[PSP]    
[PSP]    Overall PSP Improvement:
[PSP]    Ending HPWL 18674.55 (0.00%) weighted HPWL 18674.55 (0.00%)
Move report: Detail placement moves 387 insts, mean move: 2.29 um, max move: 26.69 um
	Max move on inst (v/alu/U224): (63.84, 52.92) --> (84.93, 58.52)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1886.7MB
Summary Report:
Instances move: 387 (out of 1502 movable)
Instances flipped: 137
Mean displacement: 2.29 um
Max displacement: 26.69 um (Instance: v/alu/U224) (63.84, 52.92) -> (84.93, 58.52)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1886.7MB
*** Finished refinePlace (0:01:14 mem=1886.7M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 268
[NR-eGR] Read numTotalNets=1649  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 1644 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1644 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.56% V. EstWL: 2.090340e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        54( 0.62%)         5( 0.06%)   ( 0.68%) 
[NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        28( 0.32%)         0( 0.00%)   ( 0.32%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               85( 0.20%)         5( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.15% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.18% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1871.44 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1871.44 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1871.44 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1871.44 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1871.44 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1871.44 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 5761
[NR-eGR] metal2  (2V) length: 5.210137e+03um, number of vias: 7575
[NR-eGR] metal3  (3H) length: 1.074026e+04um, number of vias: 2399
[NR-eGR] metal4  (4V) length: 4.126480e+03um, number of vias: 487
[NR-eGR] metal5  (5H) length: 1.781415e+03um, number of vias: 301
[NR-eGR] metal6  (6V) length: 1.424150e+03um, number of vias: 14
[NR-eGR] metal7  (7H) length: 3.976000e+01um, number of vias: 0
[NR-eGR] Total length: 2.332220e+04um, number of vias: 16537
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1840.71 MB )
Extraction called for design 'ProcDpathAluWrapper' of instances=1506 and nets=1688 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1840.711M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1846.23)
Total number of fetched objects 1723
End delay calculation. (MEM=1913.66 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1913.66 CPU=0:00:00.4 REAL=0:00:00.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

OptDebug: End of preprocessForPowerRecovery:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:01:15.1/0:01:21.0 (0.9), mem = 1978.9M
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
(I,S,L,T): analysis_default: NA, NA, 0.0463187, 0.0463187
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     2|     2|    -0.00|    17|    17|     0|     0|     0.53|     0.00|       0|       0|       0| 68.33%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.53|     0.00|       1|       0|       1| 68.37%| 0:00:00.0|  1998.0M|
|     0|     0|     0.00|     0|     0|     0.00|    17|    17|     0|     0|     0.53|     0.00|       0|       0|       0| 68.37%| 0:00:00.0|  1998.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1998.0M) ***

(I,S,L,T): analysis_default: NA, NA, 0.0463512, 0.0463512
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*** DrvOpt #6 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:16.7/0:01:22.6 (0.9), mem = 1963.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:17 mem=1963.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 2.849%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1963.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 1.14 um, max move: 1.14 um
	Max move on inst (v/alu/FE_OFC22_in1_reg_out_0): (48.26, 57.12) --> (47.12, 57.12)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1963.7MB
Summary Report:
Instances move: 1 (out of 1503 movable)
Instances flipped: 0
Mean displacement: 1.14 um
Max displacement: 1.14 um (Instance: v/alu/FE_OFC22_in1_reg_out_0) (48.26, 57.12) -> (47.12, 57.12)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1963.7MB
*** Finished refinePlace (0:01:17 mem=1963.7M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Begin checking placement ... (start mem=1963.7M, init mem=1963.7M)
*info: Placed = 1507           (Fixed = 4)
*info: Unplaced = 0           
Placement Density:68.37%(2168/3171)
Placement Density (including fixed std cells):68.37%(2168/3171)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1963.7M)
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1124.4M, totSessionCpu=0:01:17 **

------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.526  |  0.000  |  2.677  |  2.584  |   N/A   |  0.526  |  2.717  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.372%
------------------------------------------------------------------
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Begin: Leakage Power Optimization
OptDebug: Start of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

Begin: Core Leakage Power Optimization
*** PowerOpt #4 [begin] : totSession cpu/real = 0:01:16.9/0:01:22.8 (0.9), mem = 1914.0M
(I,S,L,T): analysis_default: NA, NA, 0.0463512, 0.0463512
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   68.37%|        -|   0.000|   0.000|   0:00:00.0| 1914.0M|
|   68.37%|        0|   0.000|   0.000|   0:00:00.0| 1933.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.37
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0
End: Core Leakage Power Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
(I,S,L,T): analysis_default: NA, NA, 0.0463512, 0.0463512
(I,S,L) ClockInsts: analysis_default: NA, NA, 0.000529784
*** PowerOpt #4 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:17.7/0:01:23.6 (0.9), mem = 1933.1M
*** Starting refinePlace (0:01:18 mem=1933.1M) ***
Total net bbox length = 1.861e+04 (1.055e+04 8.061e+03) (ext = 4.750e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1933.1MB
Summary Report:
Instances move: 0 (out of 1503 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.861e+04 (1.055e+04 8.061e+03) (ext = 4.750e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1933.1MB
*** Finished refinePlace (0:01:18 mem=1933.1M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1933.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1933.1M) ***
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+--------------------------------+-----+-----+
|Path Group                      |  WNS|  TNS|
+--------------------------------+-----+-----+
|In2Out In2Reg R..Reg2Out default|0.526|0.000|
|Reg2Reg                         |2.717|0.000|
|HEPG                            |2.717|0.000|
|All Paths                       |0.526|0.000|
+--------------------------------+-----+-----+

End: Leakage Power Optimization (cpu=0:00:01, real=0:00:01, mem=1885.01M, totSessionCpu=0:01:18).
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1125.7M, totSessionCpu=0:01:18 **

Active setup views:
 analysis_default
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'ProcDpathAluWrapper' of instances=1507 and nets=1689 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design ProcDpathAluWrapper.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1843.016M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: ProcDpathAluWrapper
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1848.54)
Total number of fetched objects 1724
End delay calculation. (MEM=1915.96 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1915.96 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:19 mem=1916.0M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] Read 2069 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 2069
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 268
[NR-eGR] Read numTotalNets=1650  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1645 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1645 net(s) in layer range [2, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 1.57% V. EstWL: 2.090060e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)        54( 0.62%)         5( 0.06%)   ( 0.68%) 
[NR-eGR]  metal3  (3)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal4  (4)        26( 0.30%)         0( 0.00%)   ( 0.30%) 
[NR-eGR]  metal5  (5)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               83( 0.19%)         5( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.16% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.19% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1915.96 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./reports
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 1119.7M, totSessionCpu=0:01:19 **
Using report_power -leakage to report leakage power.
Using Power View: analysis_default.

Begin Power Analysis

             0V	    VGND
             0V	    VSS
             0V	    VPWR
           1.1V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 10%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 20%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 30%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 40%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 50%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 60%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 70%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 80%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 90%

Finished Levelizing
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)

Starting Activity Propagation
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 10%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 20%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 30%

Finished Activity Propagation
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 1
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
LOGIC0_X1                                 internal power, leakge power, 



Starting Calculating power
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)
 ... Calculating leakage power
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 10%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 20%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 30%
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT): 40%

Finished Calculating power
2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1120.11MB/2995.32MB/1122.18MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 20.12-s088_1 (64bit) 11/06/2020 10:29 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Apr-13 15:26:21 (2023-Apr-13 19:26:21 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: ProcDpathAluWrapper

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        1.1 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./reports/ProcDpathAluWrapper_postCTS.power -leakage

*

-----------------------------------------------------------------------------------------

  3 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance v/in0_reg/clk_gate_q_reg/LTIELO (LOGIC0_X1) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance v/in1_reg/clk_gate_q_reg/LTIELO (LOGIC0_X1) has no static power. 

** WARN:  (VOLTUS_POWR-2152): Instance v/fn_reg/clk_gate_q_reg/LTIELO (LOGIC0_X1) has no static power. 

*



Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.04974335
-----------------------------------------------------------------------------------------
Sequential                       0.00566       11.38
Macro                                  0           0
IO                                     0           0
Combinational                    0.04357        87.6
Clock (Combinational)          1.121e-05     0.02254
Clock (Sequential)             0.0004982       1.002
-----------------------------------------------------------------------------------------
Total                            0.04974         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1    0.04974         100


Clock                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
ideal_clock                    0.0005095       1.024
-----------------------------------------------------------------------------------------
Clock: ideal_clock
Clock Period: 0.003000 usec 
Clock Toggle Rate:   666.6667 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1120.36MB/2995.32MB/1122.18MB)


Output file is ./reports/ProcDpathAluWrapper_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 analysis_default 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |Reg2ClkGate                                       |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | default | In2Out  | In2Reg  |1:Reg..te| Reg2Out | Reg2Reg |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.526  |  0.000  |  2.677  |  2.584  |   N/A   |  0.526  |  2.717  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |    0    |
|          All Paths:|   111   |    0    |    1    |   74    |   N/A   |   36    |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     17 (17)      |    -16     |     19 (19)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.372%
Routing Overflow: 0.00% H and 0.19% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:22, mem = 1120.9M, totSessionCpu=0:01:19 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 6 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:24.8/0:00:26.5 (0.9), totSession cpu/real = 0:01:19.1/0:01:26.8 (0.9), mem = 1885.2M
#% End ccopt_design (date=04/13 15:26:23, total cpu=0:00:24.8, real=0:00:26.0, peak res=1144.3M, current mem=1059.7M)
# if {$env(hold_slack)!="undefined"} {
  if {$env(setup_slack)!="undefined"} {
    setOptMode -fixFanoutLoad true -addInstancePrefix PostCTS_hold -addNetPrefix PostCTS_hold
    setOptMode -holdFixingCells $ADK_BUF_CELL_LIST
    setOptMode -holdTargetSlack $env(hold_slack) -setupTargetSlack $env(setup_slack)
    optDesign -postCTS -hold -outDir ./reports -prefix postCTS_hold
  } else {
    puts "PERFORMING NO HOLD TIME FIXING: Please provide both a setup and hold slack to brg-cadence-innovus-pnr"
  }
}
# setNanoRouteMode -drouteUseMultiCutViaEffort low
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort low
# setNanoRouteMode -routeAntennaCellName       ANTENNA
<CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
# setNanoRouteMode -routeInsertAntennaDiode    true
<CMD> setNanoRouteMode -routeInsertAntennaDiode true
# setNanoRouteMode -routeWithEco               true
<CMD> setNanoRouteMode -routeWithEco true
# setNanoRouteMode -routeWithTimingDriven      true
<CMD> setNanoRouteMode -routeWithTimingDriven true
# setNanoRouteMode -routeWithSiDriven          true 
<CMD> setNanoRouteMode -routeWithSiDriven true
# routeDesign
<CMD> routeDesign
#% Begin routeDesign (date=04/13 15:26:23, mem=1059.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1059.75 (MB), peak = 1144.27 (MB)
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -droutePostRouteSpreadWire                     true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMultiCutViaEffort                    low
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithEco                                  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             false
setDesignMode -bottomRoutingLayer                               2
setDesignMode -powerEffort                                      high
setDesignMode -process                                          45
setDesignMode -propagateActivity                                true
setDesignMode -topRoutingLayer                                  7
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#typical has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1836.2M, init mem=1821.0M)
*info: Placed = 1507           (Fixed = 4)
*info: Unplaced = 0           
Placement Density:68.37%(2168/3171)
Placement Density (including fixed std cells):68.37%(2168/3171)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1821.0M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1821.0M) ***
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=04/13 15:26:23, mem=1059.8M)

globalDetailRoute

#Start globalDetailRoute on Thu Apr 13 15:26:23 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=1689)
#NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 39 (skipped).
#Total number of routable nets = 1650.
#Total number of nets in the design = 1689.
#1645 routable nets do not have any wires.
#5 routable nets have routed wires.
#1645 nets will be global routed.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Apr 13 15:26:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 1685 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1061.62 (MB), peak = 1144.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1064.64 (MB), peak = 1144.27 (MB)
#
#Finished routing data preparation on Thu Apr 13 15:26:24 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.46 (MB)
#Total memory = 1064.68 (MB)
#Peak memory = 1144.27 (MB)
#
#
#Start global routing on Thu Apr 13 15:26:24 2023
#
#
#Start global routing initialization on Thu Apr 13 15:26:24 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Apr 13 15:26:24 2023
#
#Start routing resource analysis on Thu Apr 13 15:26:24 2023
#
#Routing resource analysis is done on Thu Apr 13 15:26:24 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         936           0        3906    16.18%
#  metal2         V         692           0        3906     0.00%
#  metal3         H         936           0        3906     0.00%
#  metal4         V         469           0        3906     0.00%
#  metal5         H         467           0        3906     0.00%
#  metal6         V         120         349        3906    57.96%
#  metal7         H          36         120        3906    67.23%
#  metal8         V         156           0        3906     0.00%
#  metal9         H          62           0        3906     1.61%
#  metal10        V          61           0        3906     3.17%
#  --------------------------------------------------------------
#  Total                   3935      15.13%       39060    14.62%
#
#  5 nets (0.30%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Apr 13 15:26:24 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.64 (MB), peak = 1144.27 (MB)
#
#
#Global routing initialization is done on Thu Apr 13 15:26:24 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1065.70 (MB), peak = 1144.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1075.24 (MB), peak = 1144.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1076.61 (MB), peak = 1144.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 39 (skipped).
#Total number of routable nets = 1650.
#Total number of nets in the design = 1689.
#
#1650 routable nets have routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1645  
#-----------------------------
#        Total            1645  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5            1645  
#------------------------------------------------
#        Total                  5            1645  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       88(2.25%)     41(1.05%)     12(0.31%)      1(0.03%)   (3.64%)
#  metal3       61(1.56%)      0(0.00%)      0(0.00%)      0(0.00%)   (1.56%)
#  metal4      144(3.69%)      0(0.00%)      0(0.00%)      0(0.00%)   (3.69%)
#  metal5       26(0.67%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.67%)
#  metal6       10(0.61%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.61%)
#  metal7        1(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    330(0.98%)     41(0.12%)     12(0.04%)      1(0.00%)   (1.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.26% H + 0.88% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal2(V)    |             18.00 |             28.00 |    61.60    39.20    84.00    89.60 |
[hotspot] |   metal3(H)    |             10.00 |             11.00 |    61.60    50.40    84.00    78.40 |
[hotspot] |   metal4(V)    |             36.00 |             36.00 |    50.40    44.80    89.60    84.00 |
[hotspot] |   metal5(H)    |              1.00 |              2.00 |    78.40    50.40    84.00    56.00 |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal4)    36.00 | (metal4)    36.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |             27.00 |             31.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 27.00/31.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    50.40    44.80    89.60    89.60 |       31.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    50.40    56.00    56.00    67.20 |        2.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    50.40    44.80    56.00    50.40 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    84.00    44.80    89.60    50.40 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 27140 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 55 um.
#Total wire length on LAYER metal2 = 4237 um.
#Total wire length on LAYER metal3 = 12068 um.
#Total wire length on LAYER metal4 = 4201 um.
#Total wire length on LAYER metal5 = 4795 um.
#Total wire length on LAYER metal6 = 1109 um.
#Total wire length on LAYER metal7 = 139 um.
#Total wire length on LAYER metal8 = 399 um.
#Total wire length on LAYER metal9 = 139 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12529
#Up-Via Summary (total 12529):
#           
#-----------------------
# metal1           5473
# metal2           4040
# metal3           1794
# metal4            835
# metal5            292
# metal6             44
# metal7             39
# metal8             12
#-----------------------
#                 12529 
#
#Max overcon = 7 tracks.
#Total overcon = 1.14%.
#Worst layer Gcell overcon rate = 3.69%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 12.01 (MB)
#Total memory = 1076.69 (MB)
#Peak memory = 1144.27 (MB)
#
#Finished global routing on Thu Apr 13 15:26:27 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.19 (MB), peak = 1144.27 (MB)
#Start Track Assignment.
#Done with 3332 horizontal wires in 2 hboxes and 2446 vertical wires in 2 hboxes.
#Done with 805 horizontal wires in 2 hboxes and 495 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 28463 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 1107 um.
#Total wire length on LAYER metal2 = 4144 um.
#Total wire length on LAYER metal3 = 12452 um.
#Total wire length on LAYER metal4 = 4088 um.
#Total wire length on LAYER metal5 = 4878 um.
#Total wire length on LAYER metal6 = 1108 um.
#Total wire length on LAYER metal7 = 138 um.
#Total wire length on LAYER metal8 = 404 um.
#Total wire length on LAYER metal9 = 144 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12529
#Up-Via Summary (total 12529):
#           
#-----------------------
# metal1           5473
# metal2           4040
# metal3           1794
# metal4            835
# metal5            292
# metal6             44
# metal7             39
# metal8             12
#-----------------------
#                 12529 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1076.43 (MB), peak = 1144.27 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 19.30 (MB)
#Total memory = 1076.43 (MB)
#Peak memory = 1144.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.0% of the total area was rechecked for DRC, and 52.0% required routing.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        3        4
#	Totals        1        3        4
#1503 out of 1507 instances (99.7%) need to be verified(marked ipoed), dirty area = 14.0%.
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        3        4
#	Totals        1        3        4
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1085.30 (MB), peak = 1144.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.98 (MB), peak = 1144.27 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 26786 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 678 um.
#Total wire length on LAYER metal2 = 6678 um.
#Total wire length on LAYER metal3 = 11345 um.
#Total wire length on LAYER metal4 = 3409 um.
#Total wire length on LAYER metal5 = 3491 um.
#Total wire length on LAYER metal6 = 631 um.
#Total wire length on LAYER metal7 = 63 um.
#Total wire length on LAYER metal8 = 354 um.
#Total wire length on LAYER metal9 = 139 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12546
#Up-Via Summary (total 12546):
#           
#-----------------------
# metal1           5690
# metal2           4709
# metal3           1406
# metal4            511
# metal5            140
# metal6             39
# metal7             41
# metal8             10
#-----------------------
#                 12546 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 7.43 (MB)
#Total memory = 1083.86 (MB)
#Peak memory = 1144.27 (MB)
#
#Start Post Route via swapping...
#54.57% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1082.67 (MB), peak = 1144.27 (MB)
#CELL_VIEW ProcDpathAluWrapper,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 26786 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 678 um.
#Total wire length on LAYER metal2 = 6678 um.
#Total wire length on LAYER metal3 = 11345 um.
#Total wire length on LAYER metal4 = 3409 um.
#Total wire length on LAYER metal5 = 3491 um.
#Total wire length on LAYER metal6 = 631 um.
#Total wire length on LAYER metal7 = 63 um.
#Total wire length on LAYER metal8 = 354 um.
#Total wire length on LAYER metal9 = 139 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12546
#Up-Via Summary (total 12546):
#           
#-----------------------
# metal1           5690
# metal2           4709
# metal3           1406
# metal4            511
# metal5            140
# metal6             39
# metal7             41
# metal8             10
#-----------------------
#                 12546 
#
#detailRoute Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 6.24 (MB)
#Total memory = 1082.68 (MB)
#Peak memory = 1144.27 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = -24.52 (MB)
#Total memory = 1035.33 (MB)
#Peak memory = 1144.27 (MB)
#Number of warnings = 1
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Apr 13 15:26:36 2023
#
% End globalDetailRoute (date=04/13 15:26:36, total cpu=0:00:12.3, real=0:00:13.0, peak res=1076.3M, current mem=1030.8M)
#Default setup view is reset to analysis_default.
#Default setup view is reset to analysis_default.
#routeDesign: cpu time = 00:00:12, elapsed time = 00:00:13, memory = 1027.74 (MB), peak = 1144.27 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=04/13 15:26:36, total cpu=0:00:12.5, real=0:00:13.0, peak res=1076.3M, current mem=1027.7M)
# setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire true -routeWithTimingDriven false
# routeDesign -wireOpt
<CMD> routeDesign -wireOpt
#% Begin routeDesign (date=04/13 15:26:36, mem=1027.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.74 (MB), peak = 1144.27 (MB)
**INFO: User settings:
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -droutePostRouteSpreadWire                     true
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseMultiCutViaEffort                    low
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeAntennaCellName                          ANTENNA
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeWithEco                                  true
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -routeWithViaInPin                             false
setDesignMode -bottomRoutingLayer                               2
setDesignMode -powerEffort                                      high
setDesignMode -process                                          45
setDesignMode -propagateActivity                                true
setDesignMode -topRoutingLayer                                  7
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1789.6M, init mem=1789.6M)
*info: Placed = 1507           (Fixed = 4)
*info: Unplaced = 0           
Placement Density:68.37%(2168/3171)
Placement Density (including fixed std cells):68.37%(2168/3171)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1789.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1789.6M) ***
% Begin detailRoute (date=04/13 15:26:36, mem=1028.0M)

detailRoute

#Start detailRoute on Thu Apr 13 15:26:36 2023
#
#num needed restored net=0
#need_extraction net=0 (total=1689)
#NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
#Start routing data preparation on Thu Apr 13 15:26:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 1685 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.33 (MB), peak = 1144.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.45 (MB), peak = 1144.27 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Apr 13 15:26:36 2023
#
#
#Start Post Route Wire Spread.
#Done with 824 horizontal wires in 4 hboxes and 247 vertical wires in 4 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 27087 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 679 um.
#Total wire length on LAYER metal2 = 6714 um.
#Total wire length on LAYER metal3 = 11483 um.
#Total wire length on LAYER metal4 = 3440 um.
#Total wire length on LAYER metal5 = 3571 um.
#Total wire length on LAYER metal6 = 635 um.
#Total wire length on LAYER metal7 = 63 um.
#Total wire length on LAYER metal8 = 359 um.
#Total wire length on LAYER metal9 = 142 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12546
#Up-Via Summary (total 12546):
#           
#-----------------------
# metal1           5690
# metal2           4709
# metal3           1406
# metal4            511
# metal5            140
# metal6             39
# metal7             41
# metal8             10
#-----------------------
#                 12546 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.39 (MB), peak = 1144.27 (MB)
#CELL_VIEW ProcDpathAluWrapper,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 27087 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 679 um.
#Total wire length on LAYER metal2 = 6714 um.
#Total wire length on LAYER metal3 = 11483 um.
#Total wire length on LAYER metal4 = 3440 um.
#Total wire length on LAYER metal5 = 3571 um.
#Total wire length on LAYER metal6 = 635 um.
#Total wire length on LAYER metal7 = 63 um.
#Total wire length on LAYER metal8 = 359 um.
#Total wire length on LAYER metal9 = 142 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12546
#Up-Via Summary (total 12546):
#           
#-----------------------
# metal1           5690
# metal2           4709
# metal3           1406
# metal4            511
# metal5            140
# metal6             39
# metal7             41
# metal8             10
#-----------------------
#                 12546 
#
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -3.34 (MB)
#Total memory = 1024.66 (MB)
#Peak memory = 1144.27 (MB)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Apr 13 15:26:37 2023
#
% End detailRoute (date=04/13 15:26:37, total cpu=0:00:00.6, real=0:00:01.0, peak res=1028.0M, current mem=1023.8M)
#Default setup view is reset to analysis_default.
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1023.76 (MB), peak = 1144.27 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

#% End routeDesign (date=04/13 15:26:37, total cpu=0:00:00.7, real=0:00:01.0, peak res=1028.0M, current mem=1023.8M)
# setNanoRouteMode -droutePostRouteSpreadWire false
<CMD> setNanoRouteMode -droutePostRouteSpreadWire false
# setExtractRCMode -engine postRoute -effortLevel low
<CMD> setExtractRCMode -engine postRoute -effortLevel low
# setNanoRouteMode -drouteStartIteration  0
<CMD> setNanoRouteMode -drouteStartIteration 0
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
# setNanoRouteMode -drouteEndIteration    0
<CMD> setNanoRouteMode -drouteEndIteration 0
# detailRoute
<CMD> detailRoute
#% Begin detailRoute (date=04/13 15:26:37, mem=1023.8M)

detailRoute

#Start detailRoute on Thu Apr 13 15:26:37 2023
#
#num needed restored net=0
#need_extraction net=0 (total=1689)
#NanoRoute Version 20.12-s088_1 NR201104-1900/20_12-UB
#Start routing data preparation on Thu Apr 13 15:26:37 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 1685 nets.
#Voltage range [1.100 - 1.100] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1028.70 (MB), peak = 1144.27 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.82 (MB), peak = 1144.27 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.93 (MB), peak = 1144.27 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 27087 um.
#Total half perimeter of net bounding box = 20002 um.
#Total wire length on LAYER metal1 = 679 um.
#Total wire length on LAYER metal2 = 6714 um.
#Total wire length on LAYER metal3 = 11483 um.
#Total wire length on LAYER metal4 = 3440 um.
#Total wire length on LAYER metal5 = 3571 um.
#Total wire length on LAYER metal6 = 635 um.
#Total wire length on LAYER metal7 = 63 um.
#Total wire length on LAYER metal8 = 359 um.
#Total wire length on LAYER metal9 = 142 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 12546
#Up-Via Summary (total 12546):
#           
#-----------------------
# metal1           5690
# metal2           4709
# metal3           1406
# metal4            511
# metal5            140
# metal6             39
# metal7             41
# metal8             10
#-----------------------
#                 12546 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.94 (MB)
#Total memory = 1030.80 (MB)
#Peak memory = 1144.27 (MB)
#
#detailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.42 (MB)
#Total memory = 1028.18 (MB)
#Peak memory = 1144.27 (MB)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Apr 13 15:26:37 2023
#
#% End detailRoute (date=04/13 15:26:37, total cpu=0:00:00.4, real=0:00:00.0, peak res=1027.6M, current mem=1027.6M)
# setNanoRouteMode -drouteStartIteration  default
<CMD> setNanoRouteMode -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
# setNanoRouteMode -drouteEndIteration    default
<CMD> setNanoRouteMode -drouteEndIteration default
# if {$env(hold_slack)!="undefined"} {
  if {$env(setup_slack)!="undefined"} {
    optDesign -postRoute -hold -outDir ./reports -prefix postRoute_hold
  }
}
### End verbose source output for 'scripts/main.tcl'.
<CMD> getVersion
<CMD> saveDesign ./checkpoints/design.checkpoint/save.enc -user_path
#% Begin save design ... (date=04/13 15:26:37, mem=1027.8M)
% Begin Save ccopt configuration ... (date=04/13 15:26:37, mem=1030.8M)
% End Save ccopt configuration ... (date=04/13 15:26:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.6M, current mem=1031.6M)
% Begin Save netlist data ... (date=04/13 15:26:37, mem=1031.6M)
Writing Binary DB to ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.v.bin in single-threaded mode...
% End Save netlist data ... (date=04/13 15:26:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1032.0M, current mem=1032.0M)
Saving symbol-table file ...
Saving congestion map file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.route.congmap.gz ...
% Begin Save AAE data ... (date=04/13 15:26:38, mem=1032.6M)
Saving AAE Data ...
AAE DB initialization (MEM=1816.73 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=04/13 15:26:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.1M, current mem=1033.1M)
Saving preference file ./checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=04/13 15:26:38, mem=1033.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=04/13 15:26:38, total cpu=0:00:00.0, real=0:00:01.0, peak res=1033.8M, current mem=1033.8M)
Saving PG file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.pg.gz, version#2, (Created by Innovus v20.12-s088_1 on Thu Apr 13 15:26:39 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1817.3M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=04/13 15:26:39, mem=1033.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=04/13 15:26:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.9M, current mem=1033.9M)
% Begin Save routing data ... (date=04/13 15:26:39, mem=1033.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1817.3M) ***
% End Save routing data ... (date=04/13 15:26:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.1M, current mem=1034.1M)
Saving property file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1820.3M) ***
#Saving pin access data to file ./checkpoints/design.checkpoint/save.enc.dat/ProcDpathAluWrapper.apa ...
#
% Begin Save power constraints data ... (date=04/13 15:26:39, mem=1034.6M)
% End Save power constraints data ... (date=04/13 15:26:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=1034.6M, current mem=1034.6M)
typical
Generated self-contained design save.enc.dat
#% End save design ... (date=04/13 15:26:40, total cpu=0:00:00.9, real=0:00:03.0, peak res=1038.3M, current mem=1038.3M)
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1829.375M, initial mem = 397.527M) ***
*** Message Summary: 139 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:01:34, real=0:01:44, mem=1829.4M) ---
