/*
 * Generated by Bluespec Compiler, version 2017.07.A (build 1da80f1, 2017-07-21)
 * 
 * On Wed May 23 15:31:51 GMT 2018
 * 
 */
#include "bluesim_primitives.h"
#include "mkTestbench.h"


/* String declarations */
static std::string const __str_literal_1("%d\n", 3u);


/* Constructor */
MOD_mkTestbench::MOD_mkTestbench(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_counter(simHdl, "counter", this),
    INST_state(simHdl, "state", this, 8u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 8u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTestbench::init_symbols_0()
{
  init_symbol(&symbols[0u], "CAN_FIRE_RL_rl_start", SYM_DEF, &DEF_CAN_FIRE_RL_rl_start, 1u);
  init_symbol(&symbols[1u], "CAN_FIRE_RL_rl_work", SYM_DEF, &DEF_CAN_FIRE_RL_rl_work, 1u);
  init_symbol(&symbols[2u], "counter", SYM_MODULE, &INST_counter);
  init_symbol(&symbols[3u], "RL_rl_start", SYM_RULE);
  init_symbol(&symbols[4u], "RL_rl_work", SYM_RULE);
  init_symbol(&symbols[5u], "state", SYM_MODULE, &INST_state);
  init_symbol(&symbols[6u], "WILL_FIRE_RL_rl_start", SYM_DEF, &DEF_WILL_FIRE_RL_rl_start, 1u);
  init_symbol(&symbols[7u], "WILL_FIRE_RL_rl_work", SYM_DEF, &DEF_WILL_FIRE_RL_rl_work, 1u);
}


/* Rule actions */

void MOD_mkTestbench::RL_rl_start()
{
  INST_counter.METH_load_rs1((tUInt8)5u);
  INST_state.METH_write((tUInt8)1u);
}

void MOD_mkTestbench::RL_rl_work()
{
  tUInt8 DEF_x__h250;
  tUInt8 DEF_counter_read_rs1_OR_counter_read_count_EQ_8___d7;
  DEF_x__h250 = INST_counter.METH_read_count();
  DEF_counter_read_rs1_OR_counter_read_count_EQ_8___d7 = INST_counter.METH_read_rs1() || DEF_x__h250 == (tUInt8)8u;
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_counter_read_rs1_OR_counter_read_count_EQ_8___d7)
      dollar_display(sim_hdl, this, "s,8", &__str_literal_1, DEF_x__h250);
    if (DEF_counter_read_rs1_OR_counter_read_count_EQ_8___d7)
      dollar_finish(sim_hdl, "32", 1u);
  }
  INST_counter.METH_increment_count();
  INST_counter.METH_leftshift_rs1((tUInt8)1u);
}


/* Methods */


/* Reset routines */

void MOD_mkTestbench::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_state.reset_RST(ARG_rst_in);
  INST_counter.reset_RST_N(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTestbench::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTestbench::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_counter.dump_state(indent + 2u);
  INST_state.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTestbench::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 6u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rl_start", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "CAN_FIRE_RL_rl_work", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_start", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_work", 1u);
  num = INST_state.dump_VCD_defs(num);
  if (levels != 1u)
  {
    unsigned int l = levels == 0u ? 0u : levels - 1u;
    num = INST_counter.dump_VCD_defs(l);
  }
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTestbench::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
  if (levels != 1u)
    vcd_submodules(dt, levels - 1u, backing);
}

void MOD_mkTestbench::vcd_defs(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_CAN_FIRE_RL_rl_start) != DEF_CAN_FIRE_RL_rl_start)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rl_start, 1u);
	backing.DEF_CAN_FIRE_RL_rl_start = DEF_CAN_FIRE_RL_rl_start;
      }
      ++num;
      if ((backing.DEF_CAN_FIRE_RL_rl_work) != DEF_CAN_FIRE_RL_rl_work)
      {
	vcd_write_val(sim_hdl, num, DEF_CAN_FIRE_RL_rl_work, 1u);
	backing.DEF_CAN_FIRE_RL_rl_work = DEF_CAN_FIRE_RL_rl_work;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_start) != DEF_WILL_FIRE_RL_rl_start)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_start, 1u);
	backing.DEF_WILL_FIRE_RL_rl_start = DEF_WILL_FIRE_RL_rl_start;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_work) != DEF_WILL_FIRE_RL_rl_work)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_work, 1u);
	backing.DEF_WILL_FIRE_RL_rl_work = DEF_WILL_FIRE_RL_rl_work;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rl_start, 1u);
      backing.DEF_CAN_FIRE_RL_rl_start = DEF_CAN_FIRE_RL_rl_start;
      vcd_write_val(sim_hdl, num++, DEF_CAN_FIRE_RL_rl_work, 1u);
      backing.DEF_CAN_FIRE_RL_rl_work = DEF_CAN_FIRE_RL_rl_work;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_start, 1u);
      backing.DEF_WILL_FIRE_RL_rl_start = DEF_WILL_FIRE_RL_rl_start;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_work, 1u);
      backing.DEF_WILL_FIRE_RL_rl_work = DEF_WILL_FIRE_RL_rl_work;
    }
}

void MOD_mkTestbench::vcd_prims(tVCDDumpType dt, MOD_mkTestbench &backing)
{
  INST_state.dump_VCD(dt, backing.INST_state);
}

void MOD_mkTestbench::vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkTestbench &backing)
{
  INST_counter.dump_VCD(dt, levels, backing.INST_counter);
}
