
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys HDL Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Verilog Compiler, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"/home/vagrant/gowin/SynplifyPro/lib/generic/gw1n.v" (library work)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/vagrant/gowin/SynplifyPro/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v" (library work)
Verilog syntax check successful!
File /home/vagrant/workspace/verilogLeson/blink002/src/blink.v changed - recompiling
Selecting top level module SHIFT_RESISTER
@N: CG364 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":1:7:1:20|Synthesizing module SHIFT_RESISTER in library work.
@N: CG179 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":100:14:100:19|Removing redundant assignment.
@N: CG179 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":101:14:101:19|Removing redundant assignment.
@N: CG179 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":102:14:102:19|Removing redundant assignment.
@N: CG179 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":103:14:103:19|Removing redundant assignment.
Running optimization stage 1 on SHIFT_RESISTER .......
Running optimization stage 2 on SHIFT_RESISTER .......
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[17] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[18] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[19] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[20] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[21] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[22] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Register bit counter[23] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[5] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[6] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[7] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[8] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[9] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[10] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[11] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[12] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[13] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[14] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[15] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[16] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[17] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[18] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[19] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[20] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[21] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[22] is always 0.
@N: CL189 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Register bit counter2[23] is always 0.
@W: CL279 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":42:2:42:7|Pruning register bits 23 to 5 of counter2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":35:2:35:7|Pruning register bits 23 to 17 of counter[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:12 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.09G-Beta2
Install: /home/vagrant/gowin/SynplifyPro
OS: Ubuntu 19.04
Hostname: vagrant
max virtual memory: unlimited (bytes)
max user processes: 3744
max stack size: 8388608 (bytes)


Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2019q3p1, Build 210R, Built Jan  7 2020 09:30:25

@N|Running in 64-bit mode
@N: NF107 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":1:7:1:20|Selected library: work cell: SHIFT_RESISTER view verilog as top level
@N: NF107 :"/home/vagrant/workspace/verilogLeson/blink002/src/blink.v":1:7:1:20|Selected library: work cell: SHIFT_RESISTER view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 126MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:13 2020

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/vagrant/workspace/verilogLeson/blink002/impl/synthesize/rev_1/synwork/blink002_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 35MB peak: 35MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  5 13:59:13 2020

###########################################################]
