{"version":"1.1.0","info":[["/home/jitesh/Desktop/JFPU/src-systemverilog/addition_normalizer_ver2.sv",[[],null,0]],["/home/jitesh/Desktop/JFPU/src-systemverilog/addition_normalizer.sv",[[[[[["addition_normalizer",[[3,0],[3,53]],[[3,7],[3,26]],[],["module"]],[35,0]],[[["in_e",[[3,27],[3,31]],[[3,27],[3,31]],["addition_normalizer"],["port"]],["in_m",[[3,33],[3,37]],[[3,33],[3,37]],["addition_normalizer"],["port","in_e"]],["out_e",[[3,39],[3,44]],[[3,39],[3,44]],["addition_normalizer"],["port","in_m"]],["out_m",[[3,46],[3,51]],[[3,46],[3,51]],["addition_normalizer"],["port","out_e"]],["in_e",[[4,8],[4,24]],[[4,20],[4,24]],["addition_normalizer"],["port","logic"]],["in_m",[[5,8],[5,25]],[[5,21],[5,25]],["addition_normalizer"],["port","logic"]],["out_m",[[6,9],[6,27]],[[6,22],[6,27]],["addition_normalizer"],["port","logic"]],["out_e",[[7,9],[7,26]],[[7,21],[7,26]],["addition_normalizer"],["port","logic"]],["i",[[9,2],[9,11]],[[9,10],[9,11]],["addition_normalizer"],["variable","integer"]],["binary_i",[[10,2],[10,22]],[[10,14],[10,22]],["addition_normalizer"],["variable","logic"]],["binary_eq",[[11,2],[11,22]],[[11,13],[11,22]],["addition_normalizer"],["variable","logic"]]]]]]],null,0]],["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[null,[],null,null,[["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_divider.sv",[[[[[["divider",[[7,0],[7,25]],[[7,7],[7,14]],[],["module"]],[189,0]],[[["a",[[7,16],[7,17]],[[7,16],[7,17]],["divider"],["port"]],["b",[[7,18],[7,19]],[[7,18],[7,19]],["divider"],["port","a"]],["out",[[7,20],[7,23]],[[7,20],[7,23]],["divider"],["port","b"]],["a",[[10,6],[10,19]],[[10,18],[10,19]],["divider"],["port","logic"]],["b",[[11,6],[11,19]],[[11,18],[11,19]],["divider"],["port","logic"]],["out",[[12,7],[12,22]],[[12,19],[12,22]],["divider"],["port","logic"]],["a_sign",[[17,0],[17,12]],[[17,6],[17,12]],["divider"],["variable","logic"]],["a_exponent",[[18,0],[18,21]],[[18,11],[18,21]],["divider"],["variable","logic"]],["a_mantissa",[[19,0],[19,22]],[[19,12],[19,22]],["divider"],["variable","logic"]],["b_sign",[[22,0],[22,12]],[[22,6],[22,12]],["divider"],["variable","logic"]],["b_exponent",[[23,0],[23,21]],[[23,11],[23,21]],["divider"],["variable","logic"]],["b_mantissa",[[24,0],[24,22]],[[24,12],[24,22]],["divider"],["variable","logic"]],["out_sign",[[27,0],[27,14]],[[27,6],[27,14]],["divider"],["variable","logic"]],["out_exponent",[[28,0],[28,23]],[[28,11],[28,23]],["divider"],["variable","logic"]],["out_mantissa",[[29,0],[29,24]],[[29,12],[29,24]],["divider"],["variable","logic"]],["d",[[32,0],[32,13]],[[32,12],[32,13]],["divider"],["variable","logic"]],["C1",[[34,0],[34,14]],[[34,12],[34,14]],["divider"],["variable","logic"]],["C2",[[37,0],[37,15]],[[37,13],[37,15]],["divider"],["variable","logic"]],["C3",[[40,0],[40,15]],[[40,13],[40,15]],["divider"],["variable","logic"]],["intermediate_op1",[[44,0],[44,29]],[[44,13],[44,29]],["divider"],["variable","logic"]],["intermediate_op2",[[45,0],[45,29]],[[45,13],[45,29]],["divider"],["variable","logic"]],["intermediate_op3",[[46,0],[46,29]],[[46,13],[46,29]],["divider"],["variable","logic"]],["intermediate_op4",[[47,0],[47,29]],[[47,13],[47,29]],["divider"],["variable","logic"]],["intermediate_op5",[[48,0],[48,29]],[[48,13],[48,29]],["divider"],["variable","logic"]],["x0",[[55,0],[55,15]],[[55,13],[55,15]],["divider"],["variable","logic"]],["x1",[[56,0],[56,15]],[[56,13],[56,15]],["divider"],["variable","logic"]],["x2",[[57,0],[57,15]],[[57,13],[57,15]],["divider"],["variable","logic"]],["x3",[[58,0],[58,15]],[[58,13],[58,15]],["divider"],["variable","logic"]]]]]]],null,0]],["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[null,[],null,null,[["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_sqrt.sv",[[[[[["adder",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[2,0],[7,2]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[2,7],[2,12]]],[],["module"]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[2,1]]],[[["a",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[4,4],[4,5]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[4,4],[4,5]]],["adder"],["port"]],["b",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[5,4],[5,5]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[5,4],[5,5]]],["adder"],["port","a"]],["out",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[6,4],[6,7]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[6,4],[6,7]]],["adder"],["port","b"]],["a",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[9,8],[9,22]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[9,21],[9,22]]],["adder"],["port","logic"]],["b",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[10,8],[10,22]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[10,21],[10,22]]],["adder"],["port","logic"]],["out",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[11,9],[11,25]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[11,22],[11,25]]],["adder"],["port","logic"]],["a_sign",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[16,2],[16,14]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[16,8],[16,14]]],["adder"],["variable","logic"]],["a_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[17,2],[17,24]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[17,14],[17,24]]],["adder"],["variable","logic"]],["a_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[18,2],[18,25]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[18,15],[18,25]]],["adder"],["variable","logic"]],["b_sign",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[21,2],[21,14]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[21,8],[21,14]]],["adder"],["variable","logic"]],["b_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[22,2],[22,24]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[22,14],[22,24]]],["adder"],["variable","logic"]],["b_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[23,2],[23,25]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[23,15],[23,25]]],["adder"],["variable","logic"]],["out_sign",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[26,2],[26,16]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[26,8],[26,16]]],["adder"],["variable","logic"]],["out_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[27,2],[27,26]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[27,14],[27,26]]],["adder"],["variable","logic"]],["out_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[28,2],[28,26]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[28,14],[28,26]]],["adder"],["variable","logic"]],["diff",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[31,2],[31,18]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[31,14],[31,18]]],["adder"],["variable","logic"]],["tmp_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[32,2],[32,27]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[32,15],[32,27]]],["adder"],["variable","logic"]],["tmp_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[33,2],[33,26]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[33,14],[33,26]]],["adder"],["variable","logic"]],["i_e",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[36,2],[36,17]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[36,14],[36,17]]],["adder"],["variable","logic"]],["i_m",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[37,2],[37,18]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[37,15],[37,18]]],["adder"],["variable","logic"]],["o_e",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[38,2],[38,17]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[38,14],[38,17]]],["adder"],["variable","logic"]],["o_m",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[39,2],[39,18]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[39,15],[39,18]]],["adder"],["variable","logic"]],["norm1",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[45,2],[45,48]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv",[[45,22],[45,27]]],["adder"],["instance","addition_normalizer"]]]]],[[["multiplier",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,0],[2,28]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,7],[2,17]]],[],["module"]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[0,75]]],[[["a",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,19],[2,20]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,19],[2,20]]],["multiplier"],["port"]],["b",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,21],[2,22]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,21],[2,22]]],["multiplier"],["port","a"]],["out",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,23],[2,26]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[2,23],[2,26]]],["multiplier"],["port","b"]],["a",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[4,6],[4,19]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[4,18],[4,19]]],["multiplier"],["port","logic"]],["b",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[5,6],[5,19]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[5,18],[5,19]]],["multiplier"],["port","logic"]],["out",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[6,7],[6,22]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[6,19],[6,22]]],["multiplier"],["port","logic"]],["a_sign",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[11,0],[11,12]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[11,6],[11,12]]],["multiplier"],["variable","logic"]],["a_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[12,0],[12,21]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[12,11],[12,21]]],["multiplier"],["variable","logic"]],["a_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[13,0],[13,22]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[13,12],[13,22]]],["multiplier"],["variable","logic"]],["b_sign",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[16,0],[16,12]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[16,6],[16,12]]],["multiplier"],["variable","logic"]],["b_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[17,0],[17,21]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[17,11],[17,21]]],["multiplier"],["variable","logic"]],["b_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[18,0],[18,22]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[18,12],[18,22]]],["multiplier"],["variable","logic"]],["out_sign",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[21,0],[21,14]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[21,6],[21,14]]],["multiplier"],["variable","logic"]],["out_exponent",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[22,0],[22,23]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[22,11],[22,23]]],["multiplier"],["variable","logic"]],["out_mantissa",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[23,0],[23,24]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[23,12],[23,24]]],["multiplier"],["variable","logic"]],["product",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[27,0],[27,19]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[27,12],[27,19]]],["multiplier"],["variable","logic"]],["i_e",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[30,2],[30,17]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[30,14],[30,17]]],["multiplier"],["variable","logic"]],["i_m",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[31,2],[31,18]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[31,15],[31,18]]],["multiplier"],["variable","logic"]],["o_e",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[32,2],[32,17]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[32,14],[32,17]]],["multiplier"],["variable","logic"]],["o_m",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[33,2],[33,18]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[33,15],[33,18]]],["multiplier"],["variable","logic"]],["norm",["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[43,2],[49,3]]],["file:///home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv",[[43,24],[43,28]]],["multiplier"],["instance","multiplier_normalizer"]]]]],[[["divider",[[7,0],[7,23]],[[7,7],[7,14]],[],["module"]],[90,8]],[[["a",[[7,16],[7,17]],[[7,16],[7,17]],["divider"],["port"]],["out",[[7,18],[7,21]],[[7,18],[7,21]],["divider"],["port","a"]],["a",[[10,6],[10,19]],[[10,18],[10,19]],["divider"],["port","logic"]],["out",[[11,7],[11,22]],[[11,19],[11,22]],["divider"],["port","logic"]],["value_root2",[[19,0],[19,24]],[[19,13],[19,24]],["divider"],["variable","logic"]],["biased_float",[[22,0],[22,24]],[[22,12],[22,24]],["divider"],["variable","logic"]],["value_half",[[24,0],[24,23]],[[24,13],[24,23]],["divider"],["variable","logic"]],["x0",[[29,0],[29,15]],[[29,13],[29,15]],["divider"],["variable","logic"]],["x1",[[31,0],[31,15]],[[31,13],[31,15]],["divider"],["variable","logic"]],["x2",[[32,0],[32,15]],[[32,13],[32,15]],["divider"],["variable","logic"]],["x3",[[34,0],[34,15]],[[34,13],[34,15]],["divider"],["variable","logic"]],["d1",[[38,0],[38,14]],[[38,12],[38,14]],["divider"],["variable","logic"]],["a1",[[39,0],[39,14]],[[39,12],[39,14]],["divider"],["variable","logic"]],["d2",[[41,0],[41,14]],[[41,12],[41,14]],["divider"],["variable","logic"]],["a2",[[42,0],[42,14]],[[42,12],[42,14]],["divider"],["variable","logic"]],["d3",[[44,0],[44,14]],[[44,12],[44,14]],["divider"],["variable","logic"]],["a3",[[45,0],[45,14]],[[45,12],[45,14]],["divider"],["variable","logic"]]]]]],["/home/jitesh/Desktop/JFPU/src-systemverilog/fp_adder.sv","/home/jitesh/Desktop/JFPU/src-systemverilog/fp_multiplier.sv"]],null,0]],["/home/jitesh/Desktop/JFPU/src-systemverilog/multiplier_normalizer.sv",[[[[[["multiplier_normalizer",[[1,0],[1,55]],[[1,7],[1,28]],[],["module"]],[33,0]],[[["in_e",[[1,29],[1,33]],[[1,29],[1,33]],["multiplier_normalizer"],["port"]],["in_m",[[1,35],[1,39]],[[1,35],[1,39]],["multiplier_normalizer"],["port","in_e"]],["out_e",[[1,41],[1,46]],[[1,41],[1,46]],["multiplier_normalizer"],["port","in_m"]],["out_m",[[1,48],[1,53]],[[1,48],[1,53]],["multiplier_normalizer"],["port","out_e"]],["in_e",[[2,7],[2,23]],[[2,19],[2,23]],["multiplier_normalizer"],["port","logic"]],["in_m",[[3,7],[3,24]],[[3,20],[3,24]],["multiplier_normalizer"],["port","logic"]],["out_e",[[4,8],[4,25]],[[4,20],[4,25]],["multiplier_normalizer"],["port","logic"]],["out_m",[[5,8],[5,26]],[[5,21],[5,26]],["multiplier_normalizer"],["port","logic"]],["i",[[8,0],[8,9]],[[8,8],[8,9]],["multiplier_normalizer"],["variable","integer"]],["binary_i",[[9,0],[9,20]],[[9,12],[9,20]],["multiplier_normalizer"],["variable","logic"]],["binary_eq",[[10,0],[10,20]],[[10,11],[10,20]],["multiplier_normalizer"],["variable","logic"]]]]]]],null,0]]]}