

================================================================
== Vivado HLS Report for 'doHistStrech'
================================================================
* Date:           Mon Nov 28 22:07:42 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        histogram_strech
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.328|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  76834|  76834|  76834|  76834|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  76826|  76826|        28|          1|          1|  76800|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    540|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      3|    1308|   1941|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    443|
|Register         |        0|      -|     822|    224|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    2130|   3148|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |doHistStrech_CRTL_BUS_s_axi_U  |doHistStrech_CRTL_BUS_s_axi  |        0|      0|   64|   72|
    |doHistStrech_fdivcud_U2        |doHistStrech_fdivcud         |        0|      0|  761|  994|
    |doHistStrech_fmulbkb_U1        |doHistStrech_fmulbkb         |        0|      3|  143|  321|
    |doHistStrech_sitodEe_U3        |doHistStrech_sitodEe         |        0|      0|  340|  554|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        0|      3| 1308| 1941|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |idxPixel_1_fu_211_p2                 |     +    |      0|  0|   24|          17|           1|
    |sh_assign_fu_293_p2                  |     +    |      0|  0|   15|           8|           9|
    |tmp_1_fu_194_p2                      |     -    |      0|  0|   15|           9|           9|
    |tmp_4_fu_249_p2                      |     -    |      0|  0|   15|           9|           9|
    |tmp_i_i_i_fu_307_p2                  |     -    |      0|  0|   15|           7|           8|
    |ap_block_pp0_stage0_01001            |    and   |      0|  0|    2|           1|           1|
    |ap_block_state34_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state35_io                  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state8_pp0_stage0_iter0     |    and   |      0|  0|    2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|    2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|    2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_last_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_last_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|    2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|    2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|    2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|    2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|    2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|    2|           1|           1|
    |exitcond_fu_205_p2                   |   icmp   |      0|  0|   18|          17|          17|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|    8|           2|           1|
    |r_V_fu_336_p2                        |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_pp0_stage0_11001            |    or    |      0|  0|    2|           1|           1|
    |ap_block_state36                     |    or    |      0|  0|    2|           1|           1|
    |ush_fu_316_p3                        |  select  |      0|  0|    9|           1|           9|
    |val_V_fu_370_p3                      |  select  |      0|  0|    8|           1|           8|
    |r_V_1_fu_342_p2                      |    shl   |      0|  0|  164|          55|          55|
    |ap_enable_pp0                        |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|    2|           2|           1|
    +-------------------------------------+----------+-------+---+-----+------------+------------+
    |Total                                |          |      0|  0|  540|         214|         201|
    +-------------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter27       |   9|          2|    1|          2|
    |grp_fu_185_p0                  |  15|          3|   32|         96|
    |idxPixel_reg_165               |   9|          2|   17|         34|
    |inStream_TDATA_blk_n           |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |   9|          2|    8|         16|
    |inStream_V_data_V_0_state      |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out   |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state      |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out     |   9|          2|    5|         10|
    |inStream_V_id_V_0_state        |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out   |   9|          2|    1|          2|
    |inStream_V_keep_V_0_state      |  15|          3|    2|          6|
    |inStream_V_last_V_0_data_out   |   9|          2|    1|          2|
    |inStream_V_last_V_0_state      |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out   |   9|          2|    1|          2|
    |inStream_V_strb_V_0_state      |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out   |   9|          2|    2|          4|
    |inStream_V_user_V_0_state      |  15|          3|    2|          6|
    |outStream_TDATA_blk_n          |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_out  |   9|          2|    8|         16|
    |outStream_V_data_V_1_state     |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_out  |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state     |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_out    |   9|          2|    5|         10|
    |outStream_V_id_V_1_state       |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_out  |   9|          2|    1|          2|
    |outStream_V_keep_V_1_state     |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_out  |   9|          2|    1|          2|
    |outStream_V_last_V_1_state     |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_out  |   9|          2|    1|          2|
    |outStream_V_strb_V_1_state     |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out  |   9|          2|    2|          4|
    |outStream_V_user_V_1_state     |  15|          3|    2|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 443|         93|  130|        328|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9         |   1|   0|    1|          0|
    |exitcond_reg_404                |   1|   0|    1|          0|
    |idxPixel_reg_165                |  17|   0|   17|          0|
    |inStream_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B   |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A     |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B     |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd        |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr        |   1|   0|    1|          0|
    |inStream_V_id_V_0_state         |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_keep_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state       |   2|   0|    2|          0|
    |inStream_V_last_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_last_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_last_V_0_state       |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A   |   1|   0|    1|          0|
    |inStream_V_strb_V_0_payload_B   |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state       |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A   |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B   |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_user_V_0_state       |   2|   0|    2|          0|
    |outStream_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B  |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A    |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B    |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_keep_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_strb_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A  |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B  |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp_5_reg_448                   |  32|   0|   32|          0|
    |tmp_6_reg_453                   |  32|   0|   32|          0|
    |tmp_V_1_reg_464                 |  23|   0|   23|          0|
    |tmp_V_reg_458                   |   8|   0|    8|          0|
    |tmp_cast_reg_389                |   8|   0|    9|          1|
    |tmp_dest_V_reg_438              |   6|   0|    6|          0|
    |tmp_id_V_reg_433                |   5|   0|    5|          0|
    |tmp_keep_V_reg_413              |   1|   0|    1|          0|
    |tmp_last_V_reg_428              |   1|   0|    1|          0|
    |tmp_strb_V_reg_418              |   1|   0|    1|          0|
    |tmp_user_V_reg_423              |   2|   0|    2|          0|
    |xMax_minus_xMin_reg_399         |  32|   0|   32|          0|
    |xMax_read_reg_379               |   8|   0|    8|          0|
    |xMin_read_reg_384               |   8|   0|    8|          0|
    |exitcond_reg_404                |  64|  32|    1|          0|
    |tmp_dest_V_reg_438              |  64|  32|    6|          0|
    |tmp_id_V_reg_433                |  64|  32|    5|          0|
    |tmp_keep_V_reg_413              |  64|  32|    1|          0|
    |tmp_last_V_reg_428              |  64|  32|    1|          0|
    |tmp_strb_V_reg_418              |  64|  32|    1|          0|
    |tmp_user_V_reg_423              |  64|  32|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 822| 224|  392|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    doHistStrech    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    doHistStrech    | return value |
|interrupt               | out |    1| ap_ctrl_hs |    doHistStrech    | return value |
|inStream_TDATA          |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

