<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:af2d34619842450c4fbc7a2c59fd6067c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a9736c531055676fe80cf88e4f09ea4ed"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4160e697299969c8cbef8854b1e91dad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a4160e697299969c8cbef8854b1e91dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99cae65b52aeaa6e96791ac483043d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:af99cae65b52aeaa6e96791ac483043d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#af99cae65b52aeaa6e96791ac483043d8">More...</a><br /></td></tr>
<tr class="separator:af99cae65b52aeaa6e96791ac483043d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b73452a03c8cd3e7460d29a84be90e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a99b73452a03c8cd3e7460d29a84be90e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a99b73452a03c8cd3e7460d29a84be90e">More...</a><br /></td></tr>
<tr class="separator:a99b73452a03c8cd3e7460d29a84be90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9019094f1495c107ce1cee3328ea12cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:a9019094f1495c107ce1cee3328ea12cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a9019094f1495c107ce1cee3328ea12cd">More...</a><br /></td></tr>
<tr class="separator:a9019094f1495c107ce1cee3328ea12cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9675836bbd1b50d037b8c50a314ceb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:ab9675836bbd1b50d037b8c50a314ceb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#ab9675836bbd1b50d037b8c50a314ceb5">More...</a><br /></td></tr>
<tr class="separator:ab9675836bbd1b50d037b8c50a314ceb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07004e13476e1c90371a8e17ae59ac58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a07004e13476e1c90371a8e17ae59ac58"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a07004e13476e1c90371a8e17ae59ac58">More...</a><br /></td></tr>
<tr class="separator:a07004e13476e1c90371a8e17ae59ac58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a1b35e16c72d3712ad0c9159b56de31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:a6a1b35e16c72d3712ad0c9159b56de31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a6a1b35e16c72d3712ad0c9159b56de31">More...</a><br /></td></tr>
<tr class="separator:a6a1b35e16c72d3712ad0c9159b56de31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a4a4bd9ec1ca33ea361a342ff17d24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a6a4a4bd9ec1ca33ea361a342ff17d24c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a6a4a4bd9ec1ca33ea361a342ff17d24c">More...</a><br /></td></tr>
<tr class="separator:a6a4a4bd9ec1ca33ea361a342ff17d24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a349f4a3c2edf15ee5d1021cd5223ddaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a349f4a3c2edf15ee5d1021cd5223ddaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a349f4a3c2edf15ee5d1021cd5223ddaa">More...</a><br /></td></tr>
<tr class="separator:a349f4a3c2edf15ee5d1021cd5223ddaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463a7c7fb20e1b5dcb747c5317d205b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a463a7c7fb20e1b5dcb747c5317d205b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a463a7c7fb20e1b5dcb747c5317d205b6">More...</a><br /></td></tr>
<tr class="separator:a463a7c7fb20e1b5dcb747c5317d205b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56a6a1f65c9d73bd7e3cfc82666c002"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ae56a6a1f65c9d73bd7e3cfc82666c002"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#ae56a6a1f65c9d73bd7e3cfc82666c002">More...</a><br /></td></tr>
<tr class="separator:ae56a6a1f65c9d73bd7e3cfc82666c002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4367b329422cb5543c086a5ce805636e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a4367b329422cb5543c086a5ce805636e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a4367b329422cb5543c086a5ce805636e">More...</a><br /></td></tr>
<tr class="separator:a4367b329422cb5543c086a5ce805636e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a794e3352007ef97b40fb66cd68eec10e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a794e3352007ef97b40fb66cd68eec10e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a794e3352007ef97b40fb66cd68eec10e">More...</a><br /></td></tr>
<tr class="separator:a794e3352007ef97b40fb66cd68eec10e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd40ce6ad1050b16125f25f4cab8c54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a9dd40ce6ad1050b16125f25f4cab8c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a9dd40ce6ad1050b16125f25f4cab8c54">More...</a><br /></td></tr>
<tr class="separator:a9dd40ce6ad1050b16125f25f4cab8c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f805a9e50bac72ff756f2d51c09163d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a0f805a9e50bac72ff756f2d51c09163d"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a0f805a9e50bac72ff756f2d51c09163d">More...</a><br /></td></tr>
<tr class="separator:a0f805a9e50bac72ff756f2d51c09163d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0d209a4450ea9c1ad4815bf8968703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a4a0d209a4450ea9c1ad4815bf8968703"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a4a0d209a4450ea9c1ad4815bf8968703">More...</a><br /></td></tr>
<tr class="separator:a4a0d209a4450ea9c1ad4815bf8968703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa58082f752069f5afd82ad0b4d6605f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:aa58082f752069f5afd82ad0b4d6605f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#aa58082f752069f5afd82ad0b4d6605f3">More...</a><br /></td></tr>
<tr class="separator:aa58082f752069f5afd82ad0b4d6605f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95dc514ae947321a891be2a4ed6c35f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:af95dc514ae947321a891be2a4ed6c35f"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#af95dc514ae947321a891be2a4ed6c35f">More...</a><br /></td></tr>
<tr class="separator:af95dc514ae947321a891be2a4ed6c35f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a596cc5564b7e15673f8c7b30f4d50fc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a596cc5564b7e15673f8c7b30f4d50fc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a596cc5564b7e15673f8c7b30f4d50fc1">More...</a><br /></td></tr>
<tr class="separator:a596cc5564b7e15673f8c7b30f4d50fc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3863e54d1f63f7ee0a925aba22b76e09"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a3863e54d1f63f7ee0a925aba22b76e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a3863e54d1f63f7ee0a925aba22b76e09">More...</a><br /></td></tr>
<tr class="separator:a3863e54d1f63f7ee0a925aba22b76e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a323942646533cb3672700cb7060ece60"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a323942646533cb3672700cb7060ece60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a323942646533cb3672700cb7060ece60">More...</a><br /></td></tr>
<tr class="separator:a323942646533cb3672700cb7060ece60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c37f178267824512b6dc20a07b8ac84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a5c37f178267824512b6dc20a07b8ac84"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../dd/d3b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d290_1_1_0d301.html#a5c37f178267824512b6dc20a07b8ac84">More...</a><br /></td></tr>
<tr class="separator:a5c37f178267824512b6dc20a07b8ac84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9736c531055676fe80cf88e4f09ea4ed"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a9736c531055676fe80cf88e4f09ea4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08caf1f563b5409e597f6b94dd547649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a08caf1f563b5409e597f6b94dd547649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d34619842450c4fbc7a2c59fd6067c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af2d34619842450c4fbc7a2c59fd6067c">EAX</a></td></tr>
<tr class="separator:af2d34619842450c4fbc7a2c59fd6067c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b29d7477eaaa3214aa7a7386624e4d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:aed1100e0d0ca5db8d90cb5a6e4ebb6c3"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0474c64b655ab5c37466ef81afb0ae0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a0474c64b655ab5c37466ef81afb0ae0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../dc/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d322.html#a0474c64b655ab5c37466ef81afb0ae0a">More...</a><br /></td></tr>
<tr class="separator:a0474c64b655ab5c37466ef81afb0ae0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76ea97e158622cbdf887c2be00591366"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a76ea97e158622cbdf887c2be00591366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../dc/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d296_1_1_0d322.html#a76ea97e158622cbdf887c2be00591366">More...</a><br /></td></tr>
<tr class="separator:a76ea97e158622cbdf887c2be00591366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed1100e0d0ca5db8d90cb5a6e4ebb6c3"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aed1100e0d0ca5db8d90cb5a6e4ebb6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76300a458cd87b46d53045918514c52f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a76300a458cd87b46d53045918514c52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b29d7477eaaa3214aa7a7386624e4d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a74b29d7477eaaa3214aa7a7386624e4d">EBX</a></td></tr>
<tr class="separator:a74b29d7477eaaa3214aa7a7386624e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64fc0426236dcc754d22951fae6962c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:acb40a0c68b365dd4fe35086209e2bef7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ac857172b71f2d121adc6583b599bdb7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ac857172b71f2d121adc6583b599bdb7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d298_1_1_0d325.html#ac857172b71f2d121adc6583b599bdb7d">More...</a><br /></td></tr>
<tr class="separator:ac857172b71f2d121adc6583b599bdb7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb40a0c68b365dd4fe35086209e2bef7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:acb40a0c68b365dd4fe35086209e2bef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c985699d416f6151036aca6d38947b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ab0c985699d416f6151036aca6d38947b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64fc0426236dcc754d22951fae6962c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">ECX</a></td></tr>
<tr class="separator:ab64fc0426236dcc754d22951fae6962c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253064d432549530add961a096b8a429"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a73e56e7ab28336d2138f7fbbe971928c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:abfc63b8334af13a3c79cec4f4a605d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:abfc63b8334af13a3c79cec4f4a605d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d299_1_1_0d330.html#abfc63b8334af13a3c79cec4f4a605d72">More...</a><br /></td></tr>
<tr class="separator:abfc63b8334af13a3c79cec4f4a605d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e22ac511aecc01a9437ec85e71374b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:af0e22ac511aecc01a9437ec85e71374b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d5/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d299_1_1_0d330.html#af0e22ac511aecc01a9437ec85e71374b">More...</a><br /></td></tr>
<tr class="separator:af0e22ac511aecc01a9437ec85e71374b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7aa6fa3fc1cfe9e50335b7a98b427dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:ae7aa6fa3fc1cfe9e50335b7a98b427dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d5/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d299_1_1_0d330.html#ae7aa6fa3fc1cfe9e50335b7a98b427dd">More...</a><br /></td></tr>
<tr class="separator:ae7aa6fa3fc1cfe9e50335b7a98b427dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499c1523e518969adbd2151b36035ece"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a499c1523e518969adbd2151b36035ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d299_1_1_0d330.html#a499c1523e518969adbd2151b36035ece">More...</a><br /></td></tr>
<tr class="separator:a499c1523e518969adbd2151b36035ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4100e9fe5f9b2d96eb1c51a472353732"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a4100e9fe5f9b2d96eb1c51a472353732"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d5/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d299_1_1_0d330.html#a4100e9fe5f9b2d96eb1c51a472353732">More...</a><br /></td></tr>
<tr class="separator:a4100e9fe5f9b2d96eb1c51a472353732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a8193229aace8ba7143969c48f1d5db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a5a8193229aace8ba7143969c48f1d5db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d5/d06/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d299_1_1_0d330.html#a5a8193229aace8ba7143969c48f1d5db">More...</a><br /></td></tr>
<tr class="separator:a5a8193229aace8ba7143969c48f1d5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73e56e7ab28336d2138f7fbbe971928c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a73e56e7ab28336d2138f7fbbe971928c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a502451b34adccd7071a5da74a1c5343d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a502451b34adccd7071a5da74a1c5343d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253064d432549530add961a096b8a429"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a253064d432549530add961a096b8a429">EDX</a></td></tr>
<tr class="separator:a253064d432549530add961a096b8a429"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af2d34619842450c4fbc7a2c59fd6067c">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a74b29d7477eaaa3214aa7a7386624e4d">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a253064d432549530add961a096b8a429">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a253064d432549530add961a096b8a429"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a253064d432549530add961a096b8a429">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@299 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a74b29d7477eaaa3214aa7a7386624e4d"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a74b29d7477eaaa3214aa7a7386624e4d">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@296 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ab64fc0426236dcc754d22951fae6962c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@298 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_af2d34619842450c4fbc7a2c59fd6067c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af2d34619842450c4fbc7a2c59fd6067c">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@290 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#af2d34619842450c4fbc7a2c59fd6067c">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a74b29d7477eaaa3214aa7a7386624e4d">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab64fc0426236dcc754d22951fae6962c">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a253064d432549530add961a096b8a429">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="af2d34619842450c4fbc7a2c59fd6067c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d34619842450c4fbc7a2c59fd6067c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a74b29d7477eaaa3214aa7a7386624e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b29d7477eaaa3214aa7a7386624e4d">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ab64fc0426236dcc754d22951fae6962c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64fc0426236dcc754d22951fae6962c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a253064d432549530add961a096b8a429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253064d432549530add961a096b8a429">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
