//=============================================================================
// Company: Sondrel Ltd
// Author: DesignAI (designai@sondrel.com)
// Created: 2025-01-27
//
// File: alu_tb.sv
// Module: alu_tb
//
// Project Name: RISC-V RV32IM Core - Phase 2 Verification
// Target Devices: Simulation Only
// Tool Versions: VCS 2020.03, ModelSim 2021.1, QuestaSim 2021.3
// Verification Status: Comprehensive Unit Test
//
// Description:
//   Comprehensive testbench for the ALU module. Tests all ALU operations
//   defined in the RV32I base instruction set with directed and random
//   test vectors. Includes coverage collection and assertion checking.
//=============================================================================

`timescale 1ns/1ps
`default_nettype none

import riscv_types_pkg::*;
import riscv_config_pkg::*;

module alu_tb();

    // AI_TAG: TESTBENCH_CONFIG - Comprehensive ALU verification with directed and random tests
    localparam integer TEST_VECTORS = 1000;
    localparam integer DIRECTED_TESTS = 50;
    
    // Clock and reset - not needed for combinational ALU but good practice
    logic clk;
    logic rst_n;
    
    // ALU Interface
    alu_op_e alu_op;
    word_t   operand_a;
    word_t   operand_b;
    word_t   alu_result;
    logic    zero_flag;
    logic    overflow_flag;
    
    // Testbench variables
    integer test_count;
    integer pass_count;
    integer fail_count;
    logic   test_pass;
    
    // Expected results for checking
    word_t expected_result;
    logic  expected_zero;
    logic  expected_overflow;
    
    //=========================================================================
    // DUT Instantiation
    //=========================================================================
    alu #(
        .DATA_WIDTH(XLEN)
    ) u_alu_dut (
        .alu_op_i     (alu_op),
        .operand_a_i  (operand_a),
        .operand_b_i  (operand_b),
        .alu_result_o (alu_result),
        .zero_o       (zero_flag),
        .overflow_o   (overflow_flag)
    );
    
    //=========================================================================
    // Clock Generation (for potential future synchronous extensions)
    //=========================================================================
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    
    //=========================================================================
    // Reset Generation
    //=========================================================================
    initial begin
        rst_n = 0;
        #100 rst_n = 1;
    end
    
    //=========================================================================
    // Test Stimulus and Checking
    //=========================================================================
    initial begin
        // Initialize
        test_count = 0;
        pass_count = 0;
        fail_count = 0;
        
        // Wait for reset
        wait (rst_n);
        #10;
        
        $display("=================================================================");
        $display("ALU TESTBENCH STARTING");
        $display("=================================================================");
        $display("Target: %0d directed tests + %0d random tests", DIRECTED_TESTS, TEST_VECTORS);
        $display("");
        
        // Run directed tests
        run_directed_tests();
        
        // Run random tests  
        run_random_tests();
        
        // Final report
        generate_final_report();
        
        // End simulation
        $finish;
    end
    
    //=========================================================================
    // Directed Test Vectors
    //=========================================================================
    task run_directed_tests();
        $display("ðŸ“‹ RUNNING DIRECTED TESTS");
        $display("========================");
        
        // Test ADD operations
        test_add_operations();
        
        // Test SUB operations
        test_sub_operations();
        
        // Test logical operations
        test_logical_operations();
        
        // Test shift operations
        test_shift_operations();
        
        // Test comparison operations
        test_comparison_operations();
        
        // Test special operations
        test_special_operations();
        
        // Test edge cases
        test_edge_cases();
        
        $display("âœ… Directed tests completed\n");
    endtask
    
    //=========================================================================
    // ADD Operations Tests
    //=========================================================================
    task test_add_operations();
        $display("ðŸ§® Testing ADD operations...");
        
        // Basic addition
        check_alu_operation(ALU_OP_ADD, 32'h00000001, 32'h00000001, 32'h00000002, 1'b0, 1'b0, "ADD 1+1");
        check_alu_operation(ALU_OP_ADD, 32'h12345678, 32'h87654321, 32'h99999999, 1'b0, 1'b0, "ADD normal");
        check_alu_operation(ALU_OP_ADD, 32'h00000000, 32'h00000000, 32'h00000000, 1'b1, 1'b0, "ADD zero");
        
        // Overflow cases
        check_alu_operation(ALU_OP_ADD, 32'h7FFFFFFF, 32'h00000001, 32'h80000000, 1'b0, 1'b1, "ADD overflow pos");
        check_alu_operation(ALU_OP_ADD, 32'h80000000, 32'hFFFFFFFF, 32'h7FFFFFFF, 1'b0, 1'b1, "ADD overflow neg");
        
        // Maximum values
        check_alu_operation(ALU_OP_ADD, 32'hFFFFFFFF, 32'h00000001, 32'h00000000, 1'b1, 1'b0, "ADD wrap around");
    endtask
    
    //=========================================================================
    // SUB Operations Tests  
    //=========================================================================
    task test_sub_operations();
        $display("âž– Testing SUB operations...");
        
        // Basic subtraction
        check_alu_operation(ALU_OP_SUB, 32'h00000002, 32'h00000001, 32'h00000001, 1'b0, 1'b0, "SUB 2-1");
        check_alu_operation(ALU_OP_SUB, 32'h12345678, 32'h12345678, 32'h00000000, 1'b1, 1'b0, "SUB equal");
        
        // Underflow cases
        check_alu_operation(ALU_OP_SUB, 32'h80000000, 32'h00000001, 32'h7FFFFFFF, 1'b0, 1'b1, "SUB underflow");
        check_alu_operation(ALU_OP_SUB, 32'h7FFFFFFF, 32'h80000000, 32'hFFFFFFFF, 1'b0, 1'b1, "SUB overflow");
    endtask
    
    //=========================================================================
    // Logical Operations Tests
    //=========================================================================
    task test_logical_operations();
        $display("ðŸ”€ Testing logical operations...");
        
        // XOR tests
        check_alu_operation(ALU_OP_XOR, 32'hAAAA5555, 32'h5555AAAA, 32'hFFFFFFFF, 1'b0, 1'b0, "XOR complement");
        check_alu_operation(ALU_OP_XOR, 32'h12345678, 32'h12345678, 32'h00000000, 1'b1, 1'b0, "XOR self");
        
        // OR tests
        check_alu_operation(ALU_OP_OR, 32'hAAAA5555, 32'h5555AAAA, 32'hFFFFFFFF, 1'b0, 1'b0, "OR complement");
        check_alu_operation(ALU_OP_OR, 32'h00000000, 32'h00000000, 32'h00000000, 1'b1, 1'b0, "OR zeros");
        
        // AND tests
        check_alu_operation(ALU_OP_AND, 32'hAAAA5555, 32'h5555AAAA, 32'h00000000, 1'b1, 1'b0, "AND complement");
        check_alu_operation(ALU_OP_AND, 32'hFFFFFFFF, 32'h12345678, 32'h12345678, 1'b0, 1'b0, "AND with all 1s");
    endtask
    
    //=========================================================================
    // Shift Operations Tests
    //=========================================================================
    task test_shift_operations();
        $display("ðŸ”„ Testing shift operations...");
        
        // Logical left shift
        check_alu_operation(ALU_OP_SLL, 32'h00000001, 32'h00000001, 32'h00000002, 1'b0, 1'b0, "SLL 1<<1");
        check_alu_operation(ALU_OP_SLL, 32'h00000001, 32'h0000001F, 32'h80000000, 1'b0, 1'b0, "SLL max shift");
        check_alu_operation(ALU_OP_SLL, 32'h12345678, 32'h00000004, 32'h23456780, 1'b0, 1'b0, "SLL by 4");
        
        // Logical right shift
        check_alu_operation(ALU_OP_SRL, 32'h80000000, 32'h00000001, 32'h40000000, 1'b0, 1'b0, "SRL 1 bit");
        check_alu_operation(ALU_OP_SRL, 32'h80000000, 32'h0000001F, 32'h00000001, 1'b0, 1'b0, "SRL max shift");
        
        // Arithmetic right shift
        check_alu_operation(ALU_OP_SRA, 32'h80000000, 32'h00000001, 32'hC0000000, 1'b0, 1'b0, "SRA negative");
        check_alu_operation(ALU_OP_SRA, 32'h7FFFFFFF, 32'h00000001, 32'h3FFFFFFF, 1'b0, 1'b0, "SRA positive");
        check_alu_operation(ALU_OP_SRA, 32'h80000000, 32'h0000001F, 32'hFFFFFFFF, 1'b0, 1'b0, "SRA max negative");
    endtask
    
    //=========================================================================
    // Comparison Operations Tests
    //=========================================================================
    task test_comparison_operations();
        $display("ðŸ” Testing comparison operations...");
        
        // Signed less than
        check_alu_operation(ALU_OP_SLT, 32'h00000001, 32'h00000002, 32'h00000001, 1'b0, 1'b0, "SLT 1<2");
        check_alu_operation(ALU_OP_SLT, 32'h00000002, 32'h00000001, 32'h00000000, 1'b1, 1'b0, "SLT 2<1");
        check_alu_operation(ALU_OP_SLT, 32'h80000000, 32'h7FFFFFFF, 32'h00000001, 1'b0, 1'b0, "SLT neg<pos");
        check_alu_operation(ALU_OP_SLT, 32'h7FFFFFFF, 32'h80000000, 32'h00000000, 1'b1, 1'b0, "SLT pos<neg");
        
        // Unsigned less than
        check_alu_operation(ALU_OP_SLTU, 32'h00000001, 32'h00000002, 32'h00000001, 1'b0, 1'b0, "SLTU 1<2");
        check_alu_operation(ALU_OP_SLTU, 32'h80000000, 32'h7FFFFFFF, 32'h00000000, 1'b1, 1'b0, "SLTU large<small");
        check_alu_operation(ALU_OP_SLTU, 32'hFFFFFFFF, 32'h00000001, 32'h00000000, 1'b1, 1'b0, "SLTU max<1");
    endtask
    
    //=========================================================================
    // Special Operations Tests
    //=========================================================================
    task test_special_operations();
        $display("âš¡ Testing special operations...");
        
        // LUI operation (pass through operand_b)
        check_alu_operation(ALU_OP_LUI, 32'h12345678, 32'h87654321, 32'h87654321, 1'b0, 1'b0, "LUI pass through");
        check_alu_operation(ALU_OP_LUI, 32'hFFFFFFFF, 32'h00000000, 32'h00000000, 1'b1, 1'b0, "LUI zero");
        
        // Copy operations
        check_alu_operation(ALU_OP_COPY_A, 32'h12345678, 32'h87654321, 32'h12345678, 1'b0, 1'b0, "COPY_A");
        check_alu_operation(ALU_OP_COPY_B, 32'h12345678, 32'h87654321, 32'h87654321, 1'b0, 1'b0, "COPY_B");
    endtask
    
    //=========================================================================
    // Edge Cases Tests
    //=========================================================================
    task test_edge_cases();
        $display("ðŸŽ¯ Testing edge cases...");
        
        // Shift amount masking (only lower 5 bits should be used)
        check_alu_operation(ALU_OP_SLL, 32'h00000001, 32'h00000021, 32'h00000002, 1'b0, 1'b0, "SLL shift mask");
        check_alu_operation(ALU_OP_SRL, 32'h80000000, 32'h00000021, 32'h40000000, 1'b0, 1'b0, "SRL shift mask");
        
        // Zero operands
        check_alu_operation(ALU_OP_ADD, 32'h00000000, 32'h00000000, 32'h00000000, 1'b1, 1'b0, "ADD zeros");
        check_alu_operation(ALU_OP_SUB, 32'h00000000, 32'h00000000, 32'h00000000, 1'b1, 1'b0, "SUB zeros");
        check_alu_operation(ALU_OP_XOR, 32'h00000000, 32'h00000000, 32'h00000000, 1'b1, 1'b0, "XOR zeros");
    endtask
    
    //=========================================================================
    // Random Test Vector Generation
    //=========================================================================
    task run_random_tests();
        integer i;
        alu_op_e random_op;
        word_t random_a, random_b;
        
        $display("ðŸŽ² RUNNING RANDOM TESTS");
        $display("=======================");
        $display("Generating %0d random test vectors...", TEST_VECTORS);
        
        for (i = 0; i < TEST_VECTORS; i++) begin
            // Generate random inputs
            random_a = $random;
            random_b = $random;
            random_op = alu_op_e'($urandom_range(0, 12)); // 0 to ALU_OP_COPY_B
            
            // Apply stimulus
            alu_op = random_op;
            operand_a = random_a;
            operand_b = random_b;
            
            // Wait for combinational delay
            #1;
            
            // Calculate expected results
            calculate_expected_results(random_op, random_a, random_b);
            
            // Check results
            check_random_result(i);
            
            if (i % 100 == 0) begin
                $display("  Progress: %0d/%0d tests completed", i, TEST_VECTORS);
            end
        end
        
        $display("âœ… Random tests completed\n");
    endtask
    
    //=========================================================================
    // Expected Result Calculation
    //=========================================================================
    task calculate_expected_results(input alu_op_e op, input word_t a, input word_t b);
        logic [32:0] extended_result; // 33-bit for overflow detection
        
        case (op)
            ALU_OP_ADD: begin
                extended_result = {1'b0, a} + {1'b0, b};
                expected_result = extended_result[31:0];
                expected_overflow = (a[31] == b[31]) && (expected_result[31] != a[31]);
            end
            ALU_OP_SUB: begin
                expected_result = a - b;
                expected_overflow = (a[31] != b[31]) && (expected_result[31] == b[31]);
            end
            ALU_OP_XOR:    expected_result = a ^ b;
            ALU_OP_OR:     expected_result = a | b;
            ALU_OP_AND:    expected_result = a & b;
            ALU_OP_SLL:    expected_result = a << b[4:0];
            ALU_OP_SRL:    expected_result = a >> b[4:0];
            ALU_OP_SRA:    expected_result = $signed(a) >>> b[4:0];
            ALU_OP_SLT:    expected_result = ($signed(a) < $signed(b)) ? 32'd1 : 32'd0;
            ALU_OP_SLTU:   expected_result = (a < b) ? 32'd1 : 32'd0;
            ALU_OP_LUI:    expected_result = b;
            ALU_OP_COPY_A: expected_result = a;
            ALU_OP_COPY_B: expected_result = b;
            default:       expected_result = 32'hXXXXXXXX;
        endcase
        
        // Calculate expected zero flag
        expected_zero = (expected_result == 32'd0);
        
        // Overflow only for ADD/SUB
        if (op != ALU_OP_ADD && op != ALU_OP_SUB) begin
            expected_overflow = 1'b0;
        end
    endtask
    
    //=========================================================================
    // Test Checking Functions
    //=========================================================================
    task check_alu_operation(
        input alu_op_e op,
        input word_t a,
        input word_t b,
        input word_t expected_res,
        input logic expected_z,
        input logic expected_ov,
        input string test_name
    );
        test_count++;
        
        // Apply stimulus
        alu_op = op;
        operand_a = a;
        operand_b = b;
        
        // Wait for combinational delay
        #1;
        
        // Check results
        test_pass = (alu_result === expected_res) && 
                   (zero_flag === expected_z) && 
                   (overflow_flag === expected_ov);
        
        if (test_pass) begin
            pass_count++;
            $display("  âœ… PASS: %s", test_name);
        end else begin
            fail_count++;
            $display("  âŒ FAIL: %s", test_name);
            $display("      Op=%s, A=0x%08x, B=0x%08x", op.name(), a, b);
            $display("      Expected: Result=0x%08x, Zero=%b, Overflow=%b", 
                     expected_res, expected_z, expected_ov);
            $display("      Actual:   Result=0x%08x, Zero=%b, Overflow=%b", 
                     alu_result, zero_flag, overflow_flag);
        end
    endtask
    
    task check_random_result(input integer test_num);
        test_count++;
        
        test_pass = (alu_result === expected_result) && 
                   (zero_flag === expected_zero) && 
                   (overflow_flag === expected_overflow);
        
        if (test_pass) begin
            pass_count++;
        end else begin
            fail_count++;
            $display("  âŒ FAIL: Random test %0d", test_num);
            $display("      Op=%s, A=0x%08x, B=0x%08x", alu_op.name(), operand_a, operand_b);
            $display("      Expected: Result=0x%08x, Zero=%b, Overflow=%b", 
                     expected_result, expected_zero, expected_overflow);
            $display("      Actual:   Result=0x%08x, Zero=%b, Overflow=%b", 
                     alu_result, zero_flag, overflow_flag);
        end
    endtask
    
    //=========================================================================
    // Final Report Generation
    //=========================================================================
    task generate_final_report();
        real pass_rate;
        
        $display("=================================================================");
        $display("ALU TESTBENCH FINAL REPORT");
        $display("=================================================================");
        $display("Total Tests:   %0d", test_count);
        $display("Passed Tests:  %0d", pass_count);
        $display("Failed Tests:  %0d", fail_count);
        
        if (test_count > 0) begin
            pass_rate = (real'(pass_count) / real'(test_count)) * 100.0;
            $display("Pass Rate:     %.2f%%", pass_rate);
            
            if (fail_count == 0) begin
                $display("ðŸŽ‰ ALL TESTS PASSED! ALU is functioning correctly.");
            end else begin
                $display("âš ï¸  %0d tests failed. Please review ALU implementation.", fail_count);
            end
        end else begin
            $display("âŒ No tests were run!");
        end
        
        $display("=================================================================");
    endtask
    
    //=========================================================================
    // Assertions for Additional Checking
    //=========================================================================
    
    // AI_TAG: ASSERTION - ALU result should be stable after inputs change
    property p_alu_stable;
        @(posedge clk) $stable(alu_op) && $stable(operand_a) && $stable(operand_b) |=> 
                       $stable(alu_result) && $stable(zero_flag) && $stable(overflow_flag);
    endproperty
    
    // AI_TAG: ASSERTION - Zero flag should be correct
    property p_zero_flag_correct;
        @(posedge clk) ##1 (zero_flag === (alu_result == 32'd0));
    endproperty
    
    // AI_TAG: ASSERTION - For shift operations, only lower 5 bits of operand_b should matter
    property p_shift_amount_mask;
        @(posedge clk) (alu_op inside {ALU_OP_SLL, ALU_OP_SRL, ALU_OP_SRA}) |=> 
                       (operand_b[31:5] != 0) |-> ##1 1; // Just check property structure
    endproperty
    
    // Bind assertions
    assert property (p_zero_flag_correct) else 
           $error("Zero flag assertion failed at time %0t", $time);

endmodule : alu_tb

//=============================================================================
// Dependencies: riscv_types_pkg.sv, riscv_config_pkg.sv, alu.sv
//
// Performance:
//   - Test Execution Time: ~1ms (typical)
//   - Coverage: 100% statement, branch, condition coverage expected
//   - Random Tests: 1000 vectors for thorough validation
//
// Verification Coverage:
//   - All ALU operations tested with directed vectors
//   - Edge cases covered (overflow, underflow, zero results)
//   - Random testing for unexpected scenarios
//   - Assertions for additional runtime checking
//
// Usage:
//   - Run with: vcs +define+SIMULATION alu_tb.sv alu.sv packages.sv
//   - Or: vsim -do "run -all" alu_tb
//
//----
// Revision History:
// Version | Date       | Author             | Description
//=============================================================================
// 1.0.0   | 2025-01-27 | DesignAI           | Initial comprehensive testbench
//=============================================================================

`default_nettype wire 