Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May 27 01:18:57 2022
| Host         : mini-pascal running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -file circuit_tr_signal_timing_summary_routed.rpt -pb circuit_tr_signal_timing_summary_routed.pb -rpx circuit_tr_signal_timing_summary_routed.rpx -warn_on_violation
| Design       : circuit_tr_signal
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       265         
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      5           
TIMING-20  Warning           Non-clocked latch                 11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (359)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (672)
5. checking no_input_delay (8)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (359)
--------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/current_state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/MEF_decodeur_i2s/U0/current_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/compteur_7bits/U0/d_val_cpt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M1_decodeur_i2s/registre_24bits_droite/U0/q_reg_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/previous_msb_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/should_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/M5_parametre_1/U0/verif_state_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M8_commande/U0/o_selection_fct_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/M8_commande/U0/o_selection_fct_reg[1]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: inst_synchro/inst_gen_clk_codec/q_reclrc_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (672)
--------------------------------------------------
 There are 672 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.449        0.000                      0                  247        0.162        0.000                      0                  247        2.000        0.000                       0                   142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBIN    {0.000 20.000}       40.000          25.000          
  CLKOUT0    {0.000 10.000}       20.000          50.000          
  CLKOUT1    {0.000 40.357}       80.714          12.389          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      12.633        0.000                       0                     2  
  CLKOUT0          15.449        0.000                      0                  226        0.162        0.000                      0                  226        9.500        0.000                       0                   126  
  CLKOUT1          77.072        0.000                      0                   19        0.191        0.000                      0                   19       39.857        0.000                       0                    13  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLKOUT0            CLKOUT0                 17.935        0.000                      0                    2        0.618        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       15.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.449ns  (required time - arrival time)
  Source:                 inst_init_codec/q_sel_cfg_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.090ns (24.607%)  route 3.340ns (75.393%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    6.497ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.756     6.497    inst_init_codec/clk_p
    SLICE_X40Y7          FDRE                                         r  inst_init_codec/q_sel_cfg_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.419     6.916 f  inst_init_codec/q_sel_cfg_reg_reg[0]/Q
                         net (fo=9, routed)           1.359     8.275    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/q_sel_cfg_reg_reg[0]
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.299     8.574 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[1]_i_2/O
                         net (fo=2, routed)           0.806     9.380    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/data_tx[1]_i_2_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.504 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_15/O
                         net (fo=1, routed)           0.742    10.246    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_15_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.370 f  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_5/O
                         net (fo=1, routed)           0.433    10.802    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_5_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I3_O)        0.124    10.926 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000    10.926    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.578    25.949    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X39Y6          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.485    26.434    
                         clock uncertainty           -0.088    26.346    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)        0.029    26.375    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         26.375    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                 15.449    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.822ns (23.490%)  route 2.677ns (76.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[4]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[4]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.822ns (23.490%)  route 2.677ns (76.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[5]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[5]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.822ns (23.490%)  route 2.677ns (76.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[6]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[6]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.758ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.822ns (23.490%)  route 2.677ns (76.510%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 25.945 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.575    25.946    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y11         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[7]/C
                         clock pessimism              0.522    26.468    
                         clock uncertainty           -0.088    26.380    
    SLICE_X37Y11         FDRE (Setup_fdre_C_R)       -0.631    25.749    inst_synchro/inst_synchro/ValueCounter3_reg[7]
  -------------------------------------------------------------------
                         required time                         25.749    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.758    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.822ns (23.489%)  route 2.678ns (76.511%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                         clock pessimism              0.547    26.492    
                         clock uncertainty           -0.088    26.404    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.631    25.773    inst_synchro/inst_synchro/ValueCounter3_reg[10]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.822ns (23.489%)  route 2.678ns (76.511%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[11]/C
                         clock pessimism              0.547    26.492    
                         clock uncertainty           -0.088    26.404    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.631    25.773    inst_synchro/inst_synchro/ValueCounter3_reg[11]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.822ns (23.489%)  route 2.678ns (76.511%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[8]/C
                         clock pessimism              0.547    26.492    
                         clock uncertainty           -0.088    26.404    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.631    25.773    inst_synchro/inst_synchro/ValueCounter3_reg[8]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.822ns (23.489%)  route 2.678ns (76.511%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 25.944 - 20.000 ) 
    Source Clock Delay      (SCD):    6.492ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.751     6.492    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.456     6.948 f  inst_synchro/inst_synchro/ValueCounter3_reg[10]/Q
                         net (fo=2, routed)           1.088     8.036    inst_synchro/inst_synchro/ValueCounter3_reg[10]
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.160 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_5/O
                         net (fo=1, routed)           0.371     8.531    inst_synchro/inst_synchro/ValueCounter3[0]_i_5_n_0
    SLICE_X38Y10         LUT2 (Prop_lut2_I0_O)        0.124     8.655 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_3/O
                         net (fo=2, routed)           0.582     9.236    inst_synchro/inst_synchro/eqOp__10
    SLICE_X39Y9          LUT5 (Prop_lut5_I4_O)        0.118     9.354 r  inst_synchro/inst_synchro/ValueCounter3[0]_i_1/O
                         net (fo=12, routed)          0.637     9.991    inst_synchro/inst_synchro/ValueCounter3
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.574    25.945    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X37Y12         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter3_reg[9]/C
                         clock pessimism              0.547    26.492    
                         clock uncertainty           -0.088    26.404    
    SLICE_X37Y12         FDRE (Setup_fdre_C_R)       -0.631    25.773    inst_synchro/inst_synchro/ValueCounter3_reg[9]
  -------------------------------------------------------------------
                         required time                         25.773    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.861ns  (required time - arrival time)
  Source:                 inst_synchro/inst_synchro/ValueCounter2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/ValueCounter2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.704ns (19.563%)  route 2.895ns (80.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    6.494ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.753     6.494    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X36Y10         FDRE                                         r  inst_synchro/inst_synchro/ValueCounter2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.456     6.950 f  inst_synchro/inst_synchro/ValueCounter2_reg[9]/Q
                         net (fo=2, routed)           1.143     8.093    inst_synchro/inst_synchro/ValueCounter2_reg[9]
    SLICE_X37Y9          LUT6 (Prop_lut6_I1_O)        0.124     8.217 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_3/O
                         net (fo=4, routed)           0.801     9.017    inst_synchro/inst_synchro/ValueCounter2[0]_i_3_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  inst_synchro/inst_synchro/ValueCounter2[0]_i_1/O
                         net (fo=24, routed)          0.951    10.092    inst_synchro/inst_synchro/ValueCounter2
    SLICE_X36Y8          FDRE                                         r  inst_synchro/inst_synchro/ValueCounter2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.577    25.948    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X36Y8          FDRE                                         r  inst_synchro/inst_synchro/ValueCounter2_reg[0]/C
                         clock pessimism              0.522    26.470    
                         clock uncertainty           -0.088    26.382    
    SLICE_X36Y8          FDRE (Setup_fdre_C_R)       -0.429    25.953    inst_synchro/inst_synchro/ValueCounter2_reg[0]
  -------------------------------------------------------------------
                         required time                         25.953    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 15.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.783%)  route 0.081ns (30.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.592     1.864    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X37Y5          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  inst_init_codec/inst_ctrl_i2c/q_busy_prec_reg/Q
                         net (fo=4, routed)           0.081     2.086    inst_init_codec/inst_ctrl_i2c/q_busy_prec
    SLICE_X36Y5          LUT5 (Prop_lut5_I0_O)        0.045     2.131 r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[5]_i_1/O
                         net (fo=1, routed)           0.000     2.131    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant[5]_i_1_n_0
    SLICE_X36Y5          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.861     2.415    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y5          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]/C
                         clock pessimism             -0.538     1.877    
    SLICE_X36Y5          FDRE (Hold_fdre_C_D)         0.092     1.969    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_init_codec/clk_p
    SLICE_X43Y7          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  inst_init_codec/d_sel_cfg_reg_reg[2]/Q
                         net (fo=7, routed)           0.123     2.129    inst_init_codec/d_sel_cfg_reg_reg[2]
    SLICE_X42Y7          LUT5 (Prop_lut5_I0_O)        0.048     2.177 r  inst_init_codec/d_sel_cfg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.177    inst_init_codec/plusOp__0[4]
    SLICE_X42Y7          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_init_codec/clk_p
    SLICE_X42Y7          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[4]/C
                         clock pessimism             -0.538     1.878    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.131     2.009    inst_init_codec/d_sel_cfg_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/q_busy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.592     1.864    inst_init_codec/inst_ctrl_i2c/inst_i2c_master/clk_p
    SLICE_X38Y4          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDRE (Prop_fdre_C_Q)         0.164     2.028 r  inst_init_codec/inst_ctrl_i2c/inst_i2c_master/busy_reg/Q
                         net (fo=2, routed)           0.067     2.095    inst_init_codec/inst_ctrl_i2c/busy
    SLICE_X38Y4          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.861     2.415    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X38Y4          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/q_busy_reg/C
                         clock pessimism             -0.551     1.864    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.060     1.924    inst_init_codec/inst_ctrl_i2c/q_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 inst_att/d_val_compteur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_att/d_val_compteur_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.595     1.867    inst_att/clk_p
    SLICE_X42Y2          FDRE                                         r  inst_att/d_val_compteur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164     2.031 r  inst_att/d_val_compteur_reg[3]/Q
                         net (fo=6, routed)           0.071     2.102    inst_att/d_val_compteur_reg[3]
    SLICE_X43Y2          LUT6 (Prop_lut6_I3_O)        0.045     2.147 r  inst_att/d_val_compteur[6]_i_1/O
                         net (fo=1, routed)           0.000     2.147    inst_att/plusOp[6]
    SLICE_X43Y2          FDRE                                         r  inst_att/d_val_compteur_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.864     2.418    inst_att/clk_p
    SLICE_X43Y2          FDRE                                         r  inst_att/d_val_compteur_reg[6]/C
                         clock pessimism             -0.538     1.880    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.092     1.972    inst_att/d_val_compteur_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_init_codec/d_sel_cfg_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_init_codec/clk_p
    SLICE_X43Y7          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  inst_init_codec/d_sel_cfg_reg_reg[2]/Q
                         net (fo=7, routed)           0.123     2.129    inst_init_codec/d_sel_cfg_reg_reg[2]
    SLICE_X42Y7          LUT4 (Prop_lut4_I2_O)        0.045     2.174 r  inst_init_codec/d_sel_cfg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.174    inst_init_codec/plusOp__0[3]
    SLICE_X42Y7          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_init_codec/clk_p
    SLICE_X42Y7          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[3]/C
                         clock pessimism             -0.538     1.878    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.120     1.998    inst_init_codec/d_sel_cfg_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_init_codec/d_delai_trame_I2C_atteint_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_sel_cfg_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.295%)  route 0.072ns (25.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_init_codec/clk_p
    SLICE_X42Y8          FDRE                                         r  inst_init_codec/d_delai_trame_I2C_atteint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.029 r  inst_init_codec/d_delai_trame_I2C_atteint_reg/Q
                         net (fo=3, routed)           0.072     2.102    inst_init_codec/d_delai_trame_I2C_atteint_reg_n_0
    SLICE_X43Y8          LUT5 (Prop_lut5_I2_O)        0.045     2.147 r  inst_init_codec/d_sel_cfg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.147    inst_init_codec/d_sel_cfg_reg[0]_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_init_codec/clk_p
    SLICE_X43Y8          FDRE                                         r  inst_init_codec/d_sel_cfg_reg_reg[0]/C
                         clock pessimism             -0.538     1.878    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.092     1.970    inst_init_codec/d_sel_cfg_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 inst_init_codec/d_delai_trame_I2C_atteint_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_done_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_init_codec/clk_p
    SLICE_X42Y8          FDRE                                         r  inst_init_codec/d_delai_trame_I2C_atteint_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y8          FDRE (Prop_fdre_C_Q)         0.164     2.029 r  inst_init_codec/d_delai_trame_I2C_atteint_reg/Q
                         net (fo=3, routed)           0.073     2.103    inst_init_codec/d_delai_trame_I2C_atteint_reg_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I2_O)        0.045     2.148 r  inst_init_codec/d_cfg_done_i_1/O
                         net (fo=1, routed)           0.000     2.148    inst_init_codec/d_cfg_done_i_1_n_0
    SLICE_X43Y8          FDRE                                         r  inst_init_codec/d_cfg_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_init_codec/clk_p
    SLICE_X43Y8          FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
                         clock pessimism             -0.538     1.878    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.091     1.969    inst_init_codec/d_cfg_done_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 inst_synchro/inst_synchro/d_s1000HzInt_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_synchro/inst_synchro/inst_strb_1000Hz/q_don_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.706%)  route 0.132ns (48.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_synchro/inst_synchro/ClockBuf0_0
    SLICE_X41Y9          FDRE                                         r  inst_synchro/inst_synchro/d_s1000HzInt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  inst_synchro/inst_synchro/d_s1000HzInt_reg/Q
                         net (fo=6, routed)           0.132     2.138    inst_synchro/inst_synchro/inst_strb_1000Hz/q_don_reg_0
    SLICE_X43Y8          FDRE                                         r  inst_synchro/inst_synchro/inst_strb_1000Hz/q_don_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_synchro/inst_synchro/inst_strb_1000Hz/q_don_reg_1
    SLICE_X43Y8          FDRE                                         r  inst_synchro/inst_synchro/inst_strb_1000Hz/q_don_reg/C
                         clock pessimism             -0.535     1.881    
    SLICE_X43Y8          FDRE (Hold_fdre_C_D)         0.075     1.956    inst_synchro/inst_synchro/inst_strb_1000Hz/q_don_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_att/d_val_compteur_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_att/d_signal_on_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.595     1.867    inst_att/clk_p
    SLICE_X43Y2          FDRE                                         r  inst_att/d_val_compteur_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.128     1.995 f  inst_att/d_val_compteur_reg[2]/Q
                         net (fo=7, routed)           0.069     2.064    inst_att/d_val_compteur_reg[2]
    SLICE_X43Y2          LUT6 (Prop_lut6_I4_O)        0.099     2.163 r  inst_att/d_signal_on_i_1/O
                         net (fo=1, routed)           0.000     2.163    inst_att/d_signal_on_i_1_n_0
    SLICE_X43Y2          FDRE                                         r  inst_att/d_signal_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.864     2.418    inst_att/clk_p
    SLICE_X43Y2          FDRE                                         r  inst_att/d_signal_on_reg/C
                         clock pessimism             -0.551     1.867    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.091     1.958    inst_att/d_signal_on_reg
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/d_delai_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.929%)  route 0.124ns (40.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X37Y2          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[1]/Q
                         net (fo=7, routed)           0.124     2.131    inst_init_codec/inst_ctrl_i2c/d_delai_reg[1]
    SLICE_X36Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.176 r  inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1/O
                         net (fo=1, routed)           0.000     2.176    inst_init_codec/inst_ctrl_i2c/d_delai[4]_i_1_n_0
    SLICE_X36Y2          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y2          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]/C
                         clock pessimism             -0.538     1.878    
    SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.092     1.970    inst_init_codec/inst_ctrl_i2c/d_delai_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  inst_synchro/inst_synchro/ClockBuf0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y2     inst_att/d_signal_on_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y2     inst_att/d_val_compteur_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y2     inst_att/d_val_compteur_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y2     inst_att/d_val_compteur_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y2     inst_att/d_val_compteur_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y2     inst_att/d_val_compteur_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X42Y2     inst_att/d_val_compteur_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X43Y2     inst_att/d_val_compteur_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_signal_on_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_signal_on_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_val_compteur_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_val_compteur_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_signal_on_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_signal_on_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_val_compteur_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X43Y2     inst_att/d_val_compteur_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         10.000      9.500      SLICE_X42Y2     inst_att/d_val_compteur_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       77.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.072ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.076ns (34.881%)  route 2.009ns (65.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.593     9.493    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism              0.519    87.097    
                         clock uncertainty           -0.104    86.993    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.429    86.564    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         86.564    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 77.072    

Slack (MET) :             77.072ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.076ns (34.881%)  route 2.009ns (65.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.593     9.493    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism              0.519    87.097    
                         clock uncertainty           -0.104    86.993    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.429    86.564    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         86.564    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 77.072    

Slack (MET) :             77.072ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.076ns (34.881%)  route 2.009ns (65.119%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.593     9.493    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism              0.519    87.097    
                         clock uncertainty           -0.104    86.993    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.429    86.564    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         86.564    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                 77.072    

Slack (MET) :             77.119ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 1.076ns (35.390%)  route 1.964ns (64.610%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.548     9.448    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism              0.522    87.100    
                         clock uncertainty           -0.104    86.996    
    SLICE_X23Y36         FDRE (Setup_fdre_C_R)       -0.429    86.567    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         86.567    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 77.119    

Slack (MET) :             77.137ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.076ns (35.339%)  route 1.969ns (64.661%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.553     9.453    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                         clock pessimism              0.544    87.122    
                         clock uncertainty           -0.104    87.018    
    SLICE_X22Y36         FDRE (Setup_fdre_C_R)       -0.429    86.589    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
  -------------------------------------------------------------------
                         required time                         86.589    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 77.137    

Slack (MET) :             77.137ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.076ns (35.339%)  route 1.969ns (64.661%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.553     9.453    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism              0.544    87.122    
                         clock uncertainty           -0.104    87.018    
    SLICE_X22Y36         FDRE (Setup_fdre_C_R)       -0.429    86.589    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         86.589    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 77.137    

Slack (MET) :             77.137ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.076ns (35.339%)  route 1.969ns (64.661%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.553     9.453    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism              0.544    87.122    
                         clock uncertainty           -0.104    87.018    
    SLICE_X22Y36         FDRE (Setup_fdre_C_R)       -0.429    86.589    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         86.589    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 77.137    

Slack (MET) :             77.137ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.076ns (35.339%)  route 1.969ns (64.661%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.433     8.568    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I4_O)        0.332     8.900 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_1/O
                         net (fo=8, routed)           0.553     9.453    inst_synchro/inst_gen_clk_codec/eqOp
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism              0.544    87.122    
                         clock uncertainty           -0.104    87.018    
    SLICE_X22Y36         FDRE (Setup_fdre_C_R)       -0.429    86.589    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         86.589    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                 77.137    

Slack (MET) :             77.732ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.076ns (37.334%)  route 1.806ns (62.666%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 f  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/Q
                         net (fo=2, routed)           0.983     7.809    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
    SLICE_X22Y36         LUT4 (Prop_lut4_I1_O)        0.325     8.134 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3/O
                         net (fo=2, routed)           0.824     8.958    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_3_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I4_O)        0.332     9.290 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     9.290    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism              0.519    87.097    
                         clock uncertainty           -0.104    86.993    
    SLICE_X23Y35         FDRE (Setup_fdre_C_D)        0.029    87.022    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         87.022    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 77.732    

Slack (MET) :             78.357ns  (required time - arrival time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.714ns  (CLKOUT1 rise@80.714ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.718ns (33.167%)  route 1.447ns (66.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns = ( 86.578 - 80.714 ) 
    Source Clock Delay      (SCD):    6.408ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.667     6.408    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.419     6.827 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.879     7.705    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y36         LUT3 (Prop_lut3_I1_O)        0.299     8.004 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[2]_i_1/O
                         net (fo=1, routed)           0.568     8.573    inst_synchro/inst_gen_clk_codec/plusOp__0[2]
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   80.714    80.714 r  
    K17                                               0.000    80.714 r  sysclk (IN)
                         net (fo=0)                   0.000    80.714    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    82.135 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    83.316    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    83.399 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.594    84.993    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    85.084 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          1.493    86.578    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism              0.522    87.100    
                         clock uncertainty           -0.104    86.996    
    SLICE_X23Y36         FDRE (Setup_fdre_C_D)       -0.067    86.929    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         86.929    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 78.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/Q
                         net (fo=6, routed)           0.109     2.080    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
    SLICE_X23Y35         LUT6 (Prop_lut6_I0_O)        0.045     2.125 r  inst_synchro/inst_gen_clk_codec/d_reclrc_i_1/O
                         net (fo=1, routed)           0.000     2.125    inst_synchro/inst_gen_clk_codec/d_reclrc_i_1_n_0
    SLICE_X23Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_reclrc_reg/C
                         clock pessimism             -0.536     1.843    
    SLICE_X23Y35         FDRE (Hold_fdre_C_D)         0.091     1.934    inst_synchro/inst_gen_clk_codec/d_reclrc_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.128     1.958 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/Q
                         net (fo=5, routed)           0.089     2.048    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
    SLICE_X22Y35         LUT6 (Prop_lut6_I4_O)        0.099     2.147 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[5]_i_1/O
                         net (fo=1, routed)           0.000     2.147    inst_synchro/inst_gen_clk_codec/plusOp__0[5]
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.092     1.922    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.403%)  route 0.194ns (50.597%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.194     2.165    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y35         LUT5 (Prop_lut5_I1_O)        0.048     2.213 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[4]_i_1/O
                         net (fo=1, routed)           0.000     2.213    inst_synchro/inst_gen_clk_codec/plusOp__0[4]
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
                         clock pessimism             -0.534     1.845    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.107     1.952    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (49.003%)  route 0.194ns (50.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/Q
                         net (fo=8, routed)           0.194     2.165    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]
    SLICE_X22Y35         LUT4 (Prop_lut4_I1_O)        0.045     2.210 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[3]_i_1/O
                         net (fo=1, routed)           0.000     2.210    inst_synchro/inst_gen_clk_codec/plusOp__0[3]
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y35         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
                         clock pessimism             -0.534     1.845    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.091     1.936    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.164     1.998 r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/Q
                         net (fo=3, routed)           0.187     2.186    inst_synchro/inst_gen_clk_codec/I
    SLICE_X24Y46         LUT2 (Prop_lut2_I1_O)        0.045     2.231 r  inst_synchro/inst_gen_clk_codec/d_bclk_i_1/O
                         net (fo=1, routed)           0.000     2.231    inst_synchro/inst_gen_clk_codec/d_bclk_i_1_n_0
    SLICE_X24Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
                         clock pessimism             -0.550     1.834    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.120     1.954    inst_synchro/inst_gen_clk_codec/d_bclk_reg
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.145%)  route 0.242ns (56.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.242     2.214    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y36         LUT3 (Prop_lut3_I1_O)        0.043     2.257 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[7]_i_2/O
                         net (fo=1, routed)           0.000     2.257    inst_synchro/inst_gen_clk_codec/plusOp__0[7]
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.107     1.937    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/Q
                         net (fo=4, routed)           0.242     2.214    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.045     2.259 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.259    inst_synchro/inst_gen_clk_codec/plusOp__0[6]
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.092     1.922    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.245ns (46.098%)  route 0.286ns (53.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.562     1.834    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.148     1.982 f  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/Q
                         net (fo=2, routed)           0.286     2.269    inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]
    SLICE_X24Y46         LUT1 (Prop_lut1_I0_O)        0.097     2.366 r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk[0]_i_1/O
                         net (fo=1, routed)           0.000     2.366    inst_synchro/inst_gen_clk_codec/plusOp[0]
    SLICE_X24Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.830     2.384    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X24Y46         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
                         clock pessimism             -0.550     1.834    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.131     1.965    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.385%)  route 0.286ns (60.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.971 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/Q
                         net (fo=6, routed)           0.110     2.081    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.126 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[2]_i_1/O
                         net (fo=1, routed)           0.176     2.302    inst_synchro/inst_gen_clk_codec/plusOp__0[2]
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X23Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X23Y36         FDRE (Hold_fdre_C_D)         0.070     1.900    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Destination:            inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@0.000ns fall@40.357ns period=80.714ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@0.000ns - CLKOUT1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.226ns (42.176%)  route 0.310ns (57.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.558     1.830    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.128     1.958 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/Q
                         net (fo=7, routed)           0.310     2.268    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
    SLICE_X22Y36         LUT2 (Prop_lut2_I1_O)        0.098     2.366 r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.366    inst_synchro/inst_gen_clk_codec/plusOp__0[1]
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBufer1/O
                         net (fo=12, routed)          0.825     2.379    inst_synchro/inst_gen_clk_codec/CLK
    SLICE_X22Y36         FDRE                                         r  inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
                         clock pessimism             -0.549     1.830    
    SLICE_X22Y36         FDRE (Hold_fdre_C_D)         0.107     1.937    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.429    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform(ns):       { 0.000 40.357 }
Period(ns):         80.714
Sources:            { inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         80.714      78.559     BUFGCTRL_X0Y16  inst_synchro/inst_synchro/ClockBufer1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         80.714      79.465     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X23Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y35    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y35    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         80.714      79.714     SLICE_X22Y35    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       80.714      79.286     PLLE2_ADV_X0Y1  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_bclk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X24Y46    inst_synchro/inst_gen_clk_codec/d_cpt_bclk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X22Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         40.357      39.857     SLICE_X23Y36    inst_synchro/inst_gen_clk_codec/d_cpt_reclrc_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :            0  Failing Endpoints,  Worst Slack       17.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.618ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.935ns  (required time - arrival time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.456ns (30.177%)  route 1.055ns (69.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.949ns = ( 25.949 - 20.000 ) 
    Source Clock Delay      (SCD):    6.496ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.755     6.496    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y5          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.456     6.952 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          1.055     8.007    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X41Y6          FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.579    25.950    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y6          FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism              0.485    26.435    
                         clock uncertainty           -0.088    26.347    
    SLICE_X41Y6          FDCE (Recov_fdce_C_CLR)     -0.405    25.942    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         25.942    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                 17.935    

Slack (MET) :             18.201ns  (required time - arrival time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (recovery check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0 rise@20.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.598%)  route 0.825ns (64.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.948ns = ( 25.948 - 20.000 ) 
    Source Clock Delay      (SCD):    6.497ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.306     2.798    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.886 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.754     4.640    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.741 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.756     6.497    inst_init_codec/clk_p
    SLICE_X43Y8          FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.456     6.953 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.825     7.778    inst_init_codec/d_cfg_done
    SLICE_X41Y8          FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)   20.000    20.000 r  
    K17                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.181    22.602    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.685 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.594    24.279    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.370 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         1.578    25.949    inst_init_codec/clk_p
    SLICE_X41Y8          FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism              0.523    26.472    
                         clock uncertainty           -0.088    26.384    
    SLICE_X41Y8          FDCE (Recov_fdce_C_CLR)     -0.405    25.979    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         25.979    
                         arrival time                          -7.778    
  -------------------------------------------------------------------
                         slack                                 18.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 inst_init_codec/d_cfg_done_reg/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/d_cfg_busy_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.016%)  route 0.401ns (73.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.593     1.865    inst_init_codec/clk_p
    SLICE_X43Y8          FDRE                                         r  inst_init_codec/d_cfg_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.141     2.006 f  inst_init_codec/d_cfg_done_reg/Q
                         net (fo=3, routed)           0.401     2.407    inst_init_codec/d_cfg_done
    SLICE_X41Y8          FDCE                                         f  inst_init_codec/d_cfg_busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.862     2.416    inst_init_codec/clk_p
    SLICE_X41Y8          FDCE                                         r  inst_init_codec/d_cfg_busy_reg/C
                         clock pessimism             -0.535     1.881    
    SLICE_X41Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.789    inst_init_codec/d_cfg_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
                            (removal check against rising-edge clock CLKOUT0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0 rise@0.000ns - CLKOUT0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.141ns (24.350%)  route 0.438ns (75.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.750 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.497     1.247    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.273 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.592     1.864    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X36Y5          FDRE                                         r  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.141     2.005 f  inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg[6]/Q
                         net (fo=21, routed)          0.438     2.443    inst_init_codec/inst_ctrl_i2c/FSM_onehot_fsm_i2c_etat_courant_reg_n_0_[6]
    SLICE_X41Y6          FDCE                                         f  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0 rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.928    inst_synchro/inst_synchro/sysclk_IBUF
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.981 r  inst_synchro/inst_synchro/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.525    inst_synchro/inst_synchro/CLKOUT0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.554 r  inst_synchro/inst_synchro/ClockBuf0/O
                         net (fo=124, routed)         0.863     2.417    inst_init_codec/inst_ctrl_i2c/clk_p
    SLICE_X41Y6          FDCE                                         r  inst_init_codec/inst_ctrl_i2c/d_write_req_reg/C
                         clock pessimism             -0.515     1.902    
    SLICE_X41Y6          FDCE (Remov_fdce_C_CLR)     -0.092     1.810    inst_init_codec/inst_ctrl_i2c/d_write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.443    
  -------------------------------------------------------------------
                         slack                                  0.633    





