<h1 align="center">ğŸ’» Varjula Balakrishna</h1>
<h3 align="center">Aspiring Digital Design & Verification Engineer | RTL â€¢ RISC-V â€¢ UVM â€¢ FPGA</h3>

---

<p align="center">
  <img src="https://img.shields.io/badge/RTL%20Design-Verilog%20%7C%20SystemVerilog-green?style=for-the-badge&logo=verilog" />
  <img src="https://img.shields.io/badge/Verification-UVM%20%7C%20SVA-red?style=for-the-badge&logo=unity" />
  <img src="https://img.shields.io/badge/EDA%20Tools-VCS%20%7C%20QuestaSim%20%7C%20ModelSim-yellowgreen?style=for-the-badge&logo=gnu" />
</p>

---

## ğŸ”§ About Me

Iâ€™m passionate about **Digital System Design, Verification, RISC-V Architecture, FPGA Development, and Physical Design**.  
I love translating hardware ideas into **clean RTL**, verifying them with **UVM**, and debugging waveforms until everything matches the spec.

Actively preparing for roles in:

- **ASIC/FPGA Design**
- **Pre-Silicon Verification (UVM/SV)**
- **RISC-V Development**
- **Synthesis + STA (Beginner)**
- **SoC/Subsystem Verification**

---

## ğŸ› ï¸ Skills & Tools 

- **Design:** `Verilog HDL`, `SystemVerilog` (RTL + Assertions)  
- **Verification:** `UVM Testbench Architecture`, `Functional & Code Coverage`, `SystemVerilog Assertions`  
- **EDA Tools:** Synopsys VCS, Cadence Xcelium (learning), QuestaSim / ModelSim, GTKWave / DVE  
- **Physical Design (Beginner):** Synthesis & Constraints, Timing Diagrams, STA, Floorplanning & PnR  
- **FPGA:** Xilinx Vivado, Intel Quartus, Zynq / Cyclone Boards  
- **Scripting:** Python, TCL, Makefiles, Bash  
- **Version Control:** Git & GitHub, Markdown Documentation  

---

## ğŸš€ Projects

- **RISC-V 5-Stage Pipeline CPU:** Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Writeback, hazard detection, forwarding logic, branch prediction (planned), UVM testbench.  
- **Synchronous FIFO (SV):** Parameterized depth/width, full/empty/almost flags, UVM-lite tests.  
- **Asynchronous FIFO with Gray Code:** Dual-clock, pointer sync, functional + CDC verification.  
- **AXI4-Lite Slave Interface:** RTL + UVM agent, coverage-driven tests.  
- **SPI Protocol Verification (UVM):** Agent, scoreboard, functional coverage, multiple modes.  
- **Stopwatch on FPGA (FSM):** Clean state machine, 7-segment driver, synthesized + tested on board.  

---

## ğŸ“Š GitHub Stats & VLSI Theme 

<p align="center">
  <!-- Profile Summary Cards -->
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/profile-details?username=VBK0-0&theme=dark" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/stats?username=VBK0-0&theme=dark" />
  <img src="https://github-profile-summary-cards.vercel.app/api/cards/repos-per-language?username=VBK0-0&theme=dark" />
</p>

---

## ğŸ“« Connect With Me

- ğŸ“§ **Email:** varjulabalakrishna2002@gmail.com  
- ğŸ’¼ **LinkedIn:** https://www.linkedin.com/in/varjula-balakrishna-5422861a6/

---

<p align="center">
  âš¡ <i>Designing and verifying digital logic â€” one module at a time. ğŸ’šğŸ”´</i>
</p>
