<stg><name>CNN</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="9">
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="9" to="10">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="13">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="13" to="14">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="14" to="15">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="15" to="16">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="16" to="17">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="17" to="18">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="18" to="19">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="19" to="20">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:0  %b_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %b_V)

]]></Node>
<StgValue><ssdm name="b_V_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:1  %a_V_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %a_V)

]]></Node>
<StgValue><ssdm name="a_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:2  %conv_bias_L1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %conv_bias_L1_V)

]]></Node>
<StgValue><ssdm name="conv_bias_L1_V_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:3  %conv_bias_L2_3_V_c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_L2_3_V_c"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:4  %conv_bias_L2_2_V_c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_L2_2_V_c"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:5  %conv_bias_L2_1_V_c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_L2_1_V_c"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:6  %conv_bias_L2_0_V_c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_L2_0_V_c"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:7  %b_V_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="b_V_c"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:8  %a_V_c = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="a_V_c"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:9  %conv_bias_L1_V_c = alloca i48, align 8

]]></Node>
<StgValue><ssdm name="conv_bias_L1_V_c"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:10  %conv_kernel_L1_8_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_8_V_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:11  %conv_kernel_L1_7_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_7_V_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:12  %conv_kernel_L1_6_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_6_V_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:13  %conv_kernel_L1_5_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_5_V_s"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:14  %conv_kernel_L1_4_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_4_V_s"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:15  %conv_kernel_L1_3_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_3_V_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:16  %conv_kernel_L1_2_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_2_V_s"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:17  %conv_kernel_L1_1_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_1_V_s"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:18  %conv_kernel_L1_0_V_s = alloca i18, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_L1_0_V_s"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:55  %mean_removed_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="mean_removed_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:56  %padded_0_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_0_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:57  %padded_1_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:58  %padded_2_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:59  %padded_3_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:60  %padded_4_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:61  %padded_5_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_5_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:62  %padded_6_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_6_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:63  %padded_7_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_7_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:64  %padded_8_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_8_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:65  %padded_9_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_9_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:66  %padded_10_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_10_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:67  %padded_11_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_11_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:68  %padded_12_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_12_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:69  %padded_13_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_13_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:70  %padded_14_V = alloca [60 x i18], align 4

]]></Node>
<StgValue><ssdm name="padded_14_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:71  %resampled_0_0_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_0_0_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:72  %resampled_0_1_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_0_1_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:73  %resampled_0_2_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_0_2_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:74  %resampled_0_3_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_0_3_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:75  %resampled_0_4_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_0_4_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:76  %resampled_1_0_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_1_0_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:77  %resampled_1_1_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_1_1_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:78  %resampled_1_2_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_1_2_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:79  %resampled_1_3_V = alloca [784 x i18], align 4

]]></Node>
<StgValue><ssdm name="resampled_1_3_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:80  %conv_0_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_0_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:81  %conv_1_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_1_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:82  %conv_2_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_2_V"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:83  %conv_3_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_3_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:84  %conv_4_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_4_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:85  %conv_5_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_5_V"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:86  %conv_6_V = alloca [112 x i25], align 4

]]></Node>
<StgValue><ssdm name="conv_6_V"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:87  %batchnorm_V = alloca [784 x i48], align 8

]]></Node>
<StgValue><ssdm name="batchnorm_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="48" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:88  %ReLU_V = alloca [784 x i48], align 8

]]></Node>
<StgValue><ssdm name="ReLU_V"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:89  %maxpool_V = alloca [196 x i25], align 4

]]></Node>
<StgValue><ssdm name="maxpool_V"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:90  %padded_L2_0_V = alloca [64 x i25], align 4

]]></Node>
<StgValue><ssdm name="padded_L2_0_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:91  %padded_L2_1_V = alloca [64 x i25], align 4

]]></Node>
<StgValue><ssdm name="padded_L2_1_V"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:92  %padded_L2_2_V = alloca [64 x i25], align 4

]]></Node>
<StgValue><ssdm name="padded_L2_2_V"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:93  %padded_L2_3_V = alloca [64 x i25], align 4

]]></Node>
<StgValue><ssdm name="padded_L2_3_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:94  %resampled_L2_0_V = alloca [980 x i25], align 4

]]></Node>
<StgValue><ssdm name="resampled_L2_0_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="25" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:95  %resampled_L2_1_V = alloca [784 x i25], align 4

]]></Node>
<StgValue><ssdm name="resampled_L2_1_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="48" op_14_bw="18" op_15_bw="18" op_16_bw="48" op_17_bw="48" op_18_bw="48" op_19_bw="48" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="48" op_30_bw="18" op_31_bw="18" op_32_bw="48" op_33_bw="48" op_34_bw="48" op_35_bw="48">
<![CDATA[
arrayctor.loop4.preheader:128  call fastcc void @zero_mean_1chan64([784 x i18]* %in_image_V, [784 x i18]* %mean_removed_V, [784 x i18]* %means_V, i18* %conv_kernel_L1_0_V, i18* %conv_kernel_L1_1_V, i18* %conv_kernel_L1_2_V, i18* %conv_kernel_L1_3_V, i18* %conv_kernel_L1_4_V, i18* %conv_kernel_L1_5_V, i18* %conv_kernel_L1_6_V, i18* %conv_kernel_L1_7_V, i18* %conv_kernel_L1_8_V, i48 %conv_bias_L1_V_read, i18 %a_V_read, i18 %b_V_read, i48* %conv_bias_L2_0_V, i48* %conv_bias_L2_1_V, i48* %conv_bias_L2_2_V, i48* %conv_bias_L2_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, i18* %a_V_c, i18* %b_V_c, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="48" op_14_bw="18" op_15_bw="18" op_16_bw="48" op_17_bw="48" op_18_bw="48" op_19_bw="48" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18" op_25_bw="18" op_26_bw="18" op_27_bw="18" op_28_bw="18" op_29_bw="48" op_30_bw="18" op_31_bw="18" op_32_bw="48" op_33_bw="48" op_34_bw="48" op_35_bw="48">
<![CDATA[
arrayctor.loop4.preheader:128  call fastcc void @zero_mean_1chan64([784 x i18]* %in_image_V, [784 x i18]* %mean_removed_V, [784 x i18]* %means_V, i18* %conv_kernel_L1_0_V, i18* %conv_kernel_L1_1_V, i18* %conv_kernel_L1_2_V, i18* %conv_kernel_L1_3_V, i18* %conv_kernel_L1_4_V, i18* %conv_kernel_L1_5_V, i18* %conv_kernel_L1_6_V, i18* %conv_kernel_L1_7_V, i18* %conv_kernel_L1_8_V, i48 %conv_bias_L1_V_read, i18 %a_V_read, i18 %b_V_read, i48* %conv_bias_L2_0_V, i48* %conv_bias_L2_1_V, i48* %conv_bias_L2_2_V, i48* %conv_bias_L2_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, i18* %a_V_c, i18* %b_V_c, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="83" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18">
<![CDATA[
arrayctor.loop4.preheader:129  call fastcc void @efficient_pad_n_1cha([784 x i18]* %mean_removed_V, [60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="84" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18">
<![CDATA[
arrayctor.loop4.preheader:129  call fastcc void @efficient_pad_n_1cha([784 x i18]* %mean_removed_V, [60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18">
<![CDATA[
arrayctor.loop4.preheader:130  call fastcc void @resample([60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V, [784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="18" op_20_bw="18" op_21_bw="18" op_22_bw="18" op_23_bw="18" op_24_bw="18">
<![CDATA[
arrayctor.loop4.preheader:130  call fastcc void @resample([60 x i18]* %padded_0_V, [60 x i18]* %padded_1_V, [60 x i18]* %padded_2_V, [60 x i18]* %padded_3_V, [60 x i18]* %padded_4_V, [60 x i18]* %padded_5_V, [60 x i18]* %padded_6_V, [60 x i18]* %padded_7_V, [60 x i18]* %padded_8_V, [60 x i18]* %padded_9_V, [60 x i18]* %padded_10_V, [60 x i18]* %padded_11_V, [60 x i18]* %padded_12_V, [60 x i18]* %padded_13_V, [60 x i18]* %padded_14_V, [784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="48" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25">
<![CDATA[
arrayctor.loop4.preheader:131  call fastcc void @conv2d_3x3_1chan_rev([784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, [112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="88" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="18" op_13_bw="18" op_14_bw="18" op_15_bw="18" op_16_bw="18" op_17_bw="18" op_18_bw="18" op_19_bw="48" op_20_bw="25" op_21_bw="25" op_22_bw="25" op_23_bw="25" op_24_bw="25" op_25_bw="25" op_26_bw="25">
<![CDATA[
arrayctor.loop4.preheader:131  call fastcc void @conv2d_3x3_1chan_rev([784 x i18]* %resampled_0_0_V, [784 x i18]* %resampled_0_1_V, [784 x i18]* %resampled_0_2_V, [784 x i18]* %resampled_0_3_V, [784 x i18]* %resampled_0_4_V, [784 x i18]* %resampled_1_0_V, [784 x i18]* %resampled_1_1_V, [784 x i18]* %resampled_1_2_V, [784 x i18]* %resampled_1_3_V, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_8_V_s, i48* %conv_bias_L1_V_c, [112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="89" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="18" op_9_bw="18" op_10_bw="48">
<![CDATA[
arrayctor.loop4.preheader:132  call fastcc void @batch_norm([112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V, i18* %a_V_c, i18* %b_V_c, [784 x i48]* %batchnorm_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="18" op_9_bw="18" op_10_bw="48">
<![CDATA[
arrayctor.loop4.preheader:132  call fastcc void @batch_norm([112 x i25]* %conv_0_V, [112 x i25]* %conv_1_V, [112 x i25]* %conv_2_V, [112 x i25]* %conv_3_V, [112 x i25]* %conv_4_V, [112 x i25]* %conv_5_V, [112 x i25]* %conv_6_V, i18* %a_V_c, i18* %b_V_c, [784 x i48]* %batchnorm_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="91" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
arrayctor.loop4.preheader:133  call fastcc void @relu([784 x i48]* %batchnorm_V, [784 x i48]* %ReLU_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="92" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
arrayctor.loop4.preheader:133  call fastcc void @relu([784 x i48]* %batchnorm_V, [784 x i48]* %ReLU_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="93" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:134  call fastcc void @max_pool_1chan([784 x i48]* %ReLU_V, [196 x i25]* %maxpool_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="25">
<![CDATA[
arrayctor.loop4.preheader:134  call fastcc void @max_pool_1chan([784 x i48]* %ReLU_V, [196 x i25]* %maxpool_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="95" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25">
<![CDATA[
arrayctor.loop4.preheader:135  call fastcc void @pad_for_conv2([196 x i25]* %maxpool_V, [64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="96" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25">
<![CDATA[
arrayctor.loop4.preheader:135  call fastcc void @pad_for_conv2([196 x i25]* %maxpool_V, [64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="97" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25">
<![CDATA[
arrayctor.loop4.preheader:136  call fastcc void @resample_for_conv2([64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V, [980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="98" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25">
<![CDATA[
arrayctor.loop4.preheader:136  call fastcc void @resample_for_conv2([64 x i25]* %padded_L2_0_V, [64 x i25]* %padded_L2_1_V, [64 x i25]* %padded_L2_2_V, [64 x i25]* %padded_L2_3_V, [980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="99" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="48" op_13_bw="48" op_14_bw="48" op_15_bw="48" op_16_bw="48" op_17_bw="48" op_18_bw="48" op_19_bw="48" op_20_bw="48" op_21_bw="48" op_22_bw="48">
<![CDATA[
arrayctor.loop4.preheader:137  call fastcc void @conv2d_3x3_4chan_rev([980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V, [4 x i18]* %conv_kernel_L2_0_V, [4 x i18]* %conv_kernel_L2_1_V, [4 x i18]* %conv_kernel_L2_2_V, [4 x i18]* %conv_kernel_L2_3_V, [4 x i18]* %conv_kernel_L2_4_V, [4 x i18]* %conv_kernel_L2_5_V, [4 x i18]* %conv_kernel_L2_6_V, [4 x i18]* %conv_kernel_L2_7_V, [4 x i18]* %conv_kernel_L2_8_V, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c, [112 x i48]* %result_0_V, [112 x i48]* %result_1_V, [112 x i48]* %result_2_V, [112 x i48]* %result_3_V, [112 x i48]* %result_4_V, [112 x i48]* %result_5_V, [112 x i48]* %result_6_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="100" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
arrayctor.loop4.preheader:19  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str131) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_6_V), !map !216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_5_V), !map !224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_4_V), !map !230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_3_V), !map !236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_2_V), !map !242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_1_V), !map !248

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap([112 x i48]* %result_0_V), !map !254

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:27  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_8_V), !map !260

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:28  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_7_V), !map !266

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:29  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_6_V), !map !272

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:30  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_5_V), !map !278

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:31  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_4_V), !map !284

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:32  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_3_V), !map !290

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:33  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_2_V), !map !296

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:34  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_1_V), !map !302

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:35  call void (...)* @_ssdm_op_SpecBitsMap([4 x i18]* %conv_kernel_L2_0_V), !map !308

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:36  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_8_V), !map !314

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:37  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_7_V), !map !319

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:38  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_6_V), !map !324

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:39  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_5_V), !map !329

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:40  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_4_V), !map !334

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:41  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_3_V), !map !339

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:42  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_2_V), !map !344

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:43  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_1_V), !map !349

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:44  call void (...)* @_ssdm_op_SpecBitsMap(i18* %conv_kernel_L1_0_V), !map !354

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:45  call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_3_V), !map !359

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:46  call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_2_V), !map !363

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:47  call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_1_V), !map !367

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:48  call void (...)* @_ssdm_op_SpecBitsMap(i48* %conv_bias_L2_0_V), !map !371

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:49  call void (...)* @_ssdm_op_SpecBitsMap([784 x i18]* %in_image_V), !map !375

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:50  call void (...)* @_ssdm_op_SpecBitsMap([784 x i18]* %means_V), !map !381

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
arrayctor.loop4.preheader:51  call void (...)* @_ssdm_op_SpecBitsMap(i48 %conv_bias_L1_V), !map !385

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:52  call void (...)* @_ssdm_op_SpecBitsMap(i18 %a_V), !map !391

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="18">
<![CDATA[
arrayctor.loop4.preheader:53  call void (...)* @_ssdm_op_SpecBitsMap(i18 %b_V), !map !395

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:54  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @CNN_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:96  %empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_0_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_0_V_s, i18* %conv_kernel_L1_0_V_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:97  %empty_154 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_0_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:98  %empty_155 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_1_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_1_V_s, i18* %conv_kernel_L1_1_V_s)

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:99  %empty_156 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_1_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:100  %empty_157 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_2_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_2_V_s, i18* %conv_kernel_L1_2_V_s)

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:101  %empty_158 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_2_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:102  %empty_159 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_3_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_3_V_s, i18* %conv_kernel_L1_3_V_s)

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:103  %empty_160 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_3_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:104  %empty_161 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_4_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_4_V_s, i18* %conv_kernel_L1_4_V_s)

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:105  %empty_162 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_4_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:106  %empty_163 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_5_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_5_V_s, i18* %conv_kernel_L1_5_V_s)

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:107  %empty_164 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_5_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="148" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:108  %empty_165 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_6_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_6_V_s, i18* %conv_kernel_L1_6_V_s)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="149" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:109  %empty_166 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_6_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="150" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:110  %empty_167 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_7_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_7_V_s, i18* %conv_kernel_L1_7_V_s)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:111  %empty_168 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_7_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:112  %empty_169 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @conv_kernel_L1_LF_8_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i18* %conv_kernel_L1_8_V_s, i18* %conv_kernel_L1_8_V_s)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:113  %empty_170 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %conv_kernel_L1_8_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
arrayctor.loop4.preheader:114  %empty_171 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @conv_bias_L1_OC_V_c_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 0, i48* %conv_bias_L1_V_c, i48* %conv_bias_L1_V_c)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:115  %empty_172 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:116  %empty_173 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @a_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %a_V_c, i18* %a_V_c)

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:117  %empty_174 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %a_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="18" op_8_bw="18">
<![CDATA[
arrayctor.loop4.preheader:118  %empty_175 = call i32 (...)* @_ssdm_op_SpecChannel([6 x i8]* @b_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 5, i32 0, i18* %b_V_c, i18* %b_V_c)

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:119  %empty_176 = call i32 (...)* @_ssdm_op_SpecInterface(i18* %b_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
arrayctor.loop4.preheader:120  %empty_177 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_0_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_0_V_c)

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:121  %empty_178 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_0_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="162" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
arrayctor.loop4.preheader:122  %empty_179 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_1_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_1_V_c)

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="163" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:123  %empty_180 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_1_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
arrayctor.loop4.preheader:124  %empty_181 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_2_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_2_V_c)

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:125  %empty_182 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_2_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
arrayctor.loop4.preheader:126  %empty_183 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @conv_bias_L2_LF_3_NF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 10, i32 0, i48* %conv_bias_L2_3_V_c, i48* %conv_bias_L2_3_V_c)

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:127  %empty_184 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %conv_bias_L2_3_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="168" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="18" op_4_bw="18" op_5_bw="18" op_6_bw="18" op_7_bw="18" op_8_bw="18" op_9_bw="18" op_10_bw="18" op_11_bw="18" op_12_bw="48" op_13_bw="48" op_14_bw="48" op_15_bw="48" op_16_bw="48" op_17_bw="48" op_18_bw="48" op_19_bw="48" op_20_bw="48" op_21_bw="48" op_22_bw="48">
<![CDATA[
arrayctor.loop4.preheader:137  call fastcc void @conv2d_3x3_4chan_rev([980 x i25]* %resampled_L2_0_V, [784 x i25]* %resampled_L2_1_V, [4 x i18]* %conv_kernel_L2_0_V, [4 x i18]* %conv_kernel_L2_1_V, [4 x i18]* %conv_kernel_L2_2_V, [4 x i18]* %conv_kernel_L2_3_V, [4 x i18]* %conv_kernel_L2_4_V, [4 x i18]* %conv_kernel_L2_5_V, [4 x i18]* %conv_kernel_L2_6_V, [4 x i18]* %conv_kernel_L2_7_V, [4 x i18]* %conv_kernel_L2_8_V, i48* %conv_bias_L2_0_V_c, i48* %conv_bias_L2_1_V_c, i48* %conv_bias_L2_2_V_c, i48* %conv_bias_L2_3_V_c, [112 x i48]* %result_0_V, [112 x i48]* %result_1_V, [112 x i48]* %result_2_V, [112 x i48]* %result_3_V, [112 x i48]* %result_4_V, [112 x i48]* %result_5_V, [112 x i48]* %result_6_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
arrayctor.loop4.preheader:138  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
