Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr  3 20:35:20 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file t2_control_sets_placed.rpt
| Design       : t2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              23 |           10 |
| No           | No                    | Yes                    |              99 |           29 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              60 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+--------------------------------------+--------------------------+------------------+----------------+
|      Clock Signal     |             Enable Signal            |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+-----------------------+--------------------------------------+--------------------------+------------------+----------------+
|  Uclkgen/clk_2k_reg_0 |                                      | Ufsm/RestartBtn/U0/rst_n |                1 |              2 |
|  clk_1_BUFG           | Utd/Usec0/E[0]                       | Ufsm/RestartBtn/U0/rst_n |                2 |              4 |
|  clk_1_BUFG           | Ufsm/data_load_enable_reg_2[0]       | Ufsm/RestartBtn/U0/rst_n |                2 |              4 |
|  clk_1_BUFG           | Ufsm/data_load_enable_reg_0[0]       | Ufsm/RestartBtn/U0/rst_n |                3 |              4 |
|  clk_1_BUFG           | Ufsm/E[0]                            | Ufsm/RestartBtn/U0/rst_n |                4 |              4 |
|  clk_1_BUFG           | Ufsm/data_load_enable_reg_1[0]       | Ufsm/RestartBtn/U0/rst_n |                2 |              4 |
|  clk_1_BUFG           | Ufsm/reg_load_enable_reg_3[0]        | Ufsm/RestartBtn/U0/rst_n |                3 |              4 |
|  clk_1_BUFG           | Ufsm/stopwatch_count_enable_reg_0[0] | Ufsm/RestartBtn/U0/rst_n |                2 |              4 |
|  clk_1_BUFG           | Ustw/Usec0/E[0]                      | Ufsm/RestartBtn/U0/rst_n |                2 |              4 |
|  clk_1_BUFG           | Ustw/Usec1/E[0]                      | Ufsm/RestartBtn/U0/rst_n |                1 |              4 |
|  clk_1_BUFG           | Usreg/Uq0/E[0]                       | Ufsm/RestartBtn/U0/rst_n |                4 |              4 |
|  clk_1_BUFG           | Usreg/Uq2/E[0]                       | Ufsm/RestartBtn/U0/rst_n |                3 |              4 |
|  clk_1_BUFG           | Ufsm/data_load_enable_reg_4[0]       | Ufsm/RestartBtn/U0/rst_n |                2 |             16 |
|  Ufsm/RestartBtn/CLK  |                                      |                          |               10 |             23 |
|  clk_IBUF_BUFG        |                                      | Ufsm/RestartBtn/U0/rst_n |               12 |             44 |
|  clk_1_BUFG           |                                      | Ufsm/RestartBtn/U0/rst_n |               16 |             53 |
+-----------------------+--------------------------------------+--------------------------+------------------+----------------+


