set ::env(PROJECT_NAME) RC_mkPktMerge
set ::env(DESIGN_TOP) mkPktMerge
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/VTR_design/RC_mkPktMerge/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/VTR_design/RC_mkPktMerge/rtl/mkPktMerge.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) VTR_design
