bytes_transferred	,	V_49
msgdma_disable_txirq	,	F_14
MSGDMA_DESC_TX_STRIDE	,	V_26
MSGDMA_DESC_CTL_END_ON_EOP	,	V_37
dma_addr_t	,	T_2
altera_tse_private	,	V_1
rx_dma_csr	,	V_5
rxbuffer	,	V_35
msgdma_uninitialize	,	F_2
tx_dma_desc	,	V_19
stride	,	V_27
rx_dma_resp	,	V_48
tse_bit_is_clear	,	F_7
upper_32_bits	,	F_21
tx_cons	,	V_33
tse_clear_bit	,	F_11
msgdma_tx_buffer	,	F_18
write_addr_lo	,	V_22
lower_32_bits	,	F_19
write_addr_hi	,	V_23
pktlength	,	V_45
ALTERA_TSE_SW_RESET_WATCHDOG_CNTR	,	V_9
dev	,	V_12
len	,	V_24
u32	,	T_1
msgdma_start_rxdma	,	F_3
priv	,	V_2
buffer	,	V_17
rx_dma_buf_sz	,	V_36
pktstatus	,	V_46
drv	,	V_11
MSGDMA_DESC_CTL_TR_COMP_IRQ	,	V_39
msgdma_disable_rxirq	,	F_10
MSGDMA_CSR_STAT_IRQ	,	V_15
netif_warn	,	F_9
msgdma_reset	,	F_4
MSGDMA_DESC_CTL_END_ON_LEN	,	V_38
MSGDMA_DESC_CTL_TR_ERR_IRQ	,	V_41
dma_addr	,	V_18
tse_set_bit	,	F_13
tx_prod	,	V_32
csrwr32	,	F_5
"TSE Rx mSGDMA resetting bit never cleared!\n"	,	L_1
inuse	,	V_30
msgdma_clear_rxirq	,	F_16
status	,	V_6
msgdma_enable_rxirq	,	F_12
msgdma_clear_txirq	,	F_17
msgdma_rx_status	,	F_25
rx_dma_desc	,	V_43
rxstatus	,	V_44
MSGDMA_CSR_CTL_RESET	,	V_7
MSGDMA_CSR_STAT_RESETTING	,	V_10
resp_fill_level	,	V_47
MSGDMA_DESC_CTL_EARLY_IRQ	,	V_40
msgdma_add_rx_desc	,	F_24
msgdma_initialize	,	F_1
csrrd32	,	F_23
ready	,	V_29
MSGDMA_DESC_CTL_TX_SINGLE	,	V_28
tx_dma_csr	,	V_13
msgdma_csroffs	,	F_6
read_addr_lo	,	V_20
msgdma_respoffs	,	F_26
control	,	V_8
read_addr_hi	,	V_21
counter	,	V_3
MSGDMA_CSR_CTL_GLOBAL_INTR	,	V_14
burst_seq_num	,	V_25
msgdma_tx_completions	,	F_22
MSGDMA_CSR_STAT_MASK	,	V_4
msgdma_descroffs	,	F_20
"TSE Tx mSGDMA resetting bit never cleared!\n"	,	L_2
udelay	,	F_8
msgdma_enable_txirq	,	F_15
MSGDMA_DESC_CTL_GO	,	V_42
tse_buffer	,	V_16
MSGDMA_CSR_STAT_BUSY	,	V_34
rw_fill_level	,	V_31
