
Twis_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b34  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08004cbc  08004cbc  00005cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d2c  08004d2c  00006014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d2c  08004d2c  00005d2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d34  08004d34  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004d34  08004d34  00005d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004d38  08004d38  00005d38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08004d3c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006014  2**0
                  CONTENTS
 10 .bss          0000010c  20000014  20000014  00006014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000120  20000120  00006014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f377  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000023fc  00000000  00000000  000153bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d28  00000000  00000000  000177b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a3f  00000000  00000000  000184e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001afc3  00000000  00000000  00018f1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00011543  00000000  00000000  00033ee2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a4261  00000000  00000000  00045425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e9686  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003610  00000000  00000000  000e96cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  000eccdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000014 	.word	0x20000014
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004ca4 	.word	0x08004ca4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000018 	.word	0x20000018
 80001c4:	08004ca4 	.word	0x08004ca4

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80001d8:	b580      	push	{r7, lr}
 80001da:	b086      	sub	sp, #24
 80001dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001de:	1d3b      	adds	r3, r7, #4
 80001e0:	2200      	movs	r2, #0
 80001e2:	601a      	str	r2, [r3, #0]
 80001e4:	605a      	str	r2, [r3, #4]
 80001e6:	609a      	str	r2, [r3, #8]
 80001e8:	60da      	str	r2, [r3, #12]
 80001ea:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001ec:	4b11      	ldr	r3, [pc, #68]	@ (8000234 <MX_GPIO_Init+0x5c>)
 80001ee:	695b      	ldr	r3, [r3, #20]
 80001f0:	4a10      	ldr	r2, [pc, #64]	@ (8000234 <MX_GPIO_Init+0x5c>)
 80001f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80001f6:	6153      	str	r3, [r2, #20]
 80001f8:	4b0e      	ldr	r3, [pc, #56]	@ (8000234 <MX_GPIO_Init+0x5c>)
 80001fa:	695b      	ldr	r3, [r3, #20]
 80001fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000200:	603b      	str	r3, [r7, #0]
 8000202:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000204:	2200      	movs	r2, #0
 8000206:	2180      	movs	r1, #128	@ 0x80
 8000208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800020c:	f000 ffe0 	bl	80011d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000210:	2380      	movs	r3, #128	@ 0x80
 8000212:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000214:	2301      	movs	r3, #1
 8000216:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000218:	2300      	movs	r3, #0
 800021a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800021c:	2300      	movs	r3, #0
 800021e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000220:	1d3b      	adds	r3, r7, #4
 8000222:	4619      	mov	r1, r3
 8000224:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000228:	f000 fe60 	bl	8000eec <HAL_GPIO_Init>

}
 800022c:	bf00      	nop
 800022e:	3718      	adds	r7, #24
 8000230:	46bd      	mov	sp, r7
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40021000 	.word	0x40021000

08000238 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023e:	f000 fc61 	bl	8000b04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000242:	f000 f831 	bl	80002a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000246:	f7ff ffc7 	bl	80001d8 <MX_GPIO_Init>
  MX_TIM3_Init();
 800024a:	f000 f923 	bl	8000494 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800024e:	f000 f9f9 	bl	8000644 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Testing uart communication
  const char *msg = "--- Connection with STM32 has been established ---\r\n";
 8000252:	4b12      	ldr	r3, [pc, #72]	@ (800029c <main+0x64>)
 8000254:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 8000256:	6878      	ldr	r0, [r7, #4]
 8000258:	f7ff ffb6 	bl	80001c8 <strlen>
 800025c:	4603      	mov	r3, r0
 800025e:	b29a      	uxth	r2, r3
 8000260:	2364      	movs	r3, #100	@ 0x64
 8000262:	6879      	ldr	r1, [r7, #4]
 8000264:	480e      	ldr	r0, [pc, #56]	@ (80002a0 <main+0x68>)
 8000266:	f003 fb13 	bl	8003890 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, &uart_rx_char, 1);
 800026a:	2201      	movs	r2, #1
 800026c:	490d      	ldr	r1, [pc, #52]	@ (80002a4 <main+0x6c>)
 800026e:	480c      	ldr	r0, [pc, #48]	@ (80002a0 <main+0x68>)
 8000270:	f003 fb97 	bl	80039a2 <HAL_UART_Receive_IT>
  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8000274:	2180      	movs	r1, #128	@ 0x80
 8000276:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800027a:	f000 ffc1 	bl	8001200 <HAL_GPIO_TogglePin>

  Motors_Init();
 800027e:	f000 faf5 	bl	800086c <Motors_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  bool w = Key_w_IsPressed();
 8000282:	f000 f875 	bl	8000370 <Key_w_IsPressed>
 8000286:	4603      	mov	r3, r0
 8000288:	70fb      	strb	r3, [r7, #3]

	  /* keď držíš W → cieľ 50 Hz; keď pustíš → cieľ 0 Hz (a vypne PWM) */
	  Motors_Update(w, 50u, 1200u);   /* ramp_ms si nastav podľa potreby */
 800028a:	78fb      	ldrb	r3, [r7, #3]
 800028c:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8000290:	2132      	movs	r1, #50	@ 0x32
 8000292:	4618      	mov	r0, r3
 8000294:	f000 fb48 	bl	8000928 <Motors_Update>
  {
 8000298:	bf00      	nop
 800029a:	e7f2      	b.n	8000282 <main+0x4a>
 800029c:	08004cbc 	.word	0x08004cbc
 80002a0:	20000084 	.word	0x20000084
 80002a4:	20000030 	.word	0x20000030

080002a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b090      	sub	sp, #64	@ 0x40
 80002ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ae:	f107 0318 	add.w	r3, r7, #24
 80002b2:	2228      	movs	r2, #40	@ 0x28
 80002b4:	2100      	movs	r1, #0
 80002b6:	4618      	mov	r0, r3
 80002b8:	f004 fcc8 	bl	8004c4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002bc:	1d3b      	adds	r3, r7, #4
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]
 80002c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80002ca:	2302      	movs	r3, #2
 80002cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ce:	2301      	movs	r3, #1
 80002d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d2:	2310      	movs	r3, #16
 80002d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80002d6:	2300      	movs	r3, #0
 80002d8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002da:	f107 0318 	add.w	r3, r7, #24
 80002de:	4618      	mov	r0, r3
 80002e0:	f000 ffa8 	bl	8001234 <HAL_RCC_OscConfig>
 80002e4:	4603      	mov	r3, r0
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d001      	beq.n	80002ee <SystemClock_Config+0x46>
  {
    Error_Handler();
 80002ea:	f000 f85d 	bl	80003a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ee:	230f      	movs	r3, #15
 80002f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002f2:	2300      	movs	r3, #0
 80002f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002fa:	2300      	movs	r3, #0
 80002fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002fe:	2300      	movs	r3, #0
 8000300:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2100      	movs	r1, #0
 8000306:	4618      	mov	r0, r3
 8000308:	f001 ffa2 	bl	8002250 <HAL_RCC_ClockConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000312:	f000 f849 	bl	80003a8 <Error_Handler>
  }
}
 8000316:	bf00      	nop
 8000318:	3740      	adds	r7, #64	@ 0x40
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
	...

08000320 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 8000328:	2180      	movs	r1, #128	@ 0x80
 800032a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800032e:	f000 ff67 	bl	8001200 <HAL_GPIO_TogglePin>

    if (huart->Instance == USART2)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	4a0b      	ldr	r2, [pc, #44]	@ (8000364 <HAL_UART_RxCpltCallback+0x44>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d10f      	bne.n	800035c <HAL_UART_RxCpltCallback+0x3c>
    {
        /* LED indikácia RX */
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 800033c:	2180      	movs	r1, #128	@ 0x80
 800033e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000342:	f000 ff5d 	bl	8001200 <HAL_GPIO_TogglePin>

        /* echo späť do PC */
        HAL_UART_Transmit(&huart2, &uart_rx_char, 1, 10);
 8000346:	230a      	movs	r3, #10
 8000348:	2201      	movs	r2, #1
 800034a:	4907      	ldr	r1, [pc, #28]	@ (8000368 <HAL_UART_RxCpltCallback+0x48>)
 800034c:	4807      	ldr	r0, [pc, #28]	@ (800036c <HAL_UART_RxCpltCallback+0x4c>)
 800034e:	f003 fa9f 	bl	8003890 <HAL_UART_Transmit>

        /* rearm RX */
        HAL_UART_Receive_IT(&huart2, &uart_rx_char, 1);
 8000352:	2201      	movs	r2, #1
 8000354:	4904      	ldr	r1, [pc, #16]	@ (8000368 <HAL_UART_RxCpltCallback+0x48>)
 8000356:	4805      	ldr	r0, [pc, #20]	@ (800036c <HAL_UART_RxCpltCallback+0x4c>)
 8000358:	f003 fb23 	bl	80039a2 <HAL_UART_Receive_IT>
    }
}
 800035c:	bf00      	nop
 800035e:	3708      	adds	r7, #8
 8000360:	46bd      	mov	sp, r7
 8000362:	bd80      	pop	{r7, pc}
 8000364:	40004400 	.word	0x40004400
 8000368:	20000030 	.word	0x20000030
 800036c:	20000084 	.word	0x20000084

08000370 <Key_w_IsPressed>:



bool Key_w_IsPressed(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	af00      	add	r7, sp, #0
    if (key_w)
 8000374:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <Key_w_IsPressed+0x30>)
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	b2db      	uxtb	r3, r3
 800037a:	2b00      	cmp	r3, #0
 800037c:	d00a      	beq.n	8000394 <Key_w_IsPressed+0x24>
    {
        if ((HAL_GetTick() - key_w_last_tick) > KEY_RELEASE_TIMEOUT_MS)
 800037e:	f000 fc1b 	bl	8000bb8 <HAL_GetTick>
 8000382:	4602      	mov	r2, r0
 8000384:	4b07      	ldr	r3, [pc, #28]	@ (80003a4 <Key_w_IsPressed+0x34>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	1ad3      	subs	r3, r2, r3
 800038a:	2b96      	cmp	r3, #150	@ 0x96
 800038c:	d902      	bls.n	8000394 <Key_w_IsPressed+0x24>
        {
            key_w = false;
 800038e:	4b04      	ldr	r3, [pc, #16]	@ (80003a0 <Key_w_IsPressed+0x30>)
 8000390:	2200      	movs	r2, #0
 8000392:	701a      	strb	r2, [r3, #0]
        }
    }
    return key_w;
 8000394:	4b02      	ldr	r3, [pc, #8]	@ (80003a0 <Key_w_IsPressed+0x30>)
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	b2db      	uxtb	r3, r3
}
 800039a:	4618      	mov	r0, r3
 800039c:	bd80      	pop	{r7, pc}
 800039e:	bf00      	nop
 80003a0:	20000031 	.word	0x20000031
 80003a4:	20000034 	.word	0x20000034

080003a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003a8:	b480      	push	{r7}
 80003aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003ac:	b672      	cpsid	i
}
 80003ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003b0:	bf00      	nop
 80003b2:	e7fd      	b.n	80003b0 <Error_Handler+0x8>

080003b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80003b4:	b480      	push	{r7}
 80003b6:	b083      	sub	sp, #12
 80003b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80003ba:	4b0f      	ldr	r3, [pc, #60]	@ (80003f8 <HAL_MspInit+0x44>)
 80003bc:	699b      	ldr	r3, [r3, #24]
 80003be:	4a0e      	ldr	r2, [pc, #56]	@ (80003f8 <HAL_MspInit+0x44>)
 80003c0:	f043 0301 	orr.w	r3, r3, #1
 80003c4:	6193      	str	r3, [r2, #24]
 80003c6:	4b0c      	ldr	r3, [pc, #48]	@ (80003f8 <HAL_MspInit+0x44>)
 80003c8:	699b      	ldr	r3, [r3, #24]
 80003ca:	f003 0301 	and.w	r3, r3, #1
 80003ce:	607b      	str	r3, [r7, #4]
 80003d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003d2:	4b09      	ldr	r3, [pc, #36]	@ (80003f8 <HAL_MspInit+0x44>)
 80003d4:	69db      	ldr	r3, [r3, #28]
 80003d6:	4a08      	ldr	r2, [pc, #32]	@ (80003f8 <HAL_MspInit+0x44>)
 80003d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003dc:	61d3      	str	r3, [r2, #28]
 80003de:	4b06      	ldr	r3, [pc, #24]	@ (80003f8 <HAL_MspInit+0x44>)
 80003e0:	69db      	ldr	r3, [r3, #28]
 80003e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003e6:	603b      	str	r3, [r7, #0]
 80003e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ea:	bf00      	nop
 80003ec:	370c      	adds	r7, #12
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
 80003f6:	bf00      	nop
 80003f8:	40021000 	.word	0x40021000

080003fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003fc:	b480      	push	{r7}
 80003fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000400:	bf00      	nop
 8000402:	e7fd      	b.n	8000400 <NMI_Handler+0x4>

08000404 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000404:	b480      	push	{r7}
 8000406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000408:	bf00      	nop
 800040a:	e7fd      	b.n	8000408 <HardFault_Handler+0x4>

0800040c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000410:	bf00      	nop
 8000412:	e7fd      	b.n	8000410 <MemManage_Handler+0x4>

08000414 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000418:	bf00      	nop
 800041a:	e7fd      	b.n	8000418 <BusFault_Handler+0x4>

0800041c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000420:	bf00      	nop
 8000422:	e7fd      	b.n	8000420 <UsageFault_Handler+0x4>

08000424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000424:	b480      	push	{r7}
 8000426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000428:	bf00      	nop
 800042a:	46bd      	mov	sp, r7
 800042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000430:	4770      	bx	lr

08000432 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000436:	bf00      	nop
 8000438:	46bd      	mov	sp, r7
 800043a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043e:	4770      	bx	lr

08000440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000440:	b480      	push	{r7}
 8000442:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr

0800044e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000452:	f000 fb9d 	bl	8000b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
	...

0800045c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 800045c:	b580      	push	{r7, lr}
 800045e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000460:	4802      	ldr	r0, [pc, #8]	@ (800046c <USART2_IRQHandler+0x10>)
 8000462:	f003 fae3 	bl	8003a2c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000466:	bf00      	nop
 8000468:	bd80      	pop	{r7, pc}
 800046a:	bf00      	nop
 800046c:	20000084 	.word	0x20000084

08000470 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000470:	b480      	push	{r7}
 8000472:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000474:	4b06      	ldr	r3, [pc, #24]	@ (8000490 <SystemInit+0x20>)
 8000476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800047a:	4a05      	ldr	r2, [pc, #20]	@ (8000490 <SystemInit+0x20>)
 800047c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000480:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048c:	4770      	bx	lr
 800048e:	bf00      	nop
 8000490:	e000ed00 	.word	0xe000ed00

08000494 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08e      	sub	sp, #56	@ 0x38
 8000498:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800049a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800049e:	2200      	movs	r2, #0
 80004a0:	601a      	str	r2, [r3, #0]
 80004a2:	605a      	str	r2, [r3, #4]
 80004a4:	609a      	str	r2, [r3, #8]
 80004a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004a8:	f107 031c 	add.w	r3, r7, #28
 80004ac:	2200      	movs	r2, #0
 80004ae:	601a      	str	r2, [r3, #0]
 80004b0:	605a      	str	r2, [r3, #4]
 80004b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004b4:	463b      	mov	r3, r7
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]
 80004bc:	609a      	str	r2, [r3, #8]
 80004be:	60da      	str	r2, [r3, #12]
 80004c0:	611a      	str	r2, [r3, #16]
 80004c2:	615a      	str	r2, [r3, #20]
 80004c4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004c6:	4b32      	ldr	r3, [pc, #200]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004c8:	4a32      	ldr	r2, [pc, #200]	@ (8000594 <MX_TIM3_Init+0x100>)
 80004ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 80004cc:	4b30      	ldr	r3, [pc, #192]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004ce:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80004d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80004da:	4b2d      	ldr	r3, [pc, #180]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004dc:	2209      	movs	r2, #9
 80004de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004e6:	4b2a      	ldr	r3, [pc, #168]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004ec:	4828      	ldr	r0, [pc, #160]	@ (8000590 <MX_TIM3_Init+0xfc>)
 80004ee:	f002 f8f3 	bl	80026d8 <HAL_TIM_Base_Init>
 80004f2:	4603      	mov	r3, r0
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d001      	beq.n	80004fc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80004f8:	f7ff ff56 	bl	80003a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000500:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000502:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000506:	4619      	mov	r1, r3
 8000508:	4821      	ldr	r0, [pc, #132]	@ (8000590 <MX_TIM3_Init+0xfc>)
 800050a:	f002 fc52 	bl	8002db2 <HAL_TIM_ConfigClockSource>
 800050e:	4603      	mov	r3, r0
 8000510:	2b00      	cmp	r3, #0
 8000512:	d001      	beq.n	8000518 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000514:	f7ff ff48 	bl	80003a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000518:	481d      	ldr	r0, [pc, #116]	@ (8000590 <MX_TIM3_Init+0xfc>)
 800051a:	f002 f934 	bl	8002786 <HAL_TIM_PWM_Init>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d001      	beq.n	8000528 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000524:	f7ff ff40 	bl	80003a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000528:	2300      	movs	r3, #0
 800052a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800052c:	2300      	movs	r3, #0
 800052e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000530:	f107 031c 	add.w	r3, r7, #28
 8000534:	4619      	mov	r1, r3
 8000536:	4816      	ldr	r0, [pc, #88]	@ (8000590 <MX_TIM3_Init+0xfc>)
 8000538:	f003 f8ee 	bl	8003718 <HAL_TIMEx_MasterConfigSynchronization>
 800053c:	4603      	mov	r3, r0
 800053e:	2b00      	cmp	r3, #0
 8000540:	d001      	beq.n	8000546 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000542:	f7ff ff31 	bl	80003a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000546:	2360      	movs	r3, #96	@ 0x60
 8000548:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800054a:	2300      	movs	r3, #0
 800054c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800054e:	2300      	movs	r3, #0
 8000550:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000552:	2300      	movs	r3, #0
 8000554:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000556:	463b      	mov	r3, r7
 8000558:	2200      	movs	r2, #0
 800055a:	4619      	mov	r1, r3
 800055c:	480c      	ldr	r0, [pc, #48]	@ (8000590 <MX_TIM3_Init+0xfc>)
 800055e:	f002 faed 	bl	8002b3c <HAL_TIM_PWM_ConfigChannel>
 8000562:	4603      	mov	r3, r0
 8000564:	2b00      	cmp	r3, #0
 8000566:	d001      	beq.n	800056c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000568:	f7ff ff1e 	bl	80003a8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800056c:	463b      	mov	r3, r7
 800056e:	2204      	movs	r2, #4
 8000570:	4619      	mov	r1, r3
 8000572:	4807      	ldr	r0, [pc, #28]	@ (8000590 <MX_TIM3_Init+0xfc>)
 8000574:	f002 fae2 	bl	8002b3c <HAL_TIM_PWM_ConfigChannel>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d001      	beq.n	8000582 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800057e:	f7ff ff13 	bl	80003a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000582:	4803      	ldr	r0, [pc, #12]	@ (8000590 <MX_TIM3_Init+0xfc>)
 8000584:	f000 f828 	bl	80005d8 <HAL_TIM_MspPostInit>

}
 8000588:	bf00      	nop
 800058a:	3738      	adds	r7, #56	@ 0x38
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000038 	.word	0x20000038
 8000594:	40000400 	.word	0x40000400

08000598 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a0a      	ldr	r2, [pc, #40]	@ (80005d0 <HAL_TIM_Base_MspInit+0x38>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d10b      	bne.n	80005c2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80005aa:	4b0a      	ldr	r3, [pc, #40]	@ (80005d4 <HAL_TIM_Base_MspInit+0x3c>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	4a09      	ldr	r2, [pc, #36]	@ (80005d4 <HAL_TIM_Base_MspInit+0x3c>)
 80005b0:	f043 0302 	orr.w	r3, r3, #2
 80005b4:	61d3      	str	r3, [r2, #28]
 80005b6:	4b07      	ldr	r3, [pc, #28]	@ (80005d4 <HAL_TIM_Base_MspInit+0x3c>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	f003 0302 	and.w	r3, r3, #2
 80005be:	60fb      	str	r3, [r7, #12]
 80005c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80005c2:	bf00      	nop
 80005c4:	3714      	adds	r7, #20
 80005c6:	46bd      	mov	sp, r7
 80005c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	40000400 	.word	0x40000400
 80005d4:	40021000 	.word	0x40021000

080005d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b088      	sub	sp, #32
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e0:	f107 030c 	add.w	r3, r7, #12
 80005e4:	2200      	movs	r2, #0
 80005e6:	601a      	str	r2, [r3, #0]
 80005e8:	605a      	str	r2, [r3, #4]
 80005ea:	609a      	str	r2, [r3, #8]
 80005ec:	60da      	str	r2, [r3, #12]
 80005ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	4a11      	ldr	r2, [pc, #68]	@ (800063c <HAL_TIM_MspPostInit+0x64>)
 80005f6:	4293      	cmp	r3, r2
 80005f8:	d11c      	bne.n	8000634 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fa:	4b11      	ldr	r3, [pc, #68]	@ (8000640 <HAL_TIM_MspPostInit+0x68>)
 80005fc:	695b      	ldr	r3, [r3, #20]
 80005fe:	4a10      	ldr	r2, [pc, #64]	@ (8000640 <HAL_TIM_MspPostInit+0x68>)
 8000600:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000604:	6153      	str	r3, [r2, #20]
 8000606:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <HAL_TIM_MspPostInit+0x68>)
 8000608:	695b      	ldr	r3, [r3, #20]
 800060a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000612:	2350      	movs	r3, #80	@ 0x50
 8000614:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000616:	2302      	movs	r3, #2
 8000618:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061a:	2300      	movs	r3, #0
 800061c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061e:	2300      	movs	r3, #0
 8000620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000622:	2302      	movs	r3, #2
 8000624:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	4619      	mov	r1, r3
 800062c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000630:	f000 fc5c 	bl	8000eec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000634:	bf00      	nop
 8000636:	3720      	adds	r7, #32
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}
 800063c:	40000400 	.word	0x40000400
 8000640:	40021000 	.word	0x40021000

08000644 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000648:	4b14      	ldr	r3, [pc, #80]	@ (800069c <MX_USART2_UART_Init+0x58>)
 800064a:	4a15      	ldr	r2, [pc, #84]	@ (80006a0 <MX_USART2_UART_Init+0x5c>)
 800064c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800064e:	4b13      	ldr	r3, [pc, #76]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000650:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000654:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000656:	4b11      	ldr	r3, [pc, #68]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000658:	2200      	movs	r2, #0
 800065a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800065c:	4b0f      	ldr	r3, [pc, #60]	@ (800069c <MX_USART2_UART_Init+0x58>)
 800065e:	2200      	movs	r2, #0
 8000660:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000662:	4b0e      	ldr	r3, [pc, #56]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000664:	2200      	movs	r2, #0
 8000666:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000668:	4b0c      	ldr	r3, [pc, #48]	@ (800069c <MX_USART2_UART_Init+0x58>)
 800066a:	220c      	movs	r2, #12
 800066c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066e:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000670:	2200      	movs	r2, #0
 8000672:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000674:	4b09      	ldr	r3, [pc, #36]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800067a:	4b08      	ldr	r3, [pc, #32]	@ (800069c <MX_USART2_UART_Init+0x58>)
 800067c:	2200      	movs	r2, #0
 800067e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000680:	4b06      	ldr	r3, [pc, #24]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000682:	2200      	movs	r2, #0
 8000684:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000686:	4805      	ldr	r0, [pc, #20]	@ (800069c <MX_USART2_UART_Init+0x58>)
 8000688:	f003 f8b4 	bl	80037f4 <HAL_UART_Init>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000692:	f7ff fe89 	bl	80003a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000696:	bf00      	nop
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	20000084 	.word	0x20000084
 80006a0:	40004400 	.word	0x40004400

080006a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b08a      	sub	sp, #40	@ 0x28
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ac:	f107 0314 	add.w	r3, r7, #20
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1b      	ldr	r2, [pc, #108]	@ (8000730 <HAL_UART_MspInit+0x8c>)
 80006c2:	4293      	cmp	r3, r2
 80006c4:	d130      	bne.n	8000728 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80006c6:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <HAL_UART_MspInit+0x90>)
 80006c8:	69db      	ldr	r3, [r3, #28]
 80006ca:	4a1a      	ldr	r2, [pc, #104]	@ (8000734 <HAL_UART_MspInit+0x90>)
 80006cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006d0:	61d3      	str	r3, [r2, #28]
 80006d2:	4b18      	ldr	r3, [pc, #96]	@ (8000734 <HAL_UART_MspInit+0x90>)
 80006d4:	69db      	ldr	r3, [r3, #28]
 80006d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006da:	613b      	str	r3, [r7, #16]
 80006dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006de:	4b15      	ldr	r3, [pc, #84]	@ (8000734 <HAL_UART_MspInit+0x90>)
 80006e0:	695b      	ldr	r3, [r3, #20]
 80006e2:	4a14      	ldr	r2, [pc, #80]	@ (8000734 <HAL_UART_MspInit+0x90>)
 80006e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006e8:	6153      	str	r3, [r2, #20]
 80006ea:	4b12      	ldr	r3, [pc, #72]	@ (8000734 <HAL_UART_MspInit+0x90>)
 80006ec:	695b      	ldr	r3, [r3, #20]
 80006ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006f2:	60fb      	str	r3, [r7, #12]
 80006f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80006f6:	230c      	movs	r3, #12
 80006f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006fa:	2302      	movs	r3, #2
 80006fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	2300      	movs	r3, #0
 8000700:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000702:	2303      	movs	r3, #3
 8000704:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000706:	2307      	movs	r3, #7
 8000708:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	4619      	mov	r1, r3
 8000710:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000714:	f000 fbea 	bl	8000eec <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000718:	2200      	movs	r2, #0
 800071a:	2100      	movs	r1, #0
 800071c:	2026      	movs	r0, #38	@ 0x26
 800071e:	f000 fb32 	bl	8000d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000722:	2026      	movs	r0, #38	@ 0x26
 8000724:	f000 fb4b 	bl	8000dbe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000728:	bf00      	nop
 800072a:	3728      	adds	r7, #40	@ 0x28
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	40004400 	.word	0x40004400
 8000734:	40021000 	.word	0x40021000

08000738 <tim_clk_hz>:
#include "motor_control.h"
#include "main.h"
#include "tim.h"

static uint32_t tim_clk_hz(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef clk = {0};
 800073e:	f107 0308 	add.w	r3, r7, #8
 8000742:	2200      	movs	r2, #0
 8000744:	601a      	str	r2, [r3, #0]
 8000746:	605a      	str	r2, [r3, #4]
 8000748:	609a      	str	r2, [r3, #8]
 800074a:	60da      	str	r2, [r3, #12]
 800074c:	611a      	str	r2, [r3, #16]
    uint32_t lat = 0;
 800074e:	2300      	movs	r3, #0
 8000750:	607b      	str	r3, [r7, #4]
    HAL_RCC_GetClockConfig(&clk, &lat);
 8000752:	1d3a      	adds	r2, r7, #4
 8000754:	f107 0308 	add.w	r3, r7, #8
 8000758:	4611      	mov	r1, r2
 800075a:	4618      	mov	r0, r3
 800075c:	f001 ff8a 	bl	8002674 <HAL_RCC_GetClockConfig>

    uint32_t pclk1 = HAL_RCC_GetPCLK1Freq();
 8000760:	f001 ff44 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 8000764:	61f8      	str	r0, [r7, #28]
    return (clk.APB1CLKDivider == RCC_HCLK_DIV1) ? pclk1 : (2u * pclk1);
 8000766:	697b      	ldr	r3, [r7, #20]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d002      	beq.n	8000772 <tim_clk_hz+0x3a>
 800076c:	69fb      	ldr	r3, [r7, #28]
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	e000      	b.n	8000774 <tim_clk_hz+0x3c>
 8000772:	69fb      	ldr	r3, [r7, #28]
}
 8000774:	4618      	mov	r0, r3
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}

0800077c <compute_psc_arr>:

static void compute_psc_arr(uint32_t pwm_hz, uint32_t *psc, uint32_t *arr)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b088      	sub	sp, #32
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	607a      	str	r2, [r7, #4]
    uint32_t clk = tim_clk_hz();
 8000788:	f7ff ffd6 	bl	8000738 <tim_clk_hz>
 800078c:	61b8      	str	r0, [r7, #24]

    if (pwm_hz < 1u) pwm_hz = 1u;
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2b00      	cmp	r3, #0
 8000792:	d101      	bne.n	8000798 <compute_psc_arr+0x1c>
 8000794:	2301      	movs	r3, #1
 8000796:	60fb      	str	r3, [r7, #12]

    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 8000798:	2300      	movs	r3, #0
 800079a:	61fb      	str	r3, [r7, #28]
 800079c:	e024      	b.n	80007e8 <compute_psc_arr+0x6c>
    {
        uint32_t denom = (p + 1u) * pwm_hz;
 800079e:	69fb      	ldr	r3, [r7, #28]
 80007a0:	1c5a      	adds	r2, r3, #1
 80007a2:	68fb      	ldr	r3, [r7, #12]
 80007a4:	fb02 f303 	mul.w	r3, r2, r3
 80007a8:	617b      	str	r3, [r7, #20]
        if (denom == 0u) continue;
 80007aa:	697b      	ldr	r3, [r7, #20]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d015      	beq.n	80007dc <compute_psc_arr+0x60>

        uint32_t a = (clk / denom);
 80007b0:	69ba      	ldr	r2, [r7, #24]
 80007b2:	697b      	ldr	r3, [r7, #20]
 80007b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80007b8:	613b      	str	r3, [r7, #16]
        if (a == 0u) continue;
 80007ba:	693b      	ldr	r3, [r7, #16]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d00f      	beq.n	80007e0 <compute_psc_arr+0x64>
        a -= 1u;
 80007c0:	693b      	ldr	r3, [r7, #16]
 80007c2:	3b01      	subs	r3, #1
 80007c4:	613b      	str	r3, [r7, #16]

        if (a <= 0xFFFFu) {
 80007c6:	693b      	ldr	r3, [r7, #16]
 80007c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007cc:	d209      	bcs.n	80007e2 <compute_psc_arr+0x66>
            *psc = p;
 80007ce:	68bb      	ldr	r3, [r7, #8]
 80007d0:	69fa      	ldr	r2, [r7, #28]
 80007d2:	601a      	str	r2, [r3, #0]
            *arr = a;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	693a      	ldr	r2, [r7, #16]
 80007d8:	601a      	str	r2, [r3, #0]
            return;
 80007da:	e011      	b.n	8000800 <compute_psc_arr+0x84>
        if (denom == 0u) continue;
 80007dc:	bf00      	nop
 80007de:	e000      	b.n	80007e2 <compute_psc_arr+0x66>
        if (a == 0u) continue;
 80007e0:	bf00      	nop
    for (uint32_t p = 0; p <= 0xFFFFu; p++)
 80007e2:	69fb      	ldr	r3, [r7, #28]
 80007e4:	3301      	adds	r3, #1
 80007e6:	61fb      	str	r3, [r7, #28]
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80007ee:	d3d6      	bcc.n	800079e <compute_psc_arr+0x22>
        }
    }

    *psc = 0xFFFFu;
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007f6:	601a      	str	r2, [r3, #0]
    *arr = 0xFFFFu;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80007fe:	601a      	str	r2, [r3, #0]
}
 8000800:	3720      	adds	r7, #32
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <apply_freq_and_50pct>:

static void apply_freq_and_50pct(uint32_t freq_hz)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b086      	sub	sp, #24
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
    uint32_t psc, arr;
    compute_psc_arr(freq_hz, &psc, &arr);
 8000810:	f107 020c 	add.w	r2, r7, #12
 8000814:	f107 0310 	add.w	r3, r7, #16
 8000818:	4619      	mov	r1, r3
 800081a:	6878      	ldr	r0, [r7, #4]
 800081c:	f7ff ffae 	bl	800077c <compute_psc_arr>

    __HAL_TIM_SET_PRESCALER(&htim3, psc);
 8000820:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <apply_freq_and_50pct+0x60>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	693a      	ldr	r2, [r7, #16]
 8000826:	629a      	str	r2, [r3, #40]	@ 0x28
    __HAL_TIM_SET_AUTORELOAD(&htim3, arr);
 8000828:	4b0f      	ldr	r3, [pc, #60]	@ (8000868 <apply_freq_and_50pct+0x60>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	68fa      	ldr	r2, [r7, #12]
 800082e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	4a0d      	ldr	r2, [pc, #52]	@ (8000868 <apply_freq_and_50pct+0x60>)
 8000834:	60d3      	str	r3, [r2, #12]

    uint32_t ccr = (arr + 1u) / 2u; /* 50 % */
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	3301      	adds	r3, #1
 800083a:	085b      	lsrs	r3, r3, #1
 800083c:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ccr);
 800083e:	4b0a      	ldr	r3, [pc, #40]	@ (8000868 <apply_freq_and_50pct+0x60>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	697a      	ldr	r2, [r7, #20]
 8000844:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ccr);
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <apply_freq_and_50pct+0x60>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	697a      	ldr	r2, [r7, #20]
 800084c:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_TIM_SET_COUNTER(&htim3, 0u);
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <apply_freq_and_50pct+0x60>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_GenerateEvent(&htim3, TIM_EVENTSOURCE_UPDATE);
 8000856:	2101      	movs	r1, #1
 8000858:	4803      	ldr	r0, [pc, #12]	@ (8000868 <apply_freq_and_50pct+0x60>)
 800085a:	f002 fa83 	bl	8002d64 <HAL_TIM_GenerateEvent>
}
 800085e:	bf00      	nop
 8000860:	3718      	adds	r7, #24
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20000038 	.word	0x20000038

0800086c <Motors_Init>:
static uint32_t last_step_tick = 0u;
static uint32_t step_period_ms = 10u;  /* update každých 10 ms */
static uint32_t step_hz = 1u;          /* prepočíta sa podľa ramp_ms */

void Motors_Init(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
    /* istota: vypnuté */
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8000870:	2100      	movs	r1, #0
 8000872:	480b      	ldr	r0, [pc, #44]	@ (80008a0 <Motors_Init+0x34>)
 8000874:	f002 f8d4 	bl	8002a20 <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 8000878:	2104      	movs	r1, #4
 800087a:	4809      	ldr	r0, [pc, #36]	@ (80008a0 <Motors_Init+0x34>)
 800087c:	f002 f8d0 	bl	8002a20 <HAL_TIM_PWM_Stop>
    pwm_running = false;
 8000880:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <Motors_Init+0x38>)
 8000882:	2200      	movs	r2, #0
 8000884:	701a      	strb	r2, [r3, #0]

    cur_freq = 0u;
 8000886:	4b08      	ldr	r3, [pc, #32]	@ (80008a8 <Motors_Init+0x3c>)
 8000888:	2200      	movs	r2, #0
 800088a:	601a      	str	r2, [r3, #0]
    tgt_freq = 0u;
 800088c:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <Motors_Init+0x40>)
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
    last_step_tick = HAL_GetTick();
 8000892:	f000 f991 	bl	8000bb8 <HAL_GetTick>
 8000896:	4603      	mov	r3, r0
 8000898:	4a05      	ldr	r2, [pc, #20]	@ (80008b0 <Motors_Init+0x44>)
 800089a:	6013      	str	r3, [r2, #0]
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000038 	.word	0x20000038
 80008a4:	2000010c 	.word	0x2000010c
 80008a8:	20000110 	.word	0x20000110
 80008ac:	20000114 	.word	0x20000114
 80008b0:	20000118 	.word	0x20000118

080008b4 <pwm_start_if_needed>:

static void pwm_start_if_needed(uint32_t start_freq_hz)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
    if (!pwm_running)
 80008bc:	4b0c      	ldr	r3, [pc, #48]	@ (80008f0 <pwm_start_if_needed+0x3c>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	f083 0301 	eor.w	r3, r3, #1
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d00d      	beq.n	80008e6 <pwm_start_if_needed+0x32>
    {
        apply_freq_and_50pct(start_freq_hz);
 80008ca:	6878      	ldr	r0, [r7, #4]
 80008cc:	f7ff ff9c 	bl	8000808 <apply_freq_and_50pct>

        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80008d0:	2100      	movs	r1, #0
 80008d2:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <pwm_start_if_needed+0x40>)
 80008d4:	f001 ffb8 	bl	8002848 <HAL_TIM_PWM_Start>
        HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80008d8:	2104      	movs	r1, #4
 80008da:	4806      	ldr	r0, [pc, #24]	@ (80008f4 <pwm_start_if_needed+0x40>)
 80008dc:	f001 ffb4 	bl	8002848 <HAL_TIM_PWM_Start>

        pwm_running = true;
 80008e0:	4b03      	ldr	r3, [pc, #12]	@ (80008f0 <pwm_start_if_needed+0x3c>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
    }
}
 80008e6:	bf00      	nop
 80008e8:	3708      	adds	r7, #8
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	2000010c 	.word	0x2000010c
 80008f4:	20000038 	.word	0x20000038

080008f8 <pwm_stop_if_running>:

static void pwm_stop_if_running(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
    if (pwm_running)
 80008fc:	4b08      	ldr	r3, [pc, #32]	@ (8000920 <pwm_stop_if_running+0x28>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d00a      	beq.n	800091a <pwm_stop_if_running+0x22>
    {
        HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8000904:	2100      	movs	r1, #0
 8000906:	4807      	ldr	r0, [pc, #28]	@ (8000924 <pwm_stop_if_running+0x2c>)
 8000908:	f002 f88a 	bl	8002a20 <HAL_TIM_PWM_Stop>
        HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800090c:	2104      	movs	r1, #4
 800090e:	4805      	ldr	r0, [pc, #20]	@ (8000924 <pwm_stop_if_running+0x2c>)
 8000910:	f002 f886 	bl	8002a20 <HAL_TIM_PWM_Stop>
        pwm_running = false;
 8000914:	4b02      	ldr	r3, [pc, #8]	@ (8000920 <pwm_stop_if_running+0x28>)
 8000916:	2200      	movs	r2, #0
 8000918:	701a      	strb	r2, [r3, #0]
    }
}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	2000010c 	.word	0x2000010c
 8000924:	20000038 	.word	0x20000038

08000928 <Motors_Update>:

void Motors_Update(bool enable, uint32_t target_freq_hz, uint32_t ramp_ms)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af00      	add	r7, sp, #0
 800092e:	4603      	mov	r3, r0
 8000930:	60b9      	str	r1, [r7, #8]
 8000932:	607a      	str	r2, [r7, #4]
 8000934:	73fb      	strb	r3, [r7, #15]
    tgt_freq = enable ? target_freq_hz : 0u;
 8000936:	7bfb      	ldrb	r3, [r7, #15]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <Motors_Update+0x18>
 800093c:	68bb      	ldr	r3, [r7, #8]
 800093e:	e000      	b.n	8000942 <Motors_Update+0x1a>
 8000940:	2300      	movs	r3, #0
 8000942:	4a56      	ldr	r2, [pc, #344]	@ (8000a9c <Motors_Update+0x174>)
 8000944:	6013      	str	r3, [r2, #0]

    /* ramp_ms = 0 -> skok */
    if (ramp_ms == 0u)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d115      	bne.n	8000978 <Motors_Update+0x50>
    {
        cur_freq = tgt_freq;
 800094c:	4b53      	ldr	r3, [pc, #332]	@ (8000a9c <Motors_Update+0x174>)
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	4a53      	ldr	r2, [pc, #332]	@ (8000aa0 <Motors_Update+0x178>)
 8000952:	6013      	str	r3, [r2, #0]

        if (cur_freq == 0u) {
 8000954:	4b52      	ldr	r3, [pc, #328]	@ (8000aa0 <Motors_Update+0x178>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d102      	bne.n	8000962 <Motors_Update+0x3a>
            pwm_stop_if_running();
 800095c:	f7ff ffcc 	bl	80008f8 <pwm_stop_if_running>
        } else {
            pwm_start_if_needed(cur_freq);
            apply_freq_and_50pct(cur_freq);
        }
        return;
 8000960:	e098      	b.n	8000a94 <Motors_Update+0x16c>
            pwm_start_if_needed(cur_freq);
 8000962:	4b4f      	ldr	r3, [pc, #316]	@ (8000aa0 <Motors_Update+0x178>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4618      	mov	r0, r3
 8000968:	f7ff ffa4 	bl	80008b4 <pwm_start_if_needed>
            apply_freq_and_50pct(cur_freq);
 800096c:	4b4c      	ldr	r3, [pc, #304]	@ (8000aa0 <Motors_Update+0x178>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff ff49 	bl	8000808 <apply_freq_and_50pct>
        return;
 8000976:	e08d      	b.n	8000a94 <Motors_Update+0x16c>
    }

    /* prepočet kroku rampy (Hz per step) */
    if (target_freq_hz < 1u) target_freq_hz = 1u;
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d101      	bne.n	8000982 <Motors_Update+0x5a>
 800097e:	2301      	movs	r3, #1
 8000980:	60bb      	str	r3, [r7, #8]

    uint32_t steps = ramp_ms / step_period_ms;
 8000982:	4b48      	ldr	r3, [pc, #288]	@ (8000aa4 <Motors_Update+0x17c>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	fbb2 f3f3 	udiv	r3, r2, r3
 800098c:	61fb      	str	r3, [r7, #28]
    if (steps < 1u) steps = 1u;
 800098e:	69fb      	ldr	r3, [r7, #28]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d101      	bne.n	8000998 <Motors_Update+0x70>
 8000994:	2301      	movs	r3, #1
 8000996:	61fb      	str	r3, [r7, #28]

    step_hz = (enable ? target_freq_hz : cur_freq);
 8000998:	7bfb      	ldrb	r3, [r7, #15]
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <Motors_Update+0x7a>
 800099e:	68bb      	ldr	r3, [r7, #8]
 80009a0:	e001      	b.n	80009a6 <Motors_Update+0x7e>
 80009a2:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa0 <Motors_Update+0x178>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	4a40      	ldr	r2, [pc, #256]	@ (8000aa8 <Motors_Update+0x180>)
 80009a8:	6013      	str	r3, [r2, #0]
    step_hz = (step_hz + steps - 1u) / steps; /* ceil */
 80009aa:	4b3f      	ldr	r3, [pc, #252]	@ (8000aa8 <Motors_Update+0x180>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	69fb      	ldr	r3, [r7, #28]
 80009b0:	4413      	add	r3, r2
 80009b2:	1e5a      	subs	r2, r3, #1
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ba:	4a3b      	ldr	r2, [pc, #236]	@ (8000aa8 <Motors_Update+0x180>)
 80009bc:	6013      	str	r3, [r2, #0]
    if (step_hz < 1u) step_hz = 1u;
 80009be:	4b3a      	ldr	r3, [pc, #232]	@ (8000aa8 <Motors_Update+0x180>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d102      	bne.n	80009cc <Motors_Update+0xa4>
 80009c6:	4b38      	ldr	r3, [pc, #224]	@ (8000aa8 <Motors_Update+0x180>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	601a      	str	r2, [r3, #0]

    uint32_t now = HAL_GetTick();
 80009cc:	f000 f8f4 	bl	8000bb8 <HAL_GetTick>
 80009d0:	61b8      	str	r0, [r7, #24]
    if ((now - last_step_tick) < step_period_ms) return;
 80009d2:	4b36      	ldr	r3, [pc, #216]	@ (8000aac <Motors_Update+0x184>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	69ba      	ldr	r2, [r7, #24]
 80009d8:	1ad2      	subs	r2, r2, r3
 80009da:	4b32      	ldr	r3, [pc, #200]	@ (8000aa4 <Motors_Update+0x17c>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	429a      	cmp	r2, r3
 80009e0:	d357      	bcc.n	8000a92 <Motors_Update+0x16a>
    last_step_tick = now;
 80009e2:	4a32      	ldr	r2, [pc, #200]	@ (8000aac <Motors_Update+0x184>)
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	6013      	str	r3, [r2, #0]

    /* rampovanie */
    if (cur_freq < tgt_freq)
 80009e8:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa0 <Motors_Update+0x178>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	4b2b      	ldr	r3, [pc, #172]	@ (8000a9c <Motors_Update+0x174>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	429a      	cmp	r2, r3
 80009f2:	d223      	bcs.n	8000a3c <Motors_Update+0x114>
    {
        if (cur_freq == 0u) {
 80009f4:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa0 <Motors_Update+0x178>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d10b      	bne.n	8000a14 <Motors_Update+0xec>
            /* pri štarte sa najprv zapne PWM na 1 Hz, aby timer bežal */
            pwm_start_if_needed(1u);
 80009fc:	2001      	movs	r0, #1
 80009fe:	f7ff ff59 	bl	80008b4 <pwm_start_if_needed>
            cur_freq = 1u;
 8000a02:	4b27      	ldr	r3, [pc, #156]	@ (8000aa0 <Motors_Update+0x178>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	601a      	str	r2, [r3, #0]
            apply_freq_and_50pct(cur_freq);
 8000a08:	4b25      	ldr	r3, [pc, #148]	@ (8000aa0 <Motors_Update+0x178>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f7ff fefb 	bl	8000808 <apply_freq_and_50pct>
            return;
 8000a12:	e03f      	b.n	8000a94 <Motors_Update+0x16c>
        }

        uint32_t next = cur_freq + step_hz;
 8000a14:	4b22      	ldr	r3, [pc, #136]	@ (8000aa0 <Motors_Update+0x178>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	4b23      	ldr	r3, [pc, #140]	@ (8000aa8 <Motors_Update+0x180>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	617b      	str	r3, [r7, #20]
        cur_freq = (next > tgt_freq) ? tgt_freq : next;
 8000a20:	4b1e      	ldr	r3, [pc, #120]	@ (8000a9c <Motors_Update+0x174>)
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	4293      	cmp	r3, r2
 8000a28:	bf28      	it	cs
 8000a2a:	4613      	movcs	r3, r2
 8000a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000aa0 <Motors_Update+0x178>)
 8000a2e:	6013      	str	r3, [r2, #0]
        apply_freq_and_50pct(cur_freq);
 8000a30:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa0 <Motors_Update+0x178>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f7ff fee7 	bl	8000808 <apply_freq_and_50pct>
 8000a3a:	e02b      	b.n	8000a94 <Motors_Update+0x16c>
    }
    else if (cur_freq > tgt_freq)
 8000a3c:	4b18      	ldr	r3, [pc, #96]	@ (8000aa0 <Motors_Update+0x178>)
 8000a3e:	681a      	ldr	r2, [r3, #0]
 8000a40:	4b16      	ldr	r3, [pc, #88]	@ (8000a9c <Motors_Update+0x174>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d91d      	bls.n	8000a84 <Motors_Update+0x15c>
    {
        if (cur_freq <= step_hz) cur_freq = 0u;
 8000a48:	4b15      	ldr	r3, [pc, #84]	@ (8000aa0 <Motors_Update+0x178>)
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <Motors_Update+0x180>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	429a      	cmp	r2, r3
 8000a52:	d803      	bhi.n	8000a5c <Motors_Update+0x134>
 8000a54:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <Motors_Update+0x178>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	e006      	b.n	8000a6a <Motors_Update+0x142>
        else cur_freq -= step_hz;
 8000a5c:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <Motors_Update+0x178>)
 8000a5e:	681a      	ldr	r2, [r3, #0]
 8000a60:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <Motors_Update+0x180>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	4a0e      	ldr	r2, [pc, #56]	@ (8000aa0 <Motors_Update+0x178>)
 8000a68:	6013      	str	r3, [r2, #0]

        if (cur_freq == 0u) {
 8000a6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa0 <Motors_Update+0x178>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d102      	bne.n	8000a78 <Motors_Update+0x150>
            pwm_stop_if_running();
 8000a72:	f7ff ff41 	bl	80008f8 <pwm_stop_if_running>
 8000a76:	e00d      	b.n	8000a94 <Motors_Update+0x16c>
        } else {
            apply_freq_and_50pct(cur_freq);
 8000a78:	4b09      	ldr	r3, [pc, #36]	@ (8000aa0 <Motors_Update+0x178>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	f7ff fec3 	bl	8000808 <apply_freq_and_50pct>
 8000a82:	e007      	b.n	8000a94 <Motors_Update+0x16c>
        }
    }
    else
    {
        /* drží cieľ */
        if (cur_freq == 0u) pwm_stop_if_running();
 8000a84:	4b06      	ldr	r3, [pc, #24]	@ (8000aa0 <Motors_Update+0x178>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d103      	bne.n	8000a94 <Motors_Update+0x16c>
 8000a8c:	f7ff ff34 	bl	80008f8 <pwm_stop_if_running>
 8000a90:	e000      	b.n	8000a94 <Motors_Update+0x16c>
    if ((now - last_step_tick) < step_period_ms) return;
 8000a92:	bf00      	nop
    }
}
 8000a94:	3720      	adds	r7, #32
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
 8000a9a:	bf00      	nop
 8000a9c:	20000114 	.word	0x20000114
 8000aa0:	20000110 	.word	0x20000110
 8000aa4:	20000004 	.word	0x20000004
 8000aa8:	20000008 	.word	0x20000008
 8000aac:	20000118 	.word	0x20000118

08000ab0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ab0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ae8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ab4:	f7ff fcdc 	bl	8000470 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ab8:	480c      	ldr	r0, [pc, #48]	@ (8000aec <LoopForever+0x6>)
  ldr r1, =_edata
 8000aba:	490d      	ldr	r1, [pc, #52]	@ (8000af0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000abc:	4a0d      	ldr	r2, [pc, #52]	@ (8000af4 <LoopForever+0xe>)
  movs r3, #0
 8000abe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac0:	e002      	b.n	8000ac8 <LoopCopyDataInit>

08000ac2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ac6:	3304      	adds	r3, #4

08000ac8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ac8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000acc:	d3f9      	bcc.n	8000ac2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ace:	4a0a      	ldr	r2, [pc, #40]	@ (8000af8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ad0:	4c0a      	ldr	r4, [pc, #40]	@ (8000afc <LoopForever+0x16>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad4:	e001      	b.n	8000ada <LoopFillZerobss>

08000ad6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ad6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ad8:	3204      	adds	r2, #4

08000ada <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ada:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000adc:	d3fb      	bcc.n	8000ad6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ade:	f004 f8bd 	bl	8004c5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ae2:	f7ff fba9 	bl	8000238 <main>

08000ae6 <LoopForever>:

LoopForever:
    b LoopForever
 8000ae6:	e7fe      	b.n	8000ae6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ae8:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8000aec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af0:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000af4:	08004d3c 	.word	0x08004d3c
  ldr r2, =_sbss
 8000af8:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000afc:	20000120 	.word	0x20000120

08000b00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b00:	e7fe      	b.n	8000b00 <ADC1_2_IRQHandler>
	...

08000b04 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b08:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <HAL_Init+0x28>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	@ (8000b2c <HAL_Init+0x28>)
 8000b0e:	f043 0310 	orr.w	r3, r3, #16
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 f92b 	bl	8000d70 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b1a:	200f      	movs	r0, #15
 8000b1c:	f000 f808 	bl	8000b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b20:	f7ff fc48 	bl	80003b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40022000 	.word	0x40022000

08000b30 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <HAL_InitTick+0x54>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <HAL_InitTick+0x58>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f943 	bl	8000dda <HAL_SYSTICK_Config>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00e      	b.n	8000b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b0f      	cmp	r3, #15
 8000b62:	d80a      	bhi.n	8000b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b64:	2200      	movs	r2, #0
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f000 f90b 	bl	8000d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b70:	4a06      	ldr	r2, [pc, #24]	@ (8000b8c <HAL_InitTick+0x5c>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000010 	.word	0x20000010
 8000b8c:	2000000c 	.word	0x2000000c

08000b90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_IncTick+0x20>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <HAL_IncTick+0x24>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <HAL_IncTick+0x24>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000010 	.word	0x20000010
 8000bb4:	2000011c 	.word	0x2000011c

08000bb8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;  
 8000bbc:	4b03      	ldr	r3, [pc, #12]	@ (8000bcc <HAL_GetTick+0x14>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	2000011c 	.word	0x2000011c

08000bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	f003 0307 	and.w	r3, r3, #7
 8000bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000be0:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000be2:	68db      	ldr	r3, [r3, #12]
 8000be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000be6:	68ba      	ldr	r2, [r7, #8]
 8000be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bec:	4013      	ands	r3, r2
 8000bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bf8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c02:	4a04      	ldr	r2, [pc, #16]	@ (8000c14 <__NVIC_SetPriorityGrouping+0x44>)
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	60d3      	str	r3, [r2, #12]
}
 8000c08:	bf00      	nop
 8000c0a:	3714      	adds	r7, #20
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c1c:	4b04      	ldr	r3, [pc, #16]	@ (8000c30 <__NVIC_GetPriorityGrouping+0x18>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	0a1b      	lsrs	r3, r3, #8
 8000c22:	f003 0307 	and.w	r3, r3, #7
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2e:	4770      	bx	lr
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	db0b      	blt.n	8000c5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	f003 021f 	and.w	r2, r3, #31
 8000c4c:	4907      	ldr	r1, [pc, #28]	@ (8000c6c <__NVIC_EnableIRQ+0x38>)
 8000c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c52:	095b      	lsrs	r3, r3, #5
 8000c54:	2001      	movs	r0, #1
 8000c56:	fa00 f202 	lsl.w	r2, r0, r2
 8000c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c5e:	bf00      	nop
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000e100 	.word	0xe000e100

08000c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	6039      	str	r1, [r7, #0]
 8000c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db0a      	blt.n	8000c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	b2da      	uxtb	r2, r3
 8000c88:	490c      	ldr	r1, [pc, #48]	@ (8000cbc <__NVIC_SetPriority+0x4c>)
 8000c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8e:	0112      	lsls	r2, r2, #4
 8000c90:	b2d2      	uxtb	r2, r2
 8000c92:	440b      	add	r3, r1
 8000c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c98:	e00a      	b.n	8000cb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	b2da      	uxtb	r2, r3
 8000c9e:	4908      	ldr	r1, [pc, #32]	@ (8000cc0 <__NVIC_SetPriority+0x50>)
 8000ca0:	79fb      	ldrb	r3, [r7, #7]
 8000ca2:	f003 030f 	and.w	r3, r3, #15
 8000ca6:	3b04      	subs	r3, #4
 8000ca8:	0112      	lsls	r2, r2, #4
 8000caa:	b2d2      	uxtb	r2, r2
 8000cac:	440b      	add	r3, r1
 8000cae:	761a      	strb	r2, [r3, #24]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000e100 	.word	0xe000e100
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b089      	sub	sp, #36	@ 0x24
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	f003 0307 	and.w	r3, r3, #7
 8000cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	f1c3 0307 	rsb	r3, r3, #7
 8000cde:	2b04      	cmp	r3, #4
 8000ce0:	bf28      	it	cs
 8000ce2:	2304      	movcs	r3, #4
 8000ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	3304      	adds	r3, #4
 8000cea:	2b06      	cmp	r3, #6
 8000cec:	d902      	bls.n	8000cf4 <NVIC_EncodePriority+0x30>
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	3b03      	subs	r3, #3
 8000cf2:	e000      	b.n	8000cf6 <NVIC_EncodePriority+0x32>
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	43da      	mvns	r2, r3
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	401a      	ands	r2, r3
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000d10:	697b      	ldr	r3, [r7, #20]
 8000d12:	fa01 f303 	lsl.w	r3, r1, r3
 8000d16:	43d9      	mvns	r1, r3
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d1c:	4313      	orrs	r3, r2
         );
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3724      	adds	r7, #36	@ 0x24
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
	...

08000d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	3b01      	subs	r3, #1
 8000d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d3c:	d301      	bcc.n	8000d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e00f      	b.n	8000d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d42:	4a0a      	ldr	r2, [pc, #40]	@ (8000d6c <SysTick_Config+0x40>)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	3b01      	subs	r3, #1
 8000d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d50:	f7ff ff8e 	bl	8000c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d54:	4b05      	ldr	r3, [pc, #20]	@ (8000d6c <SysTick_Config+0x40>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d5a:	4b04      	ldr	r3, [pc, #16]	@ (8000d6c <SysTick_Config+0x40>)
 8000d5c:	2207      	movs	r2, #7
 8000d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d60:	2300      	movs	r3, #0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
 8000d6a:	bf00      	nop
 8000d6c:	e000e010 	.word	0xe000e010

08000d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d78:	6878      	ldr	r0, [r7, #4]
 8000d7a:	f7ff ff29 	bl	8000bd0 <__NVIC_SetPriorityGrouping>
}
 8000d7e:	bf00      	nop
 8000d80:	3708      	adds	r7, #8
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b086      	sub	sp, #24
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	60b9      	str	r1, [r7, #8]
 8000d90:	607a      	str	r2, [r7, #4]
 8000d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d94:	2300      	movs	r3, #0
 8000d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d98:	f7ff ff3e 	bl	8000c18 <__NVIC_GetPriorityGrouping>
 8000d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d9e:	687a      	ldr	r2, [r7, #4]
 8000da0:	68b9      	ldr	r1, [r7, #8]
 8000da2:	6978      	ldr	r0, [r7, #20]
 8000da4:	f7ff ff8e 	bl	8000cc4 <NVIC_EncodePriority>
 8000da8:	4602      	mov	r2, r0
 8000daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dae:	4611      	mov	r1, r2
 8000db0:	4618      	mov	r0, r3
 8000db2:	f7ff ff5d 	bl	8000c70 <__NVIC_SetPriority>
}
 8000db6:	bf00      	nop
 8000db8:	3718      	adds	r7, #24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff ff31 	bl	8000c34 <__NVIC_EnableIRQ>
}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f7ff ffa2 	bl	8000d2c <SysTick_Config>
 8000de8:	4603      	mov	r3, r0
}
 8000dea:	4618      	mov	r0, r3
 8000dec:	3708      	adds	r7, #8
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bd80      	pop	{r7, pc}

08000df2 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000df2:	b480      	push	{r7}
 8000df4:	b083      	sub	sp, #12
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d101      	bne.n	8000e04 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000e00:	2301      	movs	r3, #1
 8000e02:	e02e      	b.n	8000e62 <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d008      	beq.n	8000e20 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2204      	movs	r2, #4
 8000e12:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	e020      	b.n	8000e62 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f022 020e 	bic.w	r2, r2, #14
 8000e2e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f022 0201 	bic.w	r2, r2, #1
 8000e3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000e48:	2101      	movs	r1, #1
 8000e4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000e4e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2201      	movs	r2, #1
 8000e54:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	370c      	adds	r7, #12
 8000e66:	46bd      	mov	sp, r7
 8000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6c:	4770      	bx	lr

08000e6e <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000e6e:	b580      	push	{r7, lr}
 8000e70:	b084      	sub	sp, #16
 8000e72:	af00      	add	r7, sp, #0
 8000e74:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e76:	2300      	movs	r3, #0
 8000e78:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d005      	beq.n	8000e90 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2204      	movs	r2, #4
 8000e88:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	73fb      	strb	r3, [r7, #15]
 8000e8e:	e027      	b.n	8000ee0 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f022 020e 	bic.w	r2, r2, #14
 8000e9e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	681a      	ldr	r2, [r3, #0]
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	f022 0201 	bic.w	r2, r2, #1
 8000eae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000eb8:	2101      	movs	r1, #1
 8000eba:	fa01 f202 	lsl.w	r2, r1, r2
 8000ebe:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2201      	movs	r2, #1
 8000ec4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d003      	beq.n	8000ee0 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	4798      	blx	r3
    }
  }
  return status;
 8000ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
	...

08000eec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b087      	sub	sp, #28
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000efa:	e14e      	b.n	800119a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	2101      	movs	r1, #1
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	fa01 f303 	lsl.w	r3, r1, r3
 8000f08:	4013      	ands	r3, r2
 8000f0a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	f000 8140 	beq.w	8001194 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f003 0303 	and.w	r3, r3, #3
 8000f1c:	2b01      	cmp	r3, #1
 8000f1e:	d005      	beq.n	8000f2c <HAL_GPIO_Init+0x40>
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	685b      	ldr	r3, [r3, #4]
 8000f24:	f003 0303 	and.w	r3, r3, #3
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d130      	bne.n	8000f8e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	689b      	ldr	r3, [r3, #8]
 8000f30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	005b      	lsls	r3, r3, #1
 8000f36:	2203      	movs	r2, #3
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	43db      	mvns	r3, r3
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4013      	ands	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f44:	683b      	ldr	r3, [r7, #0]
 8000f46:	68da      	ldr	r2, [r3, #12]
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f62:	2201      	movs	r2, #1
 8000f64:	697b      	ldr	r3, [r7, #20]
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	693a      	ldr	r2, [r7, #16]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	091b      	lsrs	r3, r3, #4
 8000f78:	f003 0201 	and.w	r2, r3, #1
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4313      	orrs	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	693a      	ldr	r2, [r7, #16]
 8000f8c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f003 0303 	and.w	r3, r3, #3
 8000f96:	2b03      	cmp	r3, #3
 8000f98:	d017      	beq.n	8000fca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	2203      	movs	r2, #3
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43db      	mvns	r3, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	689a      	ldr	r2, [r3, #8]
 8000fb6:	697b      	ldr	r3, [r7, #20]
 8000fb8:	005b      	lsls	r3, r3, #1
 8000fba:	fa02 f303 	lsl.w	r3, r2, r3
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f003 0303 	and.w	r3, r3, #3
 8000fd2:	2b02      	cmp	r3, #2
 8000fd4:	d123      	bne.n	800101e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	08da      	lsrs	r2, r3, #3
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	3208      	adds	r2, #8
 8000fde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fe2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	009b      	lsls	r3, r3, #2
 8000fec:	220f      	movs	r2, #15
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	693a      	ldr	r2, [r7, #16]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	691a      	ldr	r2, [r3, #16]
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	4313      	orrs	r3, r2
 800100e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001010:	697b      	ldr	r3, [r7, #20]
 8001012:	08da      	lsrs	r2, r3, #3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3208      	adds	r2, #8
 8001018:	6939      	ldr	r1, [r7, #16]
 800101a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	2203      	movs	r2, #3
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	693a      	ldr	r2, [r7, #16]
 8001032:	4013      	ands	r3, r2
 8001034:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0203 	and.w	r2, r3, #3
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	fa02 f303 	lsl.w	r3, r2, r3
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	693a      	ldr	r2, [r7, #16]
 8001050:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 809a 	beq.w	8001194 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001060:	4b55      	ldr	r3, [pc, #340]	@ (80011b8 <HAL_GPIO_Init+0x2cc>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	4a54      	ldr	r2, [pc, #336]	@ (80011b8 <HAL_GPIO_Init+0x2cc>)
 8001066:	f043 0301 	orr.w	r3, r3, #1
 800106a:	6193      	str	r3, [r2, #24]
 800106c:	4b52      	ldr	r3, [pc, #328]	@ (80011b8 <HAL_GPIO_Init+0x2cc>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	60bb      	str	r3, [r7, #8]
 8001076:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001078:	4a50      	ldr	r2, [pc, #320]	@ (80011bc <HAL_GPIO_Init+0x2d0>)
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	089b      	lsrs	r3, r3, #2
 800107e:	3302      	adds	r3, #2
 8001080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001084:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	f003 0303 	and.w	r3, r3, #3
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	220f      	movs	r2, #15
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	4013      	ands	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010a2:	d013      	beq.n	80010cc <HAL_GPIO_Init+0x1e0>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a46      	ldr	r2, [pc, #280]	@ (80011c0 <HAL_GPIO_Init+0x2d4>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d00d      	beq.n	80010c8 <HAL_GPIO_Init+0x1dc>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	4a45      	ldr	r2, [pc, #276]	@ (80011c4 <HAL_GPIO_Init+0x2d8>)
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d007      	beq.n	80010c4 <HAL_GPIO_Init+0x1d8>
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a44      	ldr	r2, [pc, #272]	@ (80011c8 <HAL_GPIO_Init+0x2dc>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d101      	bne.n	80010c0 <HAL_GPIO_Init+0x1d4>
 80010bc:	2303      	movs	r3, #3
 80010be:	e006      	b.n	80010ce <HAL_GPIO_Init+0x1e2>
 80010c0:	2305      	movs	r3, #5
 80010c2:	e004      	b.n	80010ce <HAL_GPIO_Init+0x1e2>
 80010c4:	2302      	movs	r3, #2
 80010c6:	e002      	b.n	80010ce <HAL_GPIO_Init+0x1e2>
 80010c8:	2301      	movs	r3, #1
 80010ca:	e000      	b.n	80010ce <HAL_GPIO_Init+0x1e2>
 80010cc:	2300      	movs	r3, #0
 80010ce:	697a      	ldr	r2, [r7, #20]
 80010d0:	f002 0203 	and.w	r2, r2, #3
 80010d4:	0092      	lsls	r2, r2, #2
 80010d6:	4093      	lsls	r3, r2
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4313      	orrs	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010de:	4937      	ldr	r1, [pc, #220]	@ (80011bc <HAL_GPIO_Init+0x2d0>)
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	089b      	lsrs	r3, r3, #2
 80010e4:	3302      	adds	r3, #2
 80010e6:	693a      	ldr	r2, [r7, #16]
 80010e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ec:	4b37      	ldr	r3, [pc, #220]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	43db      	mvns	r3, r3
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	4013      	ands	r3, r2
 80010fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001104:	2b00      	cmp	r3, #0
 8001106:	d003      	beq.n	8001110 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001108:	693a      	ldr	r2, [r7, #16]
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4313      	orrs	r3, r2
 800110e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001110:	4a2e      	ldr	r2, [pc, #184]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001116:	4b2d      	ldr	r3, [pc, #180]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	43db      	mvns	r3, r3
 8001120:	693a      	ldr	r2, [r7, #16]
 8001122:	4013      	ands	r3, r2
 8001124:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	4313      	orrs	r3, r2
 8001138:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800113a:	4a24      	ldr	r2, [pc, #144]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 800113c:	693b      	ldr	r3, [r7, #16]
 800113e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001140:	4b22      	ldr	r3, [pc, #136]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	43db      	mvns	r3, r3
 800114a:	693a      	ldr	r2, [r7, #16]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 800115c:	693a      	ldr	r2, [r7, #16]
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	4313      	orrs	r3, r2
 8001162:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001164:	4a19      	ldr	r2, [pc, #100]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800116a:	4b18      	ldr	r3, [pc, #96]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	43db      	mvns	r3, r3
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	4013      	ands	r3, r2
 8001178:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001186:	693a      	ldr	r2, [r7, #16]
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	4313      	orrs	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800118e:	4a0f      	ldr	r2, [pc, #60]	@ (80011cc <HAL_GPIO_Init+0x2e0>)
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	3301      	adds	r3, #1
 8001198:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	fa22 f303 	lsr.w	r3, r2, r3
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	f47f aea9 	bne.w	8000efc <HAL_GPIO_Init+0x10>
  }
}
 80011aa:	bf00      	nop
 80011ac:	bf00      	nop
 80011ae:	371c      	adds	r7, #28
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40010000 	.word	0x40010000
 80011c0:	48000400 	.word	0x48000400
 80011c4:	48000800 	.word	0x48000800
 80011c8:	48000c00 	.word	0x48000c00
 80011cc:	40010400 	.word	0x40010400

080011d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	807b      	strh	r3, [r7, #2]
 80011dc:	4613      	mov	r3, r2
 80011de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e0:	787b      	ldrb	r3, [r7, #1]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011e6:	887a      	ldrh	r2, [r7, #2]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011ec:	e002      	b.n	80011f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011ee:	887a      	ldrh	r2, [r7, #2]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4013      	ands	r3, r2
 8001218:	041a      	lsls	r2, r3, #16
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	43d9      	mvns	r1, r3
 800121e:	887b      	ldrh	r3, [r7, #2]
 8001220:	400b      	ands	r3, r1
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	619a      	str	r2, [r3, #24]
}
 8001228:	bf00      	nop
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 800123a:	af00      	add	r7, sp, #0
 800123c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001240:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001244:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001246:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800124a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d102      	bne.n	800125a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	f000 bff4 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800125a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800125e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 816d 	beq.w	800154a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001270:	4bb4      	ldr	r3, [pc, #720]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 030c 	and.w	r3, r3, #12
 8001278:	2b04      	cmp	r3, #4
 800127a:	d00c      	beq.n	8001296 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800127c:	4bb1      	ldr	r3, [pc, #708]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 030c 	and.w	r3, r3, #12
 8001284:	2b08      	cmp	r3, #8
 8001286:	d157      	bne.n	8001338 <HAL_RCC_OscConfig+0x104>
 8001288:	4bae      	ldr	r3, [pc, #696]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001290:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001294:	d150      	bne.n	8001338 <HAL_RCC_OscConfig+0x104>
 8001296:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800129a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800129e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 80012a2:	fa93 f3a3 	rbit	r3, r3
 80012a6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80012aa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ae:	fab3 f383 	clz	r3, r3
 80012b2:	b2db      	uxtb	r3, r3
 80012b4:	2b3f      	cmp	r3, #63	@ 0x3f
 80012b6:	d802      	bhi.n	80012be <HAL_RCC_OscConfig+0x8a>
 80012b8:	4ba2      	ldr	r3, [pc, #648]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	e015      	b.n	80012ea <HAL_RCC_OscConfig+0xb6>
 80012be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012c2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 80012ca:	fa93 f3a3 	rbit	r3, r3
 80012ce:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80012d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012d6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80012da:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 80012de:	fa93 f3a3 	rbit	r3, r3
 80012e2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 80012e6:	4b97      	ldr	r3, [pc, #604]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80012e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80012ee:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 80012f2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80012f6:	fa92 f2a2 	rbit	r2, r2
 80012fa:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 80012fe:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001302:	fab2 f282 	clz	r2, r2
 8001306:	b2d2      	uxtb	r2, r2
 8001308:	f042 0220 	orr.w	r2, r2, #32
 800130c:	b2d2      	uxtb	r2, r2
 800130e:	f002 021f 	and.w	r2, r2, #31
 8001312:	2101      	movs	r1, #1
 8001314:	fa01 f202 	lsl.w	r2, r1, r2
 8001318:	4013      	ands	r3, r2
 800131a:	2b00      	cmp	r3, #0
 800131c:	f000 8114 	beq.w	8001548 <HAL_RCC_OscConfig+0x314>
 8001320:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001324:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	2b00      	cmp	r3, #0
 800132e:	f040 810b 	bne.w	8001548 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	f000 bf85 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800133c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001348:	d106      	bne.n	8001358 <HAL_RCC_OscConfig+0x124>
 800134a:	4b7e      	ldr	r3, [pc, #504]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a7d      	ldr	r2, [pc, #500]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 8001350:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001354:	6013      	str	r3, [r2, #0]
 8001356:	e036      	b.n	80013c6 <HAL_RCC_OscConfig+0x192>
 8001358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800135c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d10c      	bne.n	8001382 <HAL_RCC_OscConfig+0x14e>
 8001368:	4b76      	ldr	r3, [pc, #472]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a75      	ldr	r2, [pc, #468]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800136e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	4b73      	ldr	r3, [pc, #460]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a72      	ldr	r2, [pc, #456]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800137a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800137e:	6013      	str	r3, [r2, #0]
 8001380:	e021      	b.n	80013c6 <HAL_RCC_OscConfig+0x192>
 8001382:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001386:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001392:	d10c      	bne.n	80013ae <HAL_RCC_OscConfig+0x17a>
 8001394:	4b6b      	ldr	r3, [pc, #428]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a6a      	ldr	r2, [pc, #424]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800139a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	4b68      	ldr	r3, [pc, #416]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a67      	ldr	r2, [pc, #412]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013aa:	6013      	str	r3, [r2, #0]
 80013ac:	e00b      	b.n	80013c6 <HAL_RCC_OscConfig+0x192>
 80013ae:	4b65      	ldr	r3, [pc, #404]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a64      	ldr	r2, [pc, #400]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	4b62      	ldr	r3, [pc, #392]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4a61      	ldr	r2, [pc, #388]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013c4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80013c6:	4b5f      	ldr	r3, [pc, #380]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ca:	f023 020f 	bic.w	r2, r3, #15
 80013ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	495a      	ldr	r1, [pc, #360]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d054      	beq.n	800149a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013f0:	f7ff fbe2 	bl	8000bb8 <HAL_GetTick>
 80013f4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013f8:	e00a      	b.n	8001410 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013fa:	f7ff fbdd 	bl	8000bb8 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	2b64      	cmp	r3, #100	@ 0x64
 8001408:	d902      	bls.n	8001410 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	f000 bf19 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
 8001410:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001414:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001418:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 800141c:	fa93 f3a3 	rbit	r3, r3
 8001420:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001424:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001428:	fab3 f383 	clz	r3, r3
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001430:	d802      	bhi.n	8001438 <HAL_RCC_OscConfig+0x204>
 8001432:	4b44      	ldr	r3, [pc, #272]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	e015      	b.n	8001464 <HAL_RCC_OscConfig+0x230>
 8001438:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800143c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001440:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001444:	fa93 f3a3 	rbit	r3, r3
 8001448:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800144c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001450:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001454:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001458:	fa93 f3a3 	rbit	r3, r3
 800145c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001460:	4b38      	ldr	r3, [pc, #224]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 8001462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001464:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001468:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 800146c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001470:	fa92 f2a2 	rbit	r2, r2
 8001474:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001478:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 800147c:	fab2 f282 	clz	r2, r2
 8001480:	b2d2      	uxtb	r2, r2
 8001482:	f042 0220 	orr.w	r2, r2, #32
 8001486:	b2d2      	uxtb	r2, r2
 8001488:	f002 021f 	and.w	r2, r2, #31
 800148c:	2101      	movs	r1, #1
 800148e:	fa01 f202 	lsl.w	r2, r1, r2
 8001492:	4013      	ands	r3, r2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0b0      	beq.n	80013fa <HAL_RCC_OscConfig+0x1c6>
 8001498:	e057      	b.n	800154a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149a:	f7ff fb8d 	bl	8000bb8 <HAL_GetTick>
 800149e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014a2:	e00a      	b.n	80014ba <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014a4:	f7ff fb88 	bl	8000bb8 <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014ae:	1ad3      	subs	r3, r2, r3
 80014b0:	2b64      	cmp	r3, #100	@ 0x64
 80014b2:	d902      	bls.n	80014ba <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	f000 bec4 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
 80014ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014be:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 80014c6:	fa93 f3a3 	rbit	r3, r3
 80014ca:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 80014ce:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014d2:	fab3 f383 	clz	r3, r3
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b3f      	cmp	r3, #63	@ 0x3f
 80014da:	d802      	bhi.n	80014e2 <HAL_RCC_OscConfig+0x2ae>
 80014dc:	4b19      	ldr	r3, [pc, #100]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	e015      	b.n	800150e <HAL_RCC_OscConfig+0x2da>
 80014e2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014e6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ea:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 80014ee:	fa93 f3a3 	rbit	r3, r3
 80014f2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80014f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80014fa:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80014fe:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001502:	fa93 f3a3 	rbit	r3, r3
 8001506:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 800150a:	4b0e      	ldr	r3, [pc, #56]	@ (8001544 <HAL_RCC_OscConfig+0x310>)
 800150c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800150e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001512:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001516:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800151a:	fa92 f2a2 	rbit	r2, r2
 800151e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001522:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001526:	fab2 f282 	clz	r2, r2
 800152a:	b2d2      	uxtb	r2, r2
 800152c:	f042 0220 	orr.w	r2, r2, #32
 8001530:	b2d2      	uxtb	r2, r2
 8001532:	f002 021f 	and.w	r2, r2, #31
 8001536:	2101      	movs	r1, #1
 8001538:	fa01 f202 	lsl.w	r2, r1, r2
 800153c:	4013      	ands	r3, r2
 800153e:	2b00      	cmp	r3, #0
 8001540:	d1b0      	bne.n	80014a4 <HAL_RCC_OscConfig+0x270>
 8001542:	e002      	b.n	800154a <HAL_RCC_OscConfig+0x316>
 8001544:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001548:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800154a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800154e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	f000 816c 	beq.w	8001838 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001560:	4bcc      	ldr	r3, [pc, #816]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	f003 030c 	and.w	r3, r3, #12
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00b      	beq.n	8001584 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800156c:	4bc9      	ldr	r3, [pc, #804]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 030c 	and.w	r3, r3, #12
 8001574:	2b08      	cmp	r3, #8
 8001576:	d16d      	bne.n	8001654 <HAL_RCC_OscConfig+0x420>
 8001578:	4bc6      	ldr	r3, [pc, #792]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d167      	bne.n	8001654 <HAL_RCC_OscConfig+0x420>
 8001584:	2302      	movs	r3, #2
 8001586:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800158e:	fa93 f3a3 	rbit	r3, r3
 8001592:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8001596:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800159a:	fab3 f383 	clz	r3, r3
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b3f      	cmp	r3, #63	@ 0x3f
 80015a2:	d802      	bhi.n	80015aa <HAL_RCC_OscConfig+0x376>
 80015a4:	4bbb      	ldr	r3, [pc, #748]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	e013      	b.n	80015d2 <HAL_RCC_OscConfig+0x39e>
 80015aa:	2302      	movs	r3, #2
 80015ac:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80015b4:	fa93 f3a3 	rbit	r3, r3
 80015b8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80015bc:	2302      	movs	r3, #2
 80015be:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80015c2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80015c6:	fa93 f3a3 	rbit	r3, r3
 80015ca:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80015ce:	4bb1      	ldr	r3, [pc, #708]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 80015d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d2:	2202      	movs	r2, #2
 80015d4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80015d8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80015dc:	fa92 f2a2 	rbit	r2, r2
 80015e0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80015e4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80015e8:	fab2 f282 	clz	r2, r2
 80015ec:	b2d2      	uxtb	r2, r2
 80015ee:	f042 0220 	orr.w	r2, r2, #32
 80015f2:	b2d2      	uxtb	r2, r2
 80015f4:	f002 021f 	and.w	r2, r2, #31
 80015f8:	2101      	movs	r1, #1
 80015fa:	fa01 f202 	lsl.w	r2, r1, r2
 80015fe:	4013      	ands	r3, r2
 8001600:	2b00      	cmp	r3, #0
 8001602:	d00a      	beq.n	800161a <HAL_RCC_OscConfig+0x3e6>
 8001604:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001608:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d002      	beq.n	800161a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	f000 be14 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800161a:	4b9e      	ldr	r3, [pc, #632]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001622:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001626:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	21f8      	movs	r1, #248	@ 0xf8
 8001630:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001634:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8001638:	fa91 f1a1 	rbit	r1, r1
 800163c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8001640:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001644:	fab1 f181 	clz	r1, r1
 8001648:	b2c9      	uxtb	r1, r1
 800164a:	408b      	lsls	r3, r1
 800164c:	4991      	ldr	r1, [pc, #580]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 800164e:	4313      	orrs	r3, r2
 8001650:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001652:	e0f1      	b.n	8001838 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001658:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 8083 	beq.w	800176c <HAL_RCC_OscConfig+0x538>
 8001666:	2301      	movs	r3, #1
 8001668:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800166c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001670:	fa93 f3a3 	rbit	r3, r3
 8001674:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8001678:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800167c:	fab3 f383 	clz	r3, r3
 8001680:	b2db      	uxtb	r3, r3
 8001682:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001686:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	461a      	mov	r2, r3
 800168e:	2301      	movs	r3, #1
 8001690:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001692:	f7ff fa91 	bl	8000bb8 <HAL_GetTick>
 8001696:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800169a:	e00a      	b.n	80016b2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800169c:	f7ff fa8c 	bl	8000bb8 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d902      	bls.n	80016b2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	f000 bdc8 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
 80016b2:	2302      	movs	r3, #2
 80016b4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80016bc:	fa93 f3a3 	rbit	r3, r3
 80016c0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80016c4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016c8:	fab3 f383 	clz	r3, r3
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	2b3f      	cmp	r3, #63	@ 0x3f
 80016d0:	d802      	bhi.n	80016d8 <HAL_RCC_OscConfig+0x4a4>
 80016d2:	4b70      	ldr	r3, [pc, #448]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	e013      	b.n	8001700 <HAL_RCC_OscConfig+0x4cc>
 80016d8:	2302      	movs	r3, #2
 80016da:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016de:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80016e2:	fa93 f3a3 	rbit	r3, r3
 80016e6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80016ea:	2302      	movs	r3, #2
 80016ec:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80016f0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80016f4:	fa93 f3a3 	rbit	r3, r3
 80016f8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80016fc:	4b65      	ldr	r3, [pc, #404]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 80016fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001700:	2202      	movs	r2, #2
 8001702:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001706:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800170a:	fa92 f2a2 	rbit	r2, r2
 800170e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001712:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001716:	fab2 f282 	clz	r2, r2
 800171a:	b2d2      	uxtb	r2, r2
 800171c:	f042 0220 	orr.w	r2, r2, #32
 8001720:	b2d2      	uxtb	r2, r2
 8001722:	f002 021f 	and.w	r2, r2, #31
 8001726:	2101      	movs	r1, #1
 8001728:	fa01 f202 	lsl.w	r2, r1, r2
 800172c:	4013      	ands	r3, r2
 800172e:	2b00      	cmp	r3, #0
 8001730:	d0b4      	beq.n	800169c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001732:	4b58      	ldr	r3, [pc, #352]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800173a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	695b      	ldr	r3, [r3, #20]
 8001746:	21f8      	movs	r1, #248	@ 0xf8
 8001748:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001750:	fa91 f1a1 	rbit	r1, r1
 8001754:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001758:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800175c:	fab1 f181 	clz	r1, r1
 8001760:	b2c9      	uxtb	r1, r1
 8001762:	408b      	lsls	r3, r1
 8001764:	494b      	ldr	r1, [pc, #300]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 8001766:	4313      	orrs	r3, r2
 8001768:	600b      	str	r3, [r1, #0]
 800176a:	e065      	b.n	8001838 <HAL_RCC_OscConfig+0x604>
 800176c:	2301      	movs	r3, #1
 800176e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001772:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001776:	fa93 f3a3 	rbit	r3, r3
 800177a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800177e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001782:	fab3 f383 	clz	r3, r3
 8001786:	b2db      	uxtb	r3, r3
 8001788:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800178c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	461a      	mov	r2, r3
 8001794:	2300      	movs	r3, #0
 8001796:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001798:	f7ff fa0e 	bl	8000bb8 <HAL_GetTick>
 800179c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017a0:	e00a      	b.n	80017b8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a2:	f7ff fa09 	bl	8000bb8 <HAL_GetTick>
 80017a6:	4602      	mov	r2, r0
 80017a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d902      	bls.n	80017b8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	f000 bd45 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
 80017b8:	2302      	movs	r3, #2
 80017ba:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017be:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80017c2:	fa93 f3a3 	rbit	r3, r3
 80017c6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80017ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017ce:	fab3 f383 	clz	r3, r3
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b3f      	cmp	r3, #63	@ 0x3f
 80017d6:	d802      	bhi.n	80017de <HAL_RCC_OscConfig+0x5aa>
 80017d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	e013      	b.n	8001806 <HAL_RCC_OscConfig+0x5d2>
 80017de:	2302      	movs	r3, #2
 80017e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80017e8:	fa93 f3a3 	rbit	r3, r3
 80017ec:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80017f0:	2302      	movs	r3, #2
 80017f2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80017f6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80017fa:	fa93 f3a3 	rbit	r3, r3
 80017fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001802:	4b24      	ldr	r3, [pc, #144]	@ (8001894 <HAL_RCC_OscConfig+0x660>)
 8001804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001806:	2202      	movs	r2, #2
 8001808:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800180c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001810:	fa92 f2a2 	rbit	r2, r2
 8001814:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001818:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800181c:	fab2 f282 	clz	r2, r2
 8001820:	b2d2      	uxtb	r2, r2
 8001822:	f042 0220 	orr.w	r2, r2, #32
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	f002 021f 	and.w	r2, r2, #31
 800182c:	2101      	movs	r1, #1
 800182e:	fa01 f202 	lsl.w	r2, r1, r2
 8001832:	4013      	ands	r3, r2
 8001834:	2b00      	cmp	r3, #0
 8001836:	d1b4      	bne.n	80017a2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800183c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0308 	and.w	r3, r3, #8
 8001848:	2b00      	cmp	r3, #0
 800184a:	f000 8115 	beq.w	8001a78 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800184e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001852:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d07e      	beq.n	800195c <HAL_RCC_OscConfig+0x728>
 800185e:	2301      	movs	r3, #1
 8001860:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001864:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001868:	fa93 f3a3 	rbit	r3, r3
 800186c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001870:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001874:	fab3 f383 	clz	r3, r3
 8001878:	b2db      	uxtb	r3, r3
 800187a:	461a      	mov	r2, r3
 800187c:	4b06      	ldr	r3, [pc, #24]	@ (8001898 <HAL_RCC_OscConfig+0x664>)
 800187e:	4413      	add	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	461a      	mov	r2, r3
 8001884:	2301      	movs	r3, #1
 8001886:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001888:	f7ff f996 	bl	8000bb8 <HAL_GetTick>
 800188c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001890:	e00f      	b.n	80018b2 <HAL_RCC_OscConfig+0x67e>
 8001892:	bf00      	nop
 8001894:	40021000 	.word	0x40021000
 8001898:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800189c:	f7ff f98c 	bl	8000bb8 <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d902      	bls.n	80018b2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	f000 bcc8 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
 80018b2:	2302      	movs	r3, #2
 80018b4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80018bc:	fa93 f3a3 	rbit	r3, r3
 80018c0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80018c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80018cc:	2202      	movs	r2, #2
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	fa93 f2a3 	rbit	r2, r3
 80018de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80018f0:	2202      	movs	r2, #2
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	fa93 f2a3 	rbit	r2, r3
 8001902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001906:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800190a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800190c:	4bb0      	ldr	r3, [pc, #704]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 800190e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001914:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001918:	2102      	movs	r1, #2
 800191a:	6019      	str	r1, [r3, #0]
 800191c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001920:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	fa93 f1a3 	rbit	r1, r3
 800192a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800192e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001932:	6019      	str	r1, [r3, #0]
  return result;
 8001934:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001938:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	fab3 f383 	clz	r3, r3
 8001942:	b2db      	uxtb	r3, r3
 8001944:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001948:	b2db      	uxtb	r3, r3
 800194a:	f003 031f 	and.w	r3, r3, #31
 800194e:	2101      	movs	r1, #1
 8001950:	fa01 f303 	lsl.w	r3, r1, r3
 8001954:	4013      	ands	r3, r2
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0a0      	beq.n	800189c <HAL_RCC_OscConfig+0x668>
 800195a:	e08d      	b.n	8001a78 <HAL_RCC_OscConfig+0x844>
 800195c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001960:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001964:	2201      	movs	r2, #1
 8001966:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001968:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800196c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	fa93 f2a3 	rbit	r2, r3
 8001976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800197a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800197e:	601a      	str	r2, [r3, #0]
  return result;
 8001980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001984:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001988:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800198a:	fab3 f383 	clz	r3, r3
 800198e:	b2db      	uxtb	r3, r3
 8001990:	461a      	mov	r2, r3
 8001992:	4b90      	ldr	r3, [pc, #576]	@ (8001bd4 <HAL_RCC_OscConfig+0x9a0>)
 8001994:	4413      	add	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	461a      	mov	r2, r3
 800199a:	2300      	movs	r3, #0
 800199c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800199e:	f7ff f90b 	bl	8000bb8 <HAL_GetTick>
 80019a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019a6:	e00a      	b.n	80019be <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019a8:	f7ff f906 	bl	8000bb8 <HAL_GetTick>
 80019ac:	4602      	mov	r2, r0
 80019ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d902      	bls.n	80019be <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	f000 bc42 	b.w	8002242 <HAL_RCC_OscConfig+0x100e>
 80019be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019c2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80019c6:	2202      	movs	r2, #2
 80019c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ce:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	fa93 f2a3 	rbit	r2, r3
 80019d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019dc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019e6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019ea:	2202      	movs	r2, #2
 80019ec:	601a      	str	r2, [r3, #0]
 80019ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	fa93 f2a3 	rbit	r2, r3
 80019fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a0a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001a0e:	2202      	movs	r2, #2
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a16:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	fa93 f2a3 	rbit	r2, r3
 8001a20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001a28:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a2a:	4b69      	ldr	r3, [pc, #420]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001a2c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a32:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001a36:	2102      	movs	r1, #2
 8001a38:	6019      	str	r1, [r3, #0]
 8001a3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a3e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	fa93 f1a3 	rbit	r1, r3
 8001a48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a50:	6019      	str	r1, [r3, #0]
  return result;
 8001a52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a56:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	fab3 f383 	clz	r3, r3
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	f003 031f 	and.w	r3, r3, #31
 8001a6c:	2101      	movs	r1, #1
 8001a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a72:	4013      	ands	r3, r2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d197      	bne.n	80019a8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	f000 819e 	beq.w	8001dca <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a94:	4b4e      	ldr	r3, [pc, #312]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001a96:	69db      	ldr	r3, [r3, #28]
 8001a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d116      	bne.n	8001ace <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001aa0:	4b4b      	ldr	r3, [pc, #300]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001aa2:	69db      	ldr	r3, [r3, #28]
 8001aa4:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001aa6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aaa:	61d3      	str	r3, [r2, #28]
 8001aac:	4b48      	ldr	r3, [pc, #288]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001aae:	69db      	ldr	r3, [r3, #28]
 8001ab0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001ac6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ace:	4b42      	ldr	r3, [pc, #264]	@ (8001bd8 <HAL_RCC_OscConfig+0x9a4>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d11a      	bne.n	8001b10 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ada:	4b3f      	ldr	r3, [pc, #252]	@ (8001bd8 <HAL_RCC_OscConfig+0x9a4>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a3e      	ldr	r2, [pc, #248]	@ (8001bd8 <HAL_RCC_OscConfig+0x9a4>)
 8001ae0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ae4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ae6:	f7ff f867 	bl	8000bb8 <HAL_GetTick>
 8001aea:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aee:	e009      	b.n	8001b04 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af0:	f7ff f862 	bl	8000bb8 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b64      	cmp	r3, #100	@ 0x64
 8001afe:	d901      	bls.n	8001b04 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e39e      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b04:	4b34      	ldr	r3, [pc, #208]	@ (8001bd8 <HAL_RCC_OscConfig+0x9a4>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d0ef      	beq.n	8001af0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d106      	bne.n	8001b2e <HAL_RCC_OscConfig+0x8fa>
 8001b20:	4b2b      	ldr	r3, [pc, #172]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b22:	6a1b      	ldr	r3, [r3, #32]
 8001b24:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b26:	f043 0301 	orr.w	r3, r3, #1
 8001b2a:	6213      	str	r3, [r2, #32]
 8001b2c:	e035      	b.n	8001b9a <HAL_RCC_OscConfig+0x966>
 8001b2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b32:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d10c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x924>
 8001b3e:	4b24      	ldr	r3, [pc, #144]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b40:	6a1b      	ldr	r3, [r3, #32]
 8001b42:	4a23      	ldr	r2, [pc, #140]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b44:	f023 0301 	bic.w	r3, r3, #1
 8001b48:	6213      	str	r3, [r2, #32]
 8001b4a:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b4c:	6a1b      	ldr	r3, [r3, #32]
 8001b4e:	4a20      	ldr	r2, [pc, #128]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b50:	f023 0304 	bic.w	r3, r3, #4
 8001b54:	6213      	str	r3, [r2, #32]
 8001b56:	e020      	b.n	8001b9a <HAL_RCC_OscConfig+0x966>
 8001b58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	2b05      	cmp	r3, #5
 8001b66:	d10c      	bne.n	8001b82 <HAL_RCC_OscConfig+0x94e>
 8001b68:	4b19      	ldr	r3, [pc, #100]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b6a:	6a1b      	ldr	r3, [r3, #32]
 8001b6c:	4a18      	ldr	r2, [pc, #96]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b6e:	f043 0304 	orr.w	r3, r3, #4
 8001b72:	6213      	str	r3, [r2, #32]
 8001b74:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	4a15      	ldr	r2, [pc, #84]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	6213      	str	r3, [r2, #32]
 8001b80:	e00b      	b.n	8001b9a <HAL_RCC_OscConfig+0x966>
 8001b82:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b84:	6a1b      	ldr	r3, [r3, #32]
 8001b86:	4a12      	ldr	r2, [pc, #72]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b88:	f023 0301 	bic.w	r3, r3, #1
 8001b8c:	6213      	str	r3, [r2, #32]
 8001b8e:	4b10      	ldr	r3, [pc, #64]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b90:	6a1b      	ldr	r3, [r3, #32]
 8001b92:	4a0f      	ldr	r2, [pc, #60]	@ (8001bd0 <HAL_RCC_OscConfig+0x99c>)
 8001b94:	f023 0304 	bic.w	r3, r3, #4
 8001b98:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b9e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8087 	beq.w	8001cba <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bac:	f7ff f804 	bl	8000bb8 <HAL_GetTick>
 8001bb0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bb4:	e012      	b.n	8001bdc <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bb6:	f7fe ffff 	bl	8000bb8 <HAL_GetTick>
 8001bba:	4602      	mov	r2, r0
 8001bbc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001bc0:	1ad3      	subs	r3, r2, r3
 8001bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d908      	bls.n	8001bdc <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8001bca:	2303      	movs	r3, #3
 8001bcc:	e339      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
 8001bce:	bf00      	nop
 8001bd0:	40021000 	.word	0x40021000
 8001bd4:	10908120 	.word	0x10908120
 8001bd8:	40007000 	.word	0x40007000
 8001bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001be4:	2202      	movs	r2, #2
 8001be6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bec:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	fa93 f2a3 	rbit	r2, r3
 8001bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bfa:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c04:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001c08:	2202      	movs	r2, #2
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c10:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	fa93 f2a3 	rbit	r2, r3
 8001c1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001c22:	601a      	str	r2, [r3, #0]
  return result;
 8001c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c28:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001c2c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c2e:	fab3 f383 	clz	r3, r3
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d102      	bne.n	8001c44 <HAL_RCC_OscConfig+0xa10>
 8001c3e:	4b98      	ldr	r3, [pc, #608]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001c40:	6a1b      	ldr	r3, [r3, #32]
 8001c42:	e013      	b.n	8001c6c <HAL_RCC_OscConfig+0xa38>
 8001c44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c48:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001c4c:	2202      	movs	r2, #2
 8001c4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c54:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	fa93 f2a3 	rbit	r2, r3
 8001c5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c62:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001c66:	601a      	str	r2, [r3, #0]
 8001c68:	4b8d      	ldr	r3, [pc, #564]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c70:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001c74:	2102      	movs	r1, #2
 8001c76:	6011      	str	r1, [r2, #0]
 8001c78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c7c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001c80:	6812      	ldr	r2, [r2, #0]
 8001c82:	fa92 f1a2 	rbit	r1, r2
 8001c86:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c8a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c8e:	6011      	str	r1, [r2, #0]
  return result;
 8001c90:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c94:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001c98:	6812      	ldr	r2, [r2, #0]
 8001c9a:	fab2 f282 	clz	r2, r2
 8001c9e:	b2d2      	uxtb	r2, r2
 8001ca0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001ca4:	b2d2      	uxtb	r2, r2
 8001ca6:	f002 021f 	and.w	r2, r2, #31
 8001caa:	2101      	movs	r1, #1
 8001cac:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	f43f af7f 	beq.w	8001bb6 <HAL_RCC_OscConfig+0x982>
 8001cb8:	e07d      	b.n	8001db6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cba:	f7fe ff7d 	bl	8000bb8 <HAL_GetTick>
 8001cbe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc2:	e00b      	b.n	8001cdc <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc4:	f7fe ff78 	bl	8000bb8 <HAL_GetTick>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	d901      	bls.n	8001cdc <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e2b2      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
 8001cdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ce0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cec:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	fa93 f2a3 	rbit	r2, r3
 8001cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cfa:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d04:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001d08:	2202      	movs	r2, #2
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d10:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	fa93 f2a3 	rbit	r2, r3
 8001d1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d1e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001d22:	601a      	str	r2, [r3, #0]
  return result;
 8001d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d28:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001d2c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d2e:	fab3 f383 	clz	r3, r3
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d102      	bne.n	8001d44 <HAL_RCC_OscConfig+0xb10>
 8001d3e:	4b58      	ldr	r3, [pc, #352]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001d40:	6a1b      	ldr	r3, [r3, #32]
 8001d42:	e013      	b.n	8001d6c <HAL_RCC_OscConfig+0xb38>
 8001d44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d48:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d4c:	2202      	movs	r2, #2
 8001d4e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d50:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d54:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	fa93 f2a3 	rbit	r2, r3
 8001d5e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d62:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001d66:	601a      	str	r2, [r3, #0]
 8001d68:	4b4d      	ldr	r3, [pc, #308]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d70:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001d74:	2102      	movs	r1, #2
 8001d76:	6011      	str	r1, [r2, #0]
 8001d78:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d7c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001d80:	6812      	ldr	r2, [r2, #0]
 8001d82:	fa92 f1a2 	rbit	r1, r2
 8001d86:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d8a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d8e:	6011      	str	r1, [r2, #0]
  return result;
 8001d90:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001d94:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001d98:	6812      	ldr	r2, [r2, #0]
 8001d9a:	fab2 f282 	clz	r2, r2
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	f002 021f 	and.w	r2, r2, #31
 8001daa:	2101      	movs	r1, #1
 8001dac:	fa01 f202 	lsl.w	r2, r1, r2
 8001db0:	4013      	ands	r3, r2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d186      	bne.n	8001cc4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001db6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d105      	bne.n	8001dca <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dbe:	4b38      	ldr	r3, [pc, #224]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	4a37      	ldr	r2, [pc, #220]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001dc4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dc8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	f000 8232 	beq.w	8002240 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ddc:	4b30      	ldr	r3, [pc, #192]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 030c 	and.w	r3, r3, #12
 8001de4:	2b08      	cmp	r3, #8
 8001de6:	f000 8201 	beq.w	80021ec <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	f040 8157 	bne.w	80020aa <HAL_RCC_OscConfig+0xe76>
 8001dfc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e00:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001e04:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001e08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e0e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	fa93 f2a3 	rbit	r2, r3
 8001e18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001e20:	601a      	str	r2, [r3, #0]
  return result;
 8001e22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e26:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001e2a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e2c:	fab3 f383 	clz	r3, r3
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e36:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	2300      	movs	r3, #0
 8001e40:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e42:	f7fe feb9 	bl	8000bb8 <HAL_GetTick>
 8001e46:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e4a:	e009      	b.n	8001e60 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e4c:	f7fe feb4 	bl	8000bb8 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e56:	1ad3      	subs	r3, r2, r3
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d901      	bls.n	8001e60 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	e1f0      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
 8001e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e64:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001e68:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e6c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e72:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	fa93 f2a3 	rbit	r2, r3
 8001e7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e80:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e84:	601a      	str	r2, [r3, #0]
  return result;
 8001e86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e8a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001e8e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e90:	fab3 f383 	clz	r3, r3
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b3f      	cmp	r3, #63	@ 0x3f
 8001e98:	d804      	bhi.n	8001ea4 <HAL_RCC_OscConfig+0xc70>
 8001e9a:	4b01      	ldr	r3, [pc, #4]	@ (8001ea0 <HAL_RCC_OscConfig+0xc6c>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	e029      	b.n	8001ef4 <HAL_RCC_OscConfig+0xcc0>
 8001ea0:	40021000 	.word	0x40021000
 8001ea4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001eac:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001eb0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	fa93 f2a3 	rbit	r2, r3
 8001ec0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001ec8:	601a      	str	r2, [r3, #0]
 8001eca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ece:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001ed2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001edc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	fa93 f2a3 	rbit	r2, r3
 8001ee6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eea:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001eee:	601a      	str	r2, [r3, #0]
 8001ef0:	4bc3      	ldr	r3, [pc, #780]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 8001ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ef8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001efc:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001f00:	6011      	str	r1, [r2, #0]
 8001f02:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f06:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001f0a:	6812      	ldr	r2, [r2, #0]
 8001f0c:	fa92 f1a2 	rbit	r1, r2
 8001f10:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f14:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001f18:	6011      	str	r1, [r2, #0]
  return result;
 8001f1a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f1e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001f22:	6812      	ldr	r2, [r2, #0]
 8001f24:	fab2 f282 	clz	r2, r2
 8001f28:	b2d2      	uxtb	r2, r2
 8001f2a:	f042 0220 	orr.w	r2, r2, #32
 8001f2e:	b2d2      	uxtb	r2, r2
 8001f30:	f002 021f 	and.w	r2, r2, #31
 8001f34:	2101      	movs	r1, #1
 8001f36:	fa01 f202 	lsl.w	r2, r1, r2
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d185      	bne.n	8001e4c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f40:	4baf      	ldr	r3, [pc, #700]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001f48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f4c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001f54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f58:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6a1b      	ldr	r3, [r3, #32]
 8001f60:	430b      	orrs	r3, r1
 8001f62:	49a7      	ldr	r1, [pc, #668]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	604b      	str	r3, [r1, #4]
 8001f68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f6c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001f70:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f7a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	fa93 f2a3 	rbit	r2, r3
 8001f84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f88:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f8c:	601a      	str	r2, [r3, #0]
  return result;
 8001f8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f92:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001f96:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f98:	fab3 f383 	clz	r3, r3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001fa2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001fa6:	009b      	lsls	r3, r3, #2
 8001fa8:	461a      	mov	r2, r3
 8001faa:	2301      	movs	r3, #1
 8001fac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fae:	f7fe fe03 	bl	8000bb8 <HAL_GetTick>
 8001fb2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb6:	e009      	b.n	8001fcc <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb8:	f7fe fdfe 	bl	8000bb8 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e13a      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
 8001fcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fd0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001fd4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001fd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fde:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	fa93 f2a3 	rbit	r2, r3
 8001fe8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fec:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ff0:	601a      	str	r2, [r3, #0]
  return result;
 8001ff2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ff6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ffa:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ffc:	fab3 f383 	clz	r3, r3
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b3f      	cmp	r3, #63	@ 0x3f
 8002004:	d802      	bhi.n	800200c <HAL_RCC_OscConfig+0xdd8>
 8002006:	4b7e      	ldr	r3, [pc, #504]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	e027      	b.n	800205c <HAL_RCC_OscConfig+0xe28>
 800200c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002010:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002014:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002018:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800201a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800201e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	fa93 f2a3 	rbit	r2, r3
 8002028:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800202c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002036:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800203a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002044:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	fa93 f2a3 	rbit	r2, r3
 800204e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002052:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002056:	601a      	str	r2, [r3, #0]
 8002058:	4b69      	ldr	r3, [pc, #420]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 800205a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002060:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002064:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002068:	6011      	str	r1, [r2, #0]
 800206a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800206e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	fa92 f1a2 	rbit	r1, r2
 8002078:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800207c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002080:	6011      	str	r1, [r2, #0]
  return result;
 8002082:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002086:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	fab2 f282 	clz	r2, r2
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	f042 0220 	orr.w	r2, r2, #32
 8002096:	b2d2      	uxtb	r2, r2
 8002098:	f002 021f 	and.w	r2, r2, #31
 800209c:	2101      	movs	r1, #1
 800209e:	fa01 f202 	lsl.w	r2, r1, r2
 80020a2:	4013      	ands	r3, r2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d087      	beq.n	8001fb8 <HAL_RCC_OscConfig+0xd84>
 80020a8:	e0ca      	b.n	8002240 <HAL_RCC_OscConfig+0x100c>
 80020aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ae:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80020b2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80020b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020bc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	fa93 f2a3 	rbit	r2, r3
 80020c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020ca:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80020ce:	601a      	str	r2, [r3, #0]
  return result;
 80020d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80020d8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80020e4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	461a      	mov	r2, r3
 80020ec:	2300      	movs	r3, #0
 80020ee:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f0:	f7fe fd62 	bl	8000bb8 <HAL_GetTick>
 80020f4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f8:	e009      	b.n	800210e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80020fa:	f7fe fd5d 	bl	8000bb8 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	2b02      	cmp	r3, #2
 8002108:	d901      	bls.n	800210e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e099      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
 800210e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002112:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002116:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800211a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800211c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002120:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	fa93 f2a3 	rbit	r2, r3
 800212a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800212e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002132:	601a      	str	r2, [r3, #0]
  return result;
 8002134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002138:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800213c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800213e:	fab3 f383 	clz	r3, r3
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b3f      	cmp	r3, #63	@ 0x3f
 8002146:	d802      	bhi.n	800214e <HAL_RCC_OscConfig+0xf1a>
 8002148:	4b2d      	ldr	r3, [pc, #180]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	e027      	b.n	800219e <HAL_RCC_OscConfig+0xf6a>
 800214e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002152:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002156:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800215a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002160:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	fa93 f2a3 	rbit	r2, r3
 800216a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800216e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002178:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800217c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002180:	601a      	str	r2, [r3, #0]
 8002182:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002186:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	fa93 f2a3 	rbit	r2, r3
 8002190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002194:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	4b19      	ldr	r3, [pc, #100]	@ (8002200 <HAL_RCC_OscConfig+0xfcc>)
 800219c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800219e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021a2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80021a6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80021aa:	6011      	str	r1, [r2, #0]
 80021ac:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021b0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	fa92 f1a2 	rbit	r1, r2
 80021ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021be:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80021c2:	6011      	str	r1, [r2, #0]
  return result;
 80021c4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80021c8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80021cc:	6812      	ldr	r2, [r2, #0]
 80021ce:	fab2 f282 	clz	r2, r2
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	f042 0220 	orr.w	r2, r2, #32
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	f002 021f 	and.w	r2, r2, #31
 80021de:	2101      	movs	r1, #1
 80021e0:	fa01 f202 	lsl.w	r2, r1, r2
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d187      	bne.n	80020fa <HAL_RCC_OscConfig+0xec6>
 80021ea:	e029      	b.n	8002240 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021f0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	69db      	ldr	r3, [r3, #28]
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d103      	bne.n	8002204 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e020      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
 8002200:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002204:	4b11      	ldr	r3, [pc, #68]	@ (800224c <HAL_RCC_OscConfig+0x1018>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800220c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002210:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002218:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	6a1b      	ldr	r3, [r3, #32]
 8002220:	429a      	cmp	r2, r3
 8002222:	d10b      	bne.n	800223c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002224:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002228:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800222c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002230:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002238:	429a      	cmp	r2, r3
 800223a:	d001      	beq.n	8002240 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002248:	46bd      	mov	sp, r7
 800224a:	bd80      	pop	{r7, pc}
 800224c:	40021000 	.word	0x40021000

08002250 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b09e      	sub	sp, #120	@ 0x78
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800225a:	2300      	movs	r3, #0
 800225c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d101      	bne.n	8002268 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002264:	2301      	movs	r3, #1
 8002266:	e154      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002268:	4b89      	ldr	r3, [pc, #548]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f003 0307 	and.w	r3, r3, #7
 8002270:	683a      	ldr	r2, [r7, #0]
 8002272:	429a      	cmp	r2, r3
 8002274:	d910      	bls.n	8002298 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002276:	4b86      	ldr	r3, [pc, #536]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f023 0207 	bic.w	r2, r3, #7
 800227e:	4984      	ldr	r1, [pc, #528]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	4313      	orrs	r3, r2
 8002284:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002286:	4b82      	ldr	r3, [pc, #520]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	429a      	cmp	r2, r3
 8002292:	d001      	beq.n	8002298 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e13c      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0302 	and.w	r3, r3, #2
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d008      	beq.n	80022b6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022a4:	4b7b      	ldr	r3, [pc, #492]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	4978      	ldr	r1, [pc, #480]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 80022b2:	4313      	orrs	r3, r2
 80022b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 80cd 	beq.w	800245e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d137      	bne.n	800233c <HAL_RCC_ClockConfig+0xec>
 80022cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80022d4:	fa93 f3a3 	rbit	r3, r3
 80022d8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80022da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022dc:	fab3 f383 	clz	r3, r3
 80022e0:	b2db      	uxtb	r3, r3
 80022e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80022e4:	d802      	bhi.n	80022ec <HAL_RCC_ClockConfig+0x9c>
 80022e6:	4b6b      	ldr	r3, [pc, #428]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	e00f      	b.n	800230c <HAL_RCC_ClockConfig+0xbc>
 80022ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80022f4:	fa93 f3a3 	rbit	r3, r3
 80022f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80022fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8002300:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002302:	fa93 f3a3 	rbit	r3, r3
 8002306:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002308:	4b62      	ldr	r3, [pc, #392]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 800230a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800230c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002310:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002312:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002314:	fa92 f2a2 	rbit	r2, r2
 8002318:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800231a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800231c:	fab2 f282 	clz	r2, r2
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	f042 0220 	orr.w	r2, r2, #32
 8002326:	b2d2      	uxtb	r2, r2
 8002328:	f002 021f 	and.w	r2, r2, #31
 800232c:	2101      	movs	r1, #1
 800232e:	fa01 f202 	lsl.w	r2, r1, r2
 8002332:	4013      	ands	r3, r2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d171      	bne.n	800241c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e0ea      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	2b02      	cmp	r3, #2
 8002342:	d137      	bne.n	80023b4 <HAL_RCC_ClockConfig+0x164>
 8002344:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002348:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800234c:	fa93 f3a3 	rbit	r3, r3
 8002350:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002354:	fab3 f383 	clz	r3, r3
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b3f      	cmp	r3, #63	@ 0x3f
 800235c:	d802      	bhi.n	8002364 <HAL_RCC_ClockConfig+0x114>
 800235e:	4b4d      	ldr	r3, [pc, #308]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	e00f      	b.n	8002384 <HAL_RCC_ClockConfig+0x134>
 8002364:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002368:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800236c:	fa93 f3a3 	rbit	r3, r3
 8002370:	647b      	str	r3, [r7, #68]	@ 0x44
 8002372:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002376:	643b      	str	r3, [r7, #64]	@ 0x40
 8002378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800237a:	fa93 f3a3 	rbit	r3, r3
 800237e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002380:	4b44      	ldr	r3, [pc, #272]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 8002382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002384:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002388:	63ba      	str	r2, [r7, #56]	@ 0x38
 800238a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800238c:	fa92 f2a2 	rbit	r2, r2
 8002390:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002392:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002394:	fab2 f282 	clz	r2, r2
 8002398:	b2d2      	uxtb	r2, r2
 800239a:	f042 0220 	orr.w	r2, r2, #32
 800239e:	b2d2      	uxtb	r2, r2
 80023a0:	f002 021f 	and.w	r2, r2, #31
 80023a4:	2101      	movs	r1, #1
 80023a6:	fa01 f202 	lsl.w	r2, r1, r2
 80023aa:	4013      	ands	r3, r2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d135      	bne.n	800241c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e0ae      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
 80023b4:	2302      	movs	r3, #2
 80023b6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023ba:	fa93 f3a3 	rbit	r3, r3
 80023be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80023c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c2:	fab3 f383 	clz	r3, r3
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80023ca:	d802      	bhi.n	80023d2 <HAL_RCC_ClockConfig+0x182>
 80023cc:	4b31      	ldr	r3, [pc, #196]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	e00d      	b.n	80023ee <HAL_RCC_ClockConfig+0x19e>
 80023d2:	2302      	movs	r3, #2
 80023d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023d8:	fa93 f3a3 	rbit	r3, r3
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80023de:	2302      	movs	r3, #2
 80023e0:	623b      	str	r3, [r7, #32]
 80023e2:	6a3b      	ldr	r3, [r7, #32]
 80023e4:	fa93 f3a3 	rbit	r3, r3
 80023e8:	61fb      	str	r3, [r7, #28]
 80023ea:	4b2a      	ldr	r3, [pc, #168]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 80023ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ee:	2202      	movs	r2, #2
 80023f0:	61ba      	str	r2, [r7, #24]
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	fa92 f2a2 	rbit	r2, r2
 80023f8:	617a      	str	r2, [r7, #20]
  return result;
 80023fa:	697a      	ldr	r2, [r7, #20]
 80023fc:	fab2 f282 	clz	r2, r2
 8002400:	b2d2      	uxtb	r2, r2
 8002402:	f042 0220 	orr.w	r2, r2, #32
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	f002 021f 	and.w	r2, r2, #31
 800240c:	2101      	movs	r1, #1
 800240e:	fa01 f202 	lsl.w	r2, r1, r2
 8002412:	4013      	ands	r3, r2
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002418:	2301      	movs	r3, #1
 800241a:	e07a      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800241c:	4b1d      	ldr	r3, [pc, #116]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f023 0203 	bic.w	r2, r3, #3
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	491a      	ldr	r1, [pc, #104]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 800242a:	4313      	orrs	r3, r2
 800242c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800242e:	f7fe fbc3 	bl	8000bb8 <HAL_GetTick>
 8002432:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002434:	e00a      	b.n	800244c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002436:	f7fe fbbf 	bl	8000bb8 <HAL_GetTick>
 800243a:	4602      	mov	r2, r0
 800243c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800243e:	1ad3      	subs	r3, r2, r3
 8002440:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002444:	4293      	cmp	r3, r2
 8002446:	d901      	bls.n	800244c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e062      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800244c:	4b11      	ldr	r3, [pc, #68]	@ (8002494 <HAL_RCC_ClockConfig+0x244>)
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	f003 020c 	and.w	r2, r3, #12
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	429a      	cmp	r2, r3
 800245c:	d1eb      	bne.n	8002436 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800245e:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 0307 	and.w	r3, r3, #7
 8002466:	683a      	ldr	r2, [r7, #0]
 8002468:	429a      	cmp	r2, r3
 800246a:	d215      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800246c:	4b08      	ldr	r3, [pc, #32]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f023 0207 	bic.w	r2, r3, #7
 8002474:	4906      	ldr	r1, [pc, #24]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	4313      	orrs	r3, r2
 800247a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800247c:	4b04      	ldr	r3, [pc, #16]	@ (8002490 <HAL_RCC_ClockConfig+0x240>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f003 0307 	and.w	r3, r3, #7
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	429a      	cmp	r2, r3
 8002488:	d006      	beq.n	8002498 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e041      	b.n	8002512 <HAL_RCC_ClockConfig+0x2c2>
 800248e:	bf00      	nop
 8002490:	40022000 	.word	0x40022000
 8002494:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a4:	4b1d      	ldr	r3, [pc, #116]	@ (800251c <HAL_RCC_ClockConfig+0x2cc>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	491a      	ldr	r1, [pc, #104]	@ (800251c <HAL_RCC_ClockConfig+0x2cc>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024c2:	4b16      	ldr	r3, [pc, #88]	@ (800251c <HAL_RCC_ClockConfig+0x2cc>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	4912      	ldr	r1, [pc, #72]	@ (800251c <HAL_RCC_ClockConfig+0x2cc>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80024d6:	f000 f829 	bl	800252c <HAL_RCC_GetSysClockFreq>
 80024da:	4601      	mov	r1, r0
 80024dc:	4b0f      	ldr	r3, [pc, #60]	@ (800251c <HAL_RCC_ClockConfig+0x2cc>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80024e4:	22f0      	movs	r2, #240	@ 0xf0
 80024e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	fa92 f2a2 	rbit	r2, r2
 80024ee:	60fa      	str	r2, [r7, #12]
  return result;
 80024f0:	68fa      	ldr	r2, [r7, #12]
 80024f2:	fab2 f282 	clz	r2, r2
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	40d3      	lsrs	r3, r2
 80024fa:	4a09      	ldr	r2, [pc, #36]	@ (8002520 <HAL_RCC_ClockConfig+0x2d0>)
 80024fc:	5cd3      	ldrb	r3, [r2, r3]
 80024fe:	fa21 f303 	lsr.w	r3, r1, r3
 8002502:	4a08      	ldr	r2, [pc, #32]	@ (8002524 <HAL_RCC_ClockConfig+0x2d4>)
 8002504:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002506:	4b08      	ldr	r3, [pc, #32]	@ (8002528 <HAL_RCC_ClockConfig+0x2d8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7fe fb10 	bl	8000b30 <HAL_InitTick>
  
  return HAL_OK;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	3778      	adds	r7, #120	@ 0x78
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40021000 	.word	0x40021000
 8002520:	08004cf4 	.word	0x08004cf4
 8002524:	20000000 	.word	0x20000000
 8002528:	2000000c 	.word	0x2000000c

0800252c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800252c:	b480      	push	{r7}
 800252e:	b087      	sub	sp, #28
 8002530:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	2300      	movs	r3, #0
 8002538:	60bb      	str	r3, [r7, #8]
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	2300      	movs	r3, #0
 8002540:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002542:	2300      	movs	r3, #0
 8002544:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002546:	4b1e      	ldr	r3, [pc, #120]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f003 030c 	and.w	r3, r3, #12
 8002552:	2b04      	cmp	r3, #4
 8002554:	d002      	beq.n	800255c <HAL_RCC_GetSysClockFreq+0x30>
 8002556:	2b08      	cmp	r3, #8
 8002558:	d003      	beq.n	8002562 <HAL_RCC_GetSysClockFreq+0x36>
 800255a:	e026      	b.n	80025aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800255c:	4b19      	ldr	r3, [pc, #100]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800255e:	613b      	str	r3, [r7, #16]
      break;
 8002560:	e026      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	0c9b      	lsrs	r3, r3, #18
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	4a17      	ldr	r2, [pc, #92]	@ (80025c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800256c:	5cd3      	ldrb	r3, [r2, r3]
 800256e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002570:	4b13      	ldr	r3, [pc, #76]	@ (80025c0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002572:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002574:	f003 030f 	and.w	r3, r3, #15
 8002578:	4a14      	ldr	r2, [pc, #80]	@ (80025cc <HAL_RCC_GetSysClockFreq+0xa0>)
 800257a:	5cd3      	ldrb	r3, [r2, r3]
 800257c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002588:	4a0e      	ldr	r2, [pc, #56]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x98>)
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	e004      	b.n	80025a4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4a0c      	ldr	r2, [pc, #48]	@ (80025d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800259e:	fb02 f303 	mul.w	r3, r2, r3
 80025a2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	613b      	str	r3, [r7, #16]
      break;
 80025a8:	e002      	b.n	80025b0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025aa:	4b06      	ldr	r3, [pc, #24]	@ (80025c4 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ac:	613b      	str	r3, [r7, #16]
      break;
 80025ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025b0:	693b      	ldr	r3, [r7, #16]
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	371c      	adds	r7, #28
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	40021000 	.word	0x40021000
 80025c4:	007a1200 	.word	0x007a1200
 80025c8:	08004d0c 	.word	0x08004d0c
 80025cc:	08004d1c 	.word	0x08004d1c
 80025d0:	003d0900 	.word	0x003d0900

080025d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025d8:	4b03      	ldr	r3, [pc, #12]	@ (80025e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025da:	681b      	ldr	r3, [r3, #0]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr
 80025e6:	bf00      	nop
 80025e8:	20000000 	.word	0x20000000

080025ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80025f2:	f7ff ffef 	bl	80025d4 <HAL_RCC_GetHCLKFreq>
 80025f6:	4601      	mov	r1, r0
 80025f8:	4b0b      	ldr	r3, [pc, #44]	@ (8002628 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002600:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002604:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	fa92 f2a2 	rbit	r2, r2
 800260c:	603a      	str	r2, [r7, #0]
  return result;
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	fab2 f282 	clz	r2, r2
 8002614:	b2d2      	uxtb	r2, r2
 8002616:	40d3      	lsrs	r3, r2
 8002618:	4a04      	ldr	r2, [pc, #16]	@ (800262c <HAL_RCC_GetPCLK1Freq+0x40>)
 800261a:	5cd3      	ldrb	r3, [r2, r3]
 800261c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002620:	4618      	mov	r0, r3
 8002622:	3708      	adds	r7, #8
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40021000 	.word	0x40021000
 800262c:	08004d04 	.word	0x08004d04

08002630 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b082      	sub	sp, #8
 8002634:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002636:	f7ff ffcd 	bl	80025d4 <HAL_RCC_GetHCLKFreq>
 800263a:	4601      	mov	r1, r0
 800263c:	4b0b      	ldr	r3, [pc, #44]	@ (800266c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002644:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8002648:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	fa92 f2a2 	rbit	r2, r2
 8002650:	603a      	str	r2, [r7, #0]
  return result;
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	fab2 f282 	clz	r2, r2
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	40d3      	lsrs	r3, r2
 800265c:	4a04      	ldr	r2, [pc, #16]	@ (8002670 <HAL_RCC_GetPCLK2Freq+0x40>)
 800265e:	5cd3      	ldrb	r3, [r2, r3]
 8002660:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002664:	4618      	mov	r0, r3
 8002666:	3708      	adds	r7, #8
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40021000 	.word	0x40021000
 8002670:	08004d04 	.word	0x08004d04

08002674 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002674:	b480      	push	{r7}
 8002676:	b083      	sub	sp, #12
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
 800267c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	220f      	movs	r2, #15
 8002682:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002684:	4b12      	ldr	r3, [pc, #72]	@ (80026d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	f003 0203 	and.w	r2, r3, #3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002690:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <HAL_RCC_GetClockConfig+0x5c>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800269c:	4b0c      	ldr	r3, [pc, #48]	@ (80026d0 <HAL_RCC_GetClockConfig+0x5c>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80026a8:	4b09      	ldr	r3, [pc, #36]	@ (80026d0 <HAL_RCC_GetClockConfig+0x5c>)
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	08db      	lsrs	r3, r3, #3
 80026ae:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80026b6:	4b07      	ldr	r3, [pc, #28]	@ (80026d4 <HAL_RCC_GetClockConfig+0x60>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f003 0207 	and.w	r2, r3, #7
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	601a      	str	r2, [r3, #0]
}
 80026c2:	bf00      	nop
 80026c4:	370c      	adds	r7, #12
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr
 80026ce:	bf00      	nop
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40022000 	.word	0x40022000

080026d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d101      	bne.n	80026ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e049      	b.n	800277e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026f0:	b2db      	uxtb	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d106      	bne.n	8002704 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7fd ff4a 	bl	8000598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2202      	movs	r2, #2
 8002708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3304      	adds	r3, #4
 8002714:	4619      	mov	r1, r3
 8002716:	4610      	mov	r0, r2
 8002718:	f000 fc14 	bl	8002f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2201      	movs	r2, #1
 8002720:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2201      	movs	r2, #1
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2201      	movs	r2, #1
 8002730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2201      	movs	r2, #1
 8002738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2201      	movs	r2, #1
 8002748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2201      	movs	r2, #1
 8002750:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2201      	movs	r2, #1
 8002760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	2201      	movs	r2, #1
 8002768:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2201      	movs	r2, #1
 8002770:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	4618      	mov	r0, r3
 8002780:	3708      	adds	r7, #8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b082      	sub	sp, #8
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	e049      	b.n	800282c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d106      	bne.n	80027b2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 f841 	bl	8002834 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2202      	movs	r2, #2
 80027b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	3304      	adds	r3, #4
 80027c2:	4619      	mov	r1, r3
 80027c4:	4610      	mov	r0, r2
 80027c6:	f000 fbbd 	bl	8002f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	2201      	movs	r2, #1
 80027ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2201      	movs	r2, #1
 80027f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	2201      	movs	r2, #1
 8002806:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2201      	movs	r2, #1
 800281e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3708      	adds	r7, #8
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800283c:	bf00      	nop
 800283e:	370c      	adds	r7, #12
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d109      	bne.n	800286c <HAL_TIM_PWM_Start+0x24>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b01      	cmp	r3, #1
 8002862:	bf14      	ite	ne
 8002864:	2301      	movne	r3, #1
 8002866:	2300      	moveq	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	e03c      	b.n	80028e6 <HAL_TIM_PWM_Start+0x9e>
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	2b04      	cmp	r3, #4
 8002870:	d109      	bne.n	8002886 <HAL_TIM_PWM_Start+0x3e>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b01      	cmp	r3, #1
 800287c:	bf14      	ite	ne
 800287e:	2301      	movne	r3, #1
 8002880:	2300      	moveq	r3, #0
 8002882:	b2db      	uxtb	r3, r3
 8002884:	e02f      	b.n	80028e6 <HAL_TIM_PWM_Start+0x9e>
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	2b08      	cmp	r3, #8
 800288a:	d109      	bne.n	80028a0 <HAL_TIM_PWM_Start+0x58>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b01      	cmp	r3, #1
 8002896:	bf14      	ite	ne
 8002898:	2301      	movne	r3, #1
 800289a:	2300      	moveq	r3, #0
 800289c:	b2db      	uxtb	r3, r3
 800289e:	e022      	b.n	80028e6 <HAL_TIM_PWM_Start+0x9e>
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	2b0c      	cmp	r3, #12
 80028a4:	d109      	bne.n	80028ba <HAL_TIM_PWM_Start+0x72>
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028ac:	b2db      	uxtb	r3, r3
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	bf14      	ite	ne
 80028b2:	2301      	movne	r3, #1
 80028b4:	2300      	moveq	r3, #0
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	e015      	b.n	80028e6 <HAL_TIM_PWM_Start+0x9e>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	2b10      	cmp	r3, #16
 80028be:	d109      	bne.n	80028d4 <HAL_TIM_PWM_Start+0x8c>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	bf14      	ite	ne
 80028cc:	2301      	movne	r3, #1
 80028ce:	2300      	moveq	r3, #0
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	e008      	b.n	80028e6 <HAL_TIM_PWM_Start+0x9e>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b01      	cmp	r3, #1
 80028de:	bf14      	ite	ne
 80028e0:	2301      	movne	r3, #1
 80028e2:	2300      	moveq	r3, #0
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d001      	beq.n	80028ee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e088      	b.n	8002a00 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d104      	bne.n	80028fe <HAL_TIM_PWM_Start+0xb6>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2202      	movs	r2, #2
 80028f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80028fc:	e023      	b.n	8002946 <HAL_TIM_PWM_Start+0xfe>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	2b04      	cmp	r3, #4
 8002902:	d104      	bne.n	800290e <HAL_TIM_PWM_Start+0xc6>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800290c:	e01b      	b.n	8002946 <HAL_TIM_PWM_Start+0xfe>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	2b08      	cmp	r3, #8
 8002912:	d104      	bne.n	800291e <HAL_TIM_PWM_Start+0xd6>
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2202      	movs	r2, #2
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800291c:	e013      	b.n	8002946 <HAL_TIM_PWM_Start+0xfe>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	2b0c      	cmp	r3, #12
 8002922:	d104      	bne.n	800292e <HAL_TIM_PWM_Start+0xe6>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2202      	movs	r2, #2
 8002928:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800292c:	e00b      	b.n	8002946 <HAL_TIM_PWM_Start+0xfe>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b10      	cmp	r3, #16
 8002932:	d104      	bne.n	800293e <HAL_TIM_PWM_Start+0xf6>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2202      	movs	r2, #2
 8002938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800293c:	e003      	b.n	8002946 <HAL_TIM_PWM_Start+0xfe>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2202      	movs	r2, #2
 8002942:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	2201      	movs	r2, #1
 800294c:	6839      	ldr	r1, [r7, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f000 febc 	bl	80036cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a2b      	ldr	r2, [pc, #172]	@ (8002a08 <HAL_TIM_PWM_Start+0x1c0>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d00e      	beq.n	800297c <HAL_TIM_PWM_Start+0x134>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a2a      	ldr	r2, [pc, #168]	@ (8002a0c <HAL_TIM_PWM_Start+0x1c4>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d009      	beq.n	800297c <HAL_TIM_PWM_Start+0x134>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a28      	ldr	r2, [pc, #160]	@ (8002a10 <HAL_TIM_PWM_Start+0x1c8>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d004      	beq.n	800297c <HAL_TIM_PWM_Start+0x134>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a27      	ldr	r2, [pc, #156]	@ (8002a14 <HAL_TIM_PWM_Start+0x1cc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d101      	bne.n	8002980 <HAL_TIM_PWM_Start+0x138>
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <HAL_TIM_PWM_Start+0x13a>
 8002980:	2300      	movs	r3, #0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d007      	beq.n	8002996 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002994:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a1b      	ldr	r2, [pc, #108]	@ (8002a08 <HAL_TIM_PWM_Start+0x1c0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d00e      	beq.n	80029be <HAL_TIM_PWM_Start+0x176>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029a8:	d009      	beq.n	80029be <HAL_TIM_PWM_Start+0x176>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002a18 <HAL_TIM_PWM_Start+0x1d0>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d004      	beq.n	80029be <HAL_TIM_PWM_Start+0x176>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a14      	ldr	r2, [pc, #80]	@ (8002a0c <HAL_TIM_PWM_Start+0x1c4>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d115      	bne.n	80029ea <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	4b15      	ldr	r3, [pc, #84]	@ (8002a1c <HAL_TIM_PWM_Start+0x1d4>)
 80029c6:	4013      	ands	r3, r2
 80029c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2b06      	cmp	r3, #6
 80029ce:	d015      	beq.n	80029fc <HAL_TIM_PWM_Start+0x1b4>
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029d6:	d011      	beq.n	80029fc <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0201 	orr.w	r2, r2, #1
 80029e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029e8:	e008      	b.n	80029fc <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f042 0201 	orr.w	r2, r2, #1
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	e000      	b.n	80029fe <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80029fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3710      	adds	r7, #16
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40012c00 	.word	0x40012c00
 8002a0c:	40014000 	.word	0x40014000
 8002a10:	40014400 	.word	0x40014400
 8002a14:	40014800 	.word	0x40014800
 8002a18:	40000400 	.word	0x40000400
 8002a1c:	00010007 	.word	0x00010007

08002a20 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b082      	sub	sp, #8
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	6839      	ldr	r1, [r7, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f000 fe4a 	bl	80036cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a3b      	ldr	r2, [pc, #236]	@ (8002b2c <HAL_TIM_PWM_Stop+0x10c>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d00e      	beq.n	8002a60 <HAL_TIM_PWM_Stop+0x40>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a3a      	ldr	r2, [pc, #232]	@ (8002b30 <HAL_TIM_PWM_Stop+0x110>)
 8002a48:	4293      	cmp	r3, r2
 8002a4a:	d009      	beq.n	8002a60 <HAL_TIM_PWM_Stop+0x40>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a38      	ldr	r2, [pc, #224]	@ (8002b34 <HAL_TIM_PWM_Stop+0x114>)
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d004      	beq.n	8002a60 <HAL_TIM_PWM_Stop+0x40>
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a37      	ldr	r2, [pc, #220]	@ (8002b38 <HAL_TIM_PWM_Stop+0x118>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d101      	bne.n	8002a64 <HAL_TIM_PWM_Stop+0x44>
 8002a60:	2301      	movs	r3, #1
 8002a62:	e000      	b.n	8002a66 <HAL_TIM_PWM_Stop+0x46>
 8002a64:	2300      	movs	r3, #0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d017      	beq.n	8002a9a <HAL_TIM_PWM_Stop+0x7a>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6a1a      	ldr	r2, [r3, #32]
 8002a70:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002a74:	4013      	ands	r3, r2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d10f      	bne.n	8002a9a <HAL_TIM_PWM_Stop+0x7a>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	6a1a      	ldr	r2, [r3, #32]
 8002a80:	f240 4344 	movw	r3, #1092	@ 0x444
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d107      	bne.n	8002a9a <HAL_TIM_PWM_Stop+0x7a>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a98:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6a1a      	ldr	r2, [r3, #32]
 8002aa0:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d10f      	bne.n	8002aca <HAL_TIM_PWM_Stop+0xaa>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6a1a      	ldr	r2, [r3, #32]
 8002ab0:	f240 4344 	movw	r3, #1092	@ 0x444
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d107      	bne.n	8002aca <HAL_TIM_PWM_Stop+0xaa>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f022 0201 	bic.w	r2, r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d104      	bne.n	8002ada <HAL_TIM_PWM_Stop+0xba>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ad8:	e023      	b.n	8002b22 <HAL_TIM_PWM_Stop+0x102>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b04      	cmp	r3, #4
 8002ade:	d104      	bne.n	8002aea <HAL_TIM_PWM_Stop+0xca>
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ae8:	e01b      	b.n	8002b22 <HAL_TIM_PWM_Stop+0x102>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d104      	bne.n	8002afa <HAL_TIM_PWM_Stop+0xda>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002af8:	e013      	b.n	8002b22 <HAL_TIM_PWM_Stop+0x102>
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	2b0c      	cmp	r3, #12
 8002afe:	d104      	bne.n	8002b0a <HAL_TIM_PWM_Stop+0xea>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002b08:	e00b      	b.n	8002b22 <HAL_TIM_PWM_Stop+0x102>
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b10      	cmp	r3, #16
 8002b0e:	d104      	bne.n	8002b1a <HAL_TIM_PWM_Stop+0xfa>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2201      	movs	r2, #1
 8002b14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002b18:	e003      	b.n	8002b22 <HAL_TIM_PWM_Stop+0x102>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40012c00 	.word	0x40012c00
 8002b30:	40014000 	.word	0x40014000
 8002b34:	40014400 	.word	0x40014400
 8002b38:	40014800 	.word	0x40014800

08002b3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d101      	bne.n	8002b5a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002b56:	2302      	movs	r3, #2
 8002b58:	e0ff      	b.n	8002d5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2b14      	cmp	r3, #20
 8002b66:	f200 80f0 	bhi.w	8002d4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002b6a:	a201      	add	r2, pc, #4	@ (adr r2, 8002b70 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002b6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b70:	08002bc5 	.word	0x08002bc5
 8002b74:	08002d4b 	.word	0x08002d4b
 8002b78:	08002d4b 	.word	0x08002d4b
 8002b7c:	08002d4b 	.word	0x08002d4b
 8002b80:	08002c05 	.word	0x08002c05
 8002b84:	08002d4b 	.word	0x08002d4b
 8002b88:	08002d4b 	.word	0x08002d4b
 8002b8c:	08002d4b 	.word	0x08002d4b
 8002b90:	08002c47 	.word	0x08002c47
 8002b94:	08002d4b 	.word	0x08002d4b
 8002b98:	08002d4b 	.word	0x08002d4b
 8002b9c:	08002d4b 	.word	0x08002d4b
 8002ba0:	08002c87 	.word	0x08002c87
 8002ba4:	08002d4b 	.word	0x08002d4b
 8002ba8:	08002d4b 	.word	0x08002d4b
 8002bac:	08002d4b 	.word	0x08002d4b
 8002bb0:	08002cc9 	.word	0x08002cc9
 8002bb4:	08002d4b 	.word	0x08002d4b
 8002bb8:	08002d4b 	.word	0x08002d4b
 8002bbc:	08002d4b 	.word	0x08002d4b
 8002bc0:	08002d09 	.word	0x08002d09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	68b9      	ldr	r1, [r7, #8]
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 fa3e 	bl	800304c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	699a      	ldr	r2, [r3, #24]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f042 0208 	orr.w	r2, r2, #8
 8002bde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	699a      	ldr	r2, [r3, #24]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 0204 	bic.w	r2, r2, #4
 8002bee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	6999      	ldr	r1, [r3, #24]
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	691a      	ldr	r2, [r3, #16]
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	619a      	str	r2, [r3, #24]
      break;
 8002c02:	e0a5      	b.n	8002d50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 faa4 	bl	8003158 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	699a      	ldr	r2, [r3, #24]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	699a      	ldr	r2, [r3, #24]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6999      	ldr	r1, [r3, #24]
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	021a      	lsls	r2, r3, #8
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	430a      	orrs	r2, r1
 8002c42:	619a      	str	r2, [r3, #24]
      break;
 8002c44:	e084      	b.n	8002d50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	68b9      	ldr	r1, [r7, #8]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 fb03 	bl	8003258 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	69da      	ldr	r2, [r3, #28]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f042 0208 	orr.w	r2, r2, #8
 8002c60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	69da      	ldr	r2, [r3, #28]
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0204 	bic.w	r2, r2, #4
 8002c70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	69d9      	ldr	r1, [r3, #28]
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	691a      	ldr	r2, [r3, #16]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	430a      	orrs	r2, r1
 8002c82:	61da      	str	r2, [r3, #28]
      break;
 8002c84:	e064      	b.n	8002d50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	68b9      	ldr	r1, [r7, #8]
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f000 fb61 	bl	8003354 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	69da      	ldr	r2, [r3, #28]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002ca0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	69da      	ldr	r2, [r3, #28]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	69d9      	ldr	r1, [r3, #28]
 8002cb8:	68bb      	ldr	r3, [r7, #8]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	021a      	lsls	r2, r3, #8
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	430a      	orrs	r2, r1
 8002cc4:	61da      	str	r2, [r3, #28]
      break;
 8002cc6:	e043      	b.n	8002d50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68b9      	ldr	r1, [r7, #8]
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fba4 	bl	800341c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0208 	orr.w	r2, r2, #8
 8002ce2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0204 	bic.w	r2, r2, #4
 8002cf2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	691a      	ldr	r2, [r3, #16]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002d06:	e023      	b.n	8002d50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68b9      	ldr	r1, [r7, #8]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f000 fbe2 	bl	80034d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d32:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	021a      	lsls	r2, r3, #8
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002d48:	e002      	b.n	8002d50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	75fb      	strb	r3, [r7, #23]
      break;
 8002d4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d58:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3718      	adds	r7, #24
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop

08002d64 <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d101      	bne.n	8002d7c <HAL_TIM_GenerateEvent+0x18>
 8002d78:	2302      	movs	r3, #2
 8002d7a:	e014      	b.n	8002da6 <HAL_TIM_GenerateEvent+0x42>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	683a      	ldr	r2, [r7, #0]
 8002d92:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b084      	sub	sp, #16
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
 8002dba:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d101      	bne.n	8002dce <HAL_TIM_ConfigClockSource+0x1c>
 8002dca:	2302      	movs	r3, #2
 8002dcc:	e0b6      	b.n	8002f3c <HAL_TIM_ConfigClockSource+0x18a>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2201      	movs	r2, #1
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2202      	movs	r2, #2
 8002dda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dec:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002df0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002df8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e0a:	d03e      	beq.n	8002e8a <HAL_TIM_ConfigClockSource+0xd8>
 8002e0c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e10:	f200 8087 	bhi.w	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e18:	f000 8086 	beq.w	8002f28 <HAL_TIM_ConfigClockSource+0x176>
 8002e1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e20:	d87f      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e22:	2b70      	cmp	r3, #112	@ 0x70
 8002e24:	d01a      	beq.n	8002e5c <HAL_TIM_ConfigClockSource+0xaa>
 8002e26:	2b70      	cmp	r3, #112	@ 0x70
 8002e28:	d87b      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e2a:	2b60      	cmp	r3, #96	@ 0x60
 8002e2c:	d050      	beq.n	8002ed0 <HAL_TIM_ConfigClockSource+0x11e>
 8002e2e:	2b60      	cmp	r3, #96	@ 0x60
 8002e30:	d877      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e32:	2b50      	cmp	r3, #80	@ 0x50
 8002e34:	d03c      	beq.n	8002eb0 <HAL_TIM_ConfigClockSource+0xfe>
 8002e36:	2b50      	cmp	r3, #80	@ 0x50
 8002e38:	d873      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e3a:	2b40      	cmp	r3, #64	@ 0x40
 8002e3c:	d058      	beq.n	8002ef0 <HAL_TIM_ConfigClockSource+0x13e>
 8002e3e:	2b40      	cmp	r3, #64	@ 0x40
 8002e40:	d86f      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e42:	2b30      	cmp	r3, #48	@ 0x30
 8002e44:	d064      	beq.n	8002f10 <HAL_TIM_ConfigClockSource+0x15e>
 8002e46:	2b30      	cmp	r3, #48	@ 0x30
 8002e48:	d86b      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e4a:	2b20      	cmp	r3, #32
 8002e4c:	d060      	beq.n	8002f10 <HAL_TIM_ConfigClockSource+0x15e>
 8002e4e:	2b20      	cmp	r3, #32
 8002e50:	d867      	bhi.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d05c      	beq.n	8002f10 <HAL_TIM_ConfigClockSource+0x15e>
 8002e56:	2b10      	cmp	r3, #16
 8002e58:	d05a      	beq.n	8002f10 <HAL_TIM_ConfigClockSource+0x15e>
 8002e5a:	e062      	b.n	8002f22 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e6c:	f000 fc0e 	bl	800368c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e78:	68bb      	ldr	r3, [r7, #8]
 8002e7a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e7e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	609a      	str	r2, [r3, #8]
      break;
 8002e88:	e04f      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e9a:	f000 fbf7 	bl	800368c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	689a      	ldr	r2, [r3, #8]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002eac:	609a      	str	r2, [r3, #8]
      break;
 8002eae:	e03c      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ebc:	461a      	mov	r2, r3
 8002ebe:	f000 fb6b 	bl	8003598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2150      	movs	r1, #80	@ 0x50
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 fbc4 	bl	8003656 <TIM_ITRx_SetConfig>
      break;
 8002ece:	e02c      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002edc:	461a      	mov	r2, r3
 8002ede:	f000 fb8a 	bl	80035f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2160      	movs	r1, #96	@ 0x60
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 fbb4 	bl	8003656 <TIM_ITRx_SetConfig>
      break;
 8002eee:	e01c      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002efc:	461a      	mov	r2, r3
 8002efe:	f000 fb4b 	bl	8003598 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	2140      	movs	r1, #64	@ 0x40
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f000 fba4 	bl	8003656 <TIM_ITRx_SetConfig>
      break;
 8002f0e:	e00c      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4619      	mov	r1, r3
 8002f1a:	4610      	mov	r0, r2
 8002f1c:	f000 fb9b 	bl	8003656 <TIM_ITRx_SetConfig>
      break;
 8002f20:	e003      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	73fb      	strb	r3, [r7, #15]
      break;
 8002f26:	e000      	b.n	8002f2a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002f28:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2201      	movs	r2, #1
 8002f2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3710      	adds	r7, #16
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b085      	sub	sp, #20
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	4a38      	ldr	r2, [pc, #224]	@ (8003038 <TIM_Base_SetConfig+0xf4>)
 8002f58:	4293      	cmp	r3, r2
 8002f5a:	d007      	beq.n	8002f6c <TIM_Base_SetConfig+0x28>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f62:	d003      	beq.n	8002f6c <TIM_Base_SetConfig+0x28>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a35      	ldr	r2, [pc, #212]	@ (800303c <TIM_Base_SetConfig+0xf8>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d108      	bne.n	8002f7e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	68fa      	ldr	r2, [r7, #12]
 8002f7a:	4313      	orrs	r3, r2
 8002f7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a2d      	ldr	r2, [pc, #180]	@ (8003038 <TIM_Base_SetConfig+0xf4>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d013      	beq.n	8002fae <TIM_Base_SetConfig+0x6a>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f8c:	d00f      	beq.n	8002fae <TIM_Base_SetConfig+0x6a>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a2a      	ldr	r2, [pc, #168]	@ (800303c <TIM_Base_SetConfig+0xf8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d00b      	beq.n	8002fae <TIM_Base_SetConfig+0x6a>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	4a29      	ldr	r2, [pc, #164]	@ (8003040 <TIM_Base_SetConfig+0xfc>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d007      	beq.n	8002fae <TIM_Base_SetConfig+0x6a>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a28      	ldr	r2, [pc, #160]	@ (8003044 <TIM_Base_SetConfig+0x100>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d003      	beq.n	8002fae <TIM_Base_SetConfig+0x6a>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a27      	ldr	r2, [pc, #156]	@ (8003048 <TIM_Base_SetConfig+0x104>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d108      	bne.n	8002fc0 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	68db      	ldr	r3, [r3, #12]
 8002fba:	68fa      	ldr	r2, [r7, #12]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	68fa      	ldr	r2, [r7, #12]
 8002fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	689a      	ldr	r2, [r3, #8]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002fdc:	683b      	ldr	r3, [r7, #0]
 8002fde:	681a      	ldr	r2, [r3, #0]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4a14      	ldr	r2, [pc, #80]	@ (8003038 <TIM_Base_SetConfig+0xf4>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d00b      	beq.n	8003004 <TIM_Base_SetConfig+0xc0>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	4a14      	ldr	r2, [pc, #80]	@ (8003040 <TIM_Base_SetConfig+0xfc>)
 8002ff0:	4293      	cmp	r3, r2
 8002ff2:	d007      	beq.n	8003004 <TIM_Base_SetConfig+0xc0>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	4a13      	ldr	r2, [pc, #76]	@ (8003044 <TIM_Base_SetConfig+0x100>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d003      	beq.n	8003004 <TIM_Base_SetConfig+0xc0>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a12      	ldr	r2, [pc, #72]	@ (8003048 <TIM_Base_SetConfig+0x104>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d103      	bne.n	800300c <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	691a      	ldr	r2, [r3, #16]
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f003 0301 	and.w	r3, r3, #1
 800301a:	2b01      	cmp	r3, #1
 800301c:	d105      	bne.n	800302a <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	691b      	ldr	r3, [r3, #16]
 8003022:	f023 0201 	bic.w	r2, r3, #1
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	611a      	str	r2, [r3, #16]
  }
}
 800302a:	bf00      	nop
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
 8003036:	bf00      	nop
 8003038:	40012c00 	.word	0x40012c00
 800303c:	40000400 	.word	0x40000400
 8003040:	40014000 	.word	0x40014000
 8003044:	40014400 	.word	0x40014400
 8003048:	40014800 	.word	0x40014800

0800304c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800304c:	b480      	push	{r7}
 800304e:	b087      	sub	sp, #28
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a1b      	ldr	r3, [r3, #32]
 8003060:	f023 0201 	bic.w	r2, r3, #1
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	699b      	ldr	r3, [r3, #24]
 8003072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800307a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800307e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f023 0303 	bic.w	r3, r3, #3
 8003086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	f023 0302 	bic.w	r3, r3, #2
 8003098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a28      	ldr	r2, [pc, #160]	@ (8003148 <TIM_OC1_SetConfig+0xfc>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00b      	beq.n	80030c4 <TIM_OC1_SetConfig+0x78>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a27      	ldr	r2, [pc, #156]	@ (800314c <TIM_OC1_SetConfig+0x100>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d007      	beq.n	80030c4 <TIM_OC1_SetConfig+0x78>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a26      	ldr	r2, [pc, #152]	@ (8003150 <TIM_OC1_SetConfig+0x104>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d003      	beq.n	80030c4 <TIM_OC1_SetConfig+0x78>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a25      	ldr	r2, [pc, #148]	@ (8003154 <TIM_OC1_SetConfig+0x108>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d10c      	bne.n	80030de <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f023 0308 	bic.w	r3, r3, #8
 80030ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f023 0304 	bic.w	r3, r3, #4
 80030dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a19      	ldr	r2, [pc, #100]	@ (8003148 <TIM_OC1_SetConfig+0xfc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d00b      	beq.n	80030fe <TIM_OC1_SetConfig+0xb2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a18      	ldr	r2, [pc, #96]	@ (800314c <TIM_OC1_SetConfig+0x100>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d007      	beq.n	80030fe <TIM_OC1_SetConfig+0xb2>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a17      	ldr	r2, [pc, #92]	@ (8003150 <TIM_OC1_SetConfig+0x104>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d003      	beq.n	80030fe <TIM_OC1_SetConfig+0xb2>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a16      	ldr	r2, [pc, #88]	@ (8003154 <TIM_OC1_SetConfig+0x108>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d111      	bne.n	8003122 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003104:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800310c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	699b      	ldr	r3, [r3, #24]
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68fa      	ldr	r2, [r7, #12]
 800312c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	697a      	ldr	r2, [r7, #20]
 800313a:	621a      	str	r2, [r3, #32]
}
 800313c:	bf00      	nop
 800313e:	371c      	adds	r7, #28
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr
 8003148:	40012c00 	.word	0x40012c00
 800314c:	40014000 	.word	0x40014000
 8003150:	40014400 	.word	0x40014400
 8003154:	40014800 	.word	0x40014800

08003158 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003158:	b480      	push	{r7}
 800315a:	b087      	sub	sp, #28
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a1b      	ldr	r3, [r3, #32]
 8003166:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6a1b      	ldr	r3, [r3, #32]
 800316c:	f023 0210 	bic.w	r2, r3, #16
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	699b      	ldr	r3, [r3, #24]
 800317e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003186:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800318a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003192:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	021b      	lsls	r3, r3, #8
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	4313      	orrs	r3, r2
 800319e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	f023 0320 	bic.w	r3, r3, #32
 80031a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	011b      	lsls	r3, r3, #4
 80031ae:	697a      	ldr	r2, [r7, #20]
 80031b0:	4313      	orrs	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a24      	ldr	r2, [pc, #144]	@ (8003248 <TIM_OC2_SetConfig+0xf0>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d10d      	bne.n	80031d8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	68db      	ldr	r3, [r3, #12]
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a1b      	ldr	r2, [pc, #108]	@ (8003248 <TIM_OC2_SetConfig+0xf0>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00b      	beq.n	80031f8 <TIM_OC2_SetConfig+0xa0>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a1a      	ldr	r2, [pc, #104]	@ (800324c <TIM_OC2_SetConfig+0xf4>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d007      	beq.n	80031f8 <TIM_OC2_SetConfig+0xa0>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a19      	ldr	r2, [pc, #100]	@ (8003250 <TIM_OC2_SetConfig+0xf8>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d003      	beq.n	80031f8 <TIM_OC2_SetConfig+0xa0>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a18      	ldr	r2, [pc, #96]	@ (8003254 <TIM_OC2_SetConfig+0xfc>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d113      	bne.n	8003220 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80031fe:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003200:	693b      	ldr	r3, [r7, #16]
 8003202:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003206:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4313      	orrs	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	4313      	orrs	r3, r2
 800321e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68fa      	ldr	r2, [r7, #12]
 800322a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	697a      	ldr	r2, [r7, #20]
 8003238:	621a      	str	r2, [r3, #32]
}
 800323a:	bf00      	nop
 800323c:	371c      	adds	r7, #28
 800323e:	46bd      	mov	sp, r7
 8003240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003244:	4770      	bx	lr
 8003246:	bf00      	nop
 8003248:	40012c00 	.word	0x40012c00
 800324c:	40014000 	.word	0x40014000
 8003250:	40014400 	.word	0x40014400
 8003254:	40014800 	.word	0x40014800

08003258 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003258:	b480      	push	{r7}
 800325a:	b087      	sub	sp, #28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a1b      	ldr	r3, [r3, #32]
 800326c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800328a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0303 	bic.w	r3, r3, #3
 8003292:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	4313      	orrs	r3, r2
 800329c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	021b      	lsls	r3, r3, #8
 80032ac:	697a      	ldr	r2, [r7, #20]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a23      	ldr	r2, [pc, #140]	@ (8003344 <TIM_OC3_SetConfig+0xec>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d10d      	bne.n	80032d6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	68db      	ldr	r3, [r3, #12]
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032d4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4a1a      	ldr	r2, [pc, #104]	@ (8003344 <TIM_OC3_SetConfig+0xec>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d00b      	beq.n	80032f6 <TIM_OC3_SetConfig+0x9e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a19      	ldr	r2, [pc, #100]	@ (8003348 <TIM_OC3_SetConfig+0xf0>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d007      	beq.n	80032f6 <TIM_OC3_SetConfig+0x9e>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a18      	ldr	r2, [pc, #96]	@ (800334c <TIM_OC3_SetConfig+0xf4>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d003      	beq.n	80032f6 <TIM_OC3_SetConfig+0x9e>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a17      	ldr	r2, [pc, #92]	@ (8003350 <TIM_OC3_SetConfig+0xf8>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d113      	bne.n	800331e <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003304:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	695b      	ldr	r3, [r3, #20]
 800330a:	011b      	lsls	r3, r3, #4
 800330c:	693a      	ldr	r2, [r7, #16]
 800330e:	4313      	orrs	r3, r2
 8003310:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	699b      	ldr	r3, [r3, #24]
 8003316:	011b      	lsls	r3, r3, #4
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	693a      	ldr	r2, [r7, #16]
 8003322:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	68fa      	ldr	r2, [r7, #12]
 8003328:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	697a      	ldr	r2, [r7, #20]
 8003336:	621a      	str	r2, [r3, #32]
}
 8003338:	bf00      	nop
 800333a:	371c      	adds	r7, #28
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr
 8003344:	40012c00 	.word	0x40012c00
 8003348:	40014000 	.word	0x40014000
 800334c:	40014400 	.word	0x40014400
 8003350:	40014800 	.word	0x40014800

08003354 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003354:	b480      	push	{r7}
 8003356:	b087      	sub	sp, #28
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6a1b      	ldr	r3, [r3, #32]
 8003362:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003382:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800338e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	021b      	lsls	r3, r3, #8
 8003396:	68fa      	ldr	r2, [r7, #12]
 8003398:	4313      	orrs	r3, r2
 800339a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80033a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	031b      	lsls	r3, r3, #12
 80033aa:	693a      	ldr	r2, [r7, #16]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	4a16      	ldr	r2, [pc, #88]	@ (800340c <TIM_OC4_SetConfig+0xb8>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00b      	beq.n	80033d0 <TIM_OC4_SetConfig+0x7c>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	4a15      	ldr	r2, [pc, #84]	@ (8003410 <TIM_OC4_SetConfig+0xbc>)
 80033bc:	4293      	cmp	r3, r2
 80033be:	d007      	beq.n	80033d0 <TIM_OC4_SetConfig+0x7c>
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	4a14      	ldr	r2, [pc, #80]	@ (8003414 <TIM_OC4_SetConfig+0xc0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d003      	beq.n	80033d0 <TIM_OC4_SetConfig+0x7c>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a13      	ldr	r2, [pc, #76]	@ (8003418 <TIM_OC4_SetConfig+0xc4>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d109      	bne.n	80033e4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	019b      	lsls	r3, r3, #6
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	4313      	orrs	r3, r2
 80033e2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	621a      	str	r2, [r3, #32]
}
 80033fe:	bf00      	nop
 8003400:	371c      	adds	r7, #28
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40012c00 	.word	0x40012c00
 8003410:	40014000 	.word	0x40014000
 8003414:	40014400 	.word	0x40014400
 8003418:	40014800 	.word	0x40014800

0800341c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800341c:	b480      	push	{r7}
 800341e:	b087      	sub	sp, #28
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800344a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800344e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003460:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	041b      	lsls	r3, r3, #16
 8003468:	693a      	ldr	r2, [r7, #16]
 800346a:	4313      	orrs	r3, r2
 800346c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	4a15      	ldr	r2, [pc, #84]	@ (80034c8 <TIM_OC5_SetConfig+0xac>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d00b      	beq.n	800348e <TIM_OC5_SetConfig+0x72>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	4a14      	ldr	r2, [pc, #80]	@ (80034cc <TIM_OC5_SetConfig+0xb0>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d007      	beq.n	800348e <TIM_OC5_SetConfig+0x72>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a13      	ldr	r2, [pc, #76]	@ (80034d0 <TIM_OC5_SetConfig+0xb4>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d003      	beq.n	800348e <TIM_OC5_SetConfig+0x72>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a12      	ldr	r2, [pc, #72]	@ (80034d4 <TIM_OC5_SetConfig+0xb8>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d109      	bne.n	80034a2 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800348e:	697b      	ldr	r3, [r7, #20]
 8003490:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003494:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	021b      	lsls	r3, r3, #8
 800349c:	697a      	ldr	r2, [r7, #20]
 800349e:	4313      	orrs	r3, r2
 80034a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685a      	ldr	r2, [r3, #4]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	693a      	ldr	r2, [r7, #16]
 80034ba:	621a      	str	r2, [r3, #32]
}
 80034bc:	bf00      	nop
 80034be:	371c      	adds	r7, #28
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	40012c00 	.word	0x40012c00
 80034cc:	40014000 	.word	0x40014000
 80034d0:	40014400 	.word	0x40014400
 80034d4:	40014800 	.word	0x40014800

080034d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80034d8:	b480      	push	{r7}
 80034da:	b087      	sub	sp, #28
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6a1b      	ldr	r3, [r3, #32]
 80034e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6a1b      	ldr	r3, [r3, #32]
 80034ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003506:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800350a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	68fa      	ldr	r2, [r7, #12]
 8003514:	4313      	orrs	r3, r2
 8003516:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800351e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	051b      	lsls	r3, r3, #20
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	4313      	orrs	r3, r2
 800352a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a16      	ldr	r2, [pc, #88]	@ (8003588 <TIM_OC6_SetConfig+0xb0>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d00b      	beq.n	800354c <TIM_OC6_SetConfig+0x74>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a15      	ldr	r2, [pc, #84]	@ (800358c <TIM_OC6_SetConfig+0xb4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d007      	beq.n	800354c <TIM_OC6_SetConfig+0x74>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a14      	ldr	r2, [pc, #80]	@ (8003590 <TIM_OC6_SetConfig+0xb8>)
 8003540:	4293      	cmp	r3, r2
 8003542:	d003      	beq.n	800354c <TIM_OC6_SetConfig+0x74>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a13      	ldr	r2, [pc, #76]	@ (8003594 <TIM_OC6_SetConfig+0xbc>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d109      	bne.n	8003560 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003552:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	695b      	ldr	r3, [r3, #20]
 8003558:	029b      	lsls	r3, r3, #10
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4313      	orrs	r3, r2
 800355e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	697a      	ldr	r2, [r7, #20]
 8003564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	693a      	ldr	r2, [r7, #16]
 8003578:	621a      	str	r2, [r3, #32]
}
 800357a:	bf00      	nop
 800357c:	371c      	adds	r7, #28
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr
 8003586:	bf00      	nop
 8003588:	40012c00 	.word	0x40012c00
 800358c:	40014000 	.word	0x40014000
 8003590:	40014400 	.word	0x40014400
 8003594:	40014800 	.word	0x40014800

08003598 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003598:	b480      	push	{r7}
 800359a:	b087      	sub	sp, #28
 800359c:	af00      	add	r7, sp, #0
 800359e:	60f8      	str	r0, [r7, #12]
 80035a0:	60b9      	str	r1, [r7, #8]
 80035a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a1b      	ldr	r3, [r3, #32]
 80035ae:	f023 0201 	bic.w	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	699b      	ldr	r3, [r3, #24]
 80035ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	f023 030a 	bic.w	r3, r3, #10
 80035d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80035d6:	697a      	ldr	r2, [r7, #20]
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	4313      	orrs	r3, r2
 80035dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	621a      	str	r2, [r3, #32]
}
 80035ea:	bf00      	nop
 80035ec:	371c      	adds	r7, #28
 80035ee:	46bd      	mov	sp, r7
 80035f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f4:	4770      	bx	lr

080035f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035f6:	b480      	push	{r7}
 80035f8:	b087      	sub	sp, #28
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	60f8      	str	r0, [r7, #12]
 80035fe:	60b9      	str	r1, [r7, #8]
 8003600:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	f023 0210 	bic.w	r2, r3, #16
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003620:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	031b      	lsls	r3, r3, #12
 8003626:	693a      	ldr	r2, [r7, #16]
 8003628:	4313      	orrs	r3, r2
 800362a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003632:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	011b      	lsls	r3, r3, #4
 8003638:	697a      	ldr	r2, [r7, #20]
 800363a:	4313      	orrs	r3, r2
 800363c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	693a      	ldr	r2, [r7, #16]
 8003642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	697a      	ldr	r2, [r7, #20]
 8003648:	621a      	str	r2, [r3, #32]
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr

08003656 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003656:	b480      	push	{r7}
 8003658:	b085      	sub	sp, #20
 800365a:	af00      	add	r7, sp, #0
 800365c:	6078      	str	r0, [r7, #4]
 800365e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800366c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4313      	orrs	r3, r2
 8003674:	f043 0307 	orr.w	r3, r3, #7
 8003678:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68fa      	ldr	r2, [r7, #12]
 800367e:	609a      	str	r2, [r3, #8]
}
 8003680:	bf00      	nop
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
 8003698:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	021a      	lsls	r2, r3, #8
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	431a      	orrs	r2, r3
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	697a      	ldr	r2, [r7, #20]
 80036b6:	4313      	orrs	r3, r2
 80036b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	697a      	ldr	r2, [r7, #20]
 80036be:	609a      	str	r2, [r3, #8]
}
 80036c0:	bf00      	nop
 80036c2:	371c      	adds	r7, #28
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b087      	sub	sp, #28
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	2201      	movs	r2, #1
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6a1a      	ldr	r2, [r3, #32]
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	43db      	mvns	r3, r3
 80036ee:	401a      	ands	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a1a      	ldr	r2, [r3, #32]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f003 031f 	and.w	r3, r3, #31
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	fa01 f303 	lsl.w	r3, r1, r3
 8003704:	431a      	orrs	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	621a      	str	r2, [r3, #32]
}
 800370a:	bf00      	nop
 800370c:	371c      	adds	r7, #28
 800370e:	46bd      	mov	sp, r7
 8003710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003714:	4770      	bx	lr
	...

08003718 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003728:	2b01      	cmp	r3, #1
 800372a:	d101      	bne.n	8003730 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800372c:	2302      	movs	r3, #2
 800372e:	e054      	b.n	80037da <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2201      	movs	r2, #1
 8003734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a24      	ldr	r2, [pc, #144]	@ (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d108      	bne.n	800376c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003760:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	4313      	orrs	r3, r2
 800376a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003772:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	68fa      	ldr	r2, [r7, #12]
 800377a:	4313      	orrs	r3, r2
 800377c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	68fa      	ldr	r2, [r7, #12]
 8003784:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a17      	ldr	r2, [pc, #92]	@ (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00e      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003798:	d009      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a13      	ldr	r2, [pc, #76]	@ (80037ec <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d004      	beq.n	80037ae <HAL_TIMEx_MasterConfigSynchronization+0x96>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a11      	ldr	r2, [pc, #68]	@ (80037f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d10c      	bne.n	80037c8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	68ba      	ldr	r2, [r7, #8]
 80037bc:	4313      	orrs	r3, r2
 80037be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68ba      	ldr	r2, [r7, #8]
 80037c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop
 80037e8:	40012c00 	.word	0x40012c00
 80037ec:	40000400 	.word	0x40000400
 80037f0:	40014000 	.word	0x40014000

080037f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b082      	sub	sp, #8
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e040      	b.n	8003888 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fc ff44 	bl	80006a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	@ 0x24
 8003820:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f022 0201 	bic.w	r2, r2, #1
 8003830:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003836:	2b00      	cmp	r3, #0
 8003838:	d002      	beq.n	8003840 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f000 fd32 	bl	80042a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 fbf9 	bl	8004038 <UART_SetConfig>
 8003846:	4603      	mov	r3, r0
 8003848:	2b01      	cmp	r3, #1
 800384a:	d101      	bne.n	8003850 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e01b      	b.n	8003888 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	685a      	ldr	r2, [r3, #4]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800385e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800386e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f042 0201 	orr.w	r2, r2, #1
 800387e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f000 fdb1 	bl	80043e8 <UART_CheckIdleState>
 8003886:	4603      	mov	r3, r0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b08a      	sub	sp, #40	@ 0x28
 8003894:	af02      	add	r7, sp, #8
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	603b      	str	r3, [r7, #0]
 800389c:	4613      	mov	r3, r2
 800389e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80038a4:	2b20      	cmp	r3, #32
 80038a6:	d177      	bne.n	8003998 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d002      	beq.n	80038b4 <HAL_UART_Transmit+0x24>
 80038ae:	88fb      	ldrh	r3, [r7, #6]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80038b4:	2301      	movs	r3, #1
 80038b6:	e070      	b.n	800399a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2221      	movs	r2, #33	@ 0x21
 80038c4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80038c6:	f7fd f977 	bl	8000bb8 <HAL_GetTick>
 80038ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	88fa      	ldrh	r2, [r7, #6]
 80038d0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	88fa      	ldrh	r2, [r7, #6]
 80038d8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80038e4:	d108      	bne.n	80038f8 <HAL_UART_Transmit+0x68>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d104      	bne.n	80038f8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80038ee:	2300      	movs	r3, #0
 80038f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80038f2:	68bb      	ldr	r3, [r7, #8]
 80038f4:	61bb      	str	r3, [r7, #24]
 80038f6:	e003      	b.n	8003900 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003900:	e02f      	b.n	8003962 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	2200      	movs	r2, #0
 800390a:	2180      	movs	r1, #128	@ 0x80
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f000 fe13 	bl	8004538 <UART_WaitOnFlagUntilTimeout>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d004      	beq.n	8003922 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2220      	movs	r2, #32
 800391c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e03b      	b.n	800399a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d10b      	bne.n	8003940 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	881a      	ldrh	r2, [r3, #0]
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003934:	b292      	uxth	r2, r2
 8003936:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003938:	69bb      	ldr	r3, [r7, #24]
 800393a:	3302      	adds	r3, #2
 800393c:	61bb      	str	r3, [r7, #24]
 800393e:	e007      	b.n	8003950 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	781a      	ldrb	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800394a:	69fb      	ldr	r3, [r7, #28]
 800394c:	3301      	adds	r3, #1
 800394e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003956:	b29b      	uxth	r3, r3
 8003958:	3b01      	subs	r3, #1
 800395a:	b29a      	uxth	r2, r3
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003968:	b29b      	uxth	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1c9      	bne.n	8003902 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	2200      	movs	r2, #0
 8003976:	2140      	movs	r1, #64	@ 0x40
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f000 fddd 	bl	8004538 <UART_WaitOnFlagUntilTimeout>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d004      	beq.n	800398e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2220      	movs	r2, #32
 8003988:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e005      	b.n	800399a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2220      	movs	r2, #32
 8003992:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003994:	2300      	movs	r3, #0
 8003996:	e000      	b.n	800399a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003998:	2302      	movs	r3, #2
  }
}
 800399a:	4618      	mov	r0, r3
 800399c:	3720      	adds	r7, #32
 800399e:	46bd      	mov	sp, r7
 80039a0:	bd80      	pop	{r7, pc}

080039a2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80039a2:	b580      	push	{r7, lr}
 80039a4:	b08a      	sub	sp, #40	@ 0x28
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	4613      	mov	r3, r2
 80039ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039b6:	2b20      	cmp	r3, #32
 80039b8:	d132      	bne.n	8003a20 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 80039ba:	68bb      	ldr	r3, [r7, #8]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_UART_Receive_IT+0x24>
 80039c0:	88fb      	ldrh	r3, [r7, #6]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d101      	bne.n	80039ca <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80039c6:	2301      	movs	r3, #1
 80039c8:	e02b      	b.n	8003a22 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2200      	movs	r2, #0
 80039ce:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d018      	beq.n	8003a10 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	e853 3f00 	ldrex	r3, [r3]
 80039ea:	613b      	str	r3, [r7, #16]
   return(result);
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	461a      	mov	r2, r3
 80039fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039fc:	623b      	str	r3, [r7, #32]
 80039fe:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a00:	69f9      	ldr	r1, [r7, #28]
 8003a02:	6a3a      	ldr	r2, [r7, #32]
 8003a04:	e841 2300 	strex	r3, r2, [r1]
 8003a08:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1e6      	bne.n	80039de <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	461a      	mov	r2, r3
 8003a14:	68b9      	ldr	r1, [r7, #8]
 8003a16:	68f8      	ldr	r0, [r7, #12]
 8003a18:	f000 fdfc 	bl	8004614 <UART_Start_Receive_IT>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	e000      	b.n	8003a22 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
  }
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3728      	adds	r7, #40	@ 0x28
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
	...

08003a2c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b0ba      	sub	sp, #232	@ 0xe8
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	69db      	ldr	r3, [r3, #28]
 8003a3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003a52:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8003a56:	f640 030f 	movw	r3, #2063	@ 0x80f
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8003a60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d115      	bne.n	8003a94 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003a68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a6c:	f003 0320 	and.w	r3, r3, #32
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d00f      	beq.n	8003a94 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003a74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a78:	f003 0320 	and.w	r3, r3, #32
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d009      	beq.n	8003a94 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	f000 82ab 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	4798      	blx	r3
      }
      return;
 8003a92:	e2a5      	b.n	8003fe0 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 8117 	beq.w	8003ccc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d106      	bne.n	8003ab8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003aaa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8003aae:	4b85      	ldr	r3, [pc, #532]	@ (8003cc4 <HAL_UART_IRQHandler+0x298>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 810a 	beq.w	8003ccc <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ab8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d011      	beq.n	8003ae8 <HAL_UART_IRQHandler+0xbc>
 8003ac4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d00b      	beq.n	8003ae8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ade:	f043 0201 	orr.w	r2, r3, #1
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d011      	beq.n	8003b18 <HAL_UART_IRQHandler+0xec>
 8003af4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003af8:	f003 0301 	and.w	r3, r3, #1
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d00b      	beq.n	8003b18 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2202      	movs	r2, #2
 8003b06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b0e:	f043 0204 	orr.w	r2, r3, #4
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b1c:	f003 0304 	and.w	r3, r3, #4
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d011      	beq.n	8003b48 <HAL_UART_IRQHandler+0x11c>
 8003b24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00b      	beq.n	8003b48 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2204      	movs	r2, #4
 8003b36:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b3e:	f043 0202 	orr.w	r2, r3, #2
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d017      	beq.n	8003b84 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b58:	f003 0320 	and.w	r3, r3, #32
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d105      	bne.n	8003b6c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003b60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b64:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00b      	beq.n	8003b84 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2208      	movs	r2, #8
 8003b72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b7a:	f043 0208 	orr.w	r2, r3, #8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b88:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d012      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x18a>
 8003b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b94:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d00c      	beq.n	8003bb6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003ba4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bac:	f043 0220 	orr.w	r2, r3, #32
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 8211 	beq.w	8003fe4 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bc6:	f003 0320 	and.w	r3, r3, #32
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00d      	beq.n	8003bea <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003bce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bd2:	f003 0320 	and.w	r3, r3, #32
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d007      	beq.n	8003bea <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bf0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bfe:	2b40      	cmp	r3, #64	@ 0x40
 8003c00:	d005      	beq.n	8003c0e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d04f      	beq.n	8003cae <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f000 fdc6 	bl	80047a0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c1e:	2b40      	cmp	r3, #64	@ 0x40
 8003c20:	d141      	bne.n	8003ca6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	3308      	adds	r3, #8
 8003c28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c30:	e853 3f00 	ldrex	r3, [r3]
 8003c34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003c38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	3308      	adds	r3, #8
 8003c4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003c4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003c52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003c5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003c5e:	e841 2300 	strex	r3, r2, [r1]
 8003c62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003c66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1d9      	bne.n	8003c22 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d013      	beq.n	8003c9e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c7a:	4a13      	ldr	r2, [pc, #76]	@ (8003cc8 <HAL_UART_IRQHandler+0x29c>)
 8003c7c:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7fd f8f3 	bl	8000e6e <HAL_DMA_Abort_IT>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d017      	beq.n	8003cbe <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c94:	687a      	ldr	r2, [r7, #4]
 8003c96:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003c98:	4610      	mov	r0, r2
 8003c9a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c9c:	e00f      	b.n	8003cbe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f9b4 	bl	800400c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ca4:	e00b      	b.n	8003cbe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f000 f9b0 	bl	800400c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cac:	e007      	b.n	8003cbe <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 f9ac 	bl	800400c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8003cbc:	e192      	b.n	8003fe4 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cbe:	bf00      	nop
    return;
 8003cc0:	e190      	b.n	8003fe4 <HAL_UART_IRQHandler+0x5b8>
 8003cc2:	bf00      	nop
 8003cc4:	04000120 	.word	0x04000120
 8003cc8:	08004869 	.word	0x08004869

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	f040 814b 	bne.w	8003f6c <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003cd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003cda:	f003 0310 	and.w	r3, r3, #16
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 8144 	beq.w	8003f6c <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003ce4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ce8:	f003 0310 	and.w	r3, r3, #16
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	f000 813d 	beq.w	8003f6c <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	2210      	movs	r2, #16
 8003cf8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d04:	2b40      	cmp	r3, #64	@ 0x40
 8003d06:	f040 80b5 	bne.w	8003e74 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d16:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f000 8164 	beq.w	8003fe8 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8003d26:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	f080 815c 	bcs.w	8003fe8 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d3e:	699b      	ldr	r3, [r3, #24]
 8003d40:	2b20      	cmp	r3, #32
 8003d42:	f000 8086 	beq.w	8003e52 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003d5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003d70:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003d74:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d78:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003d7c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d80:	e841 2300 	strex	r3, r2, [r1]
 8003d84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003d88:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1da      	bne.n	8003d46 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3308      	adds	r3, #8
 8003d96:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003da0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003da2:	f023 0301 	bic.w	r3, r3, #1
 8003da6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3308      	adds	r3, #8
 8003db0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003db4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003db8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dba:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003dbc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003dc0:	e841 2300 	strex	r3, r2, [r1]
 8003dc4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003dc6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1e1      	bne.n	8003d90 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	3308      	adds	r3, #8
 8003dd2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003dd6:	e853 3f00 	ldrex	r3, [r3]
 8003dda:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003ddc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003dde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003de2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3308      	adds	r3, #8
 8003dec:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003df0:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003df2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df4:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003df6:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003df8:	e841 2300 	strex	r3, r2, [r1]
 8003dfc:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003dfe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d1e3      	bne.n	8003dcc <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2220      	movs	r2, #32
 8003e08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e1a:	e853 3f00 	ldrex	r3, [r3]
 8003e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e22:	f023 0310 	bic.w	r3, r3, #16
 8003e26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003e34:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e36:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e3c:	e841 2300 	strex	r3, r2, [r1]
 8003e40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1e4      	bne.n	8003e12 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fc ffd0 	bl	8000df2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2202      	movs	r2, #2
 8003e56:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e64:	b29b      	uxth	r3, r3
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	4619      	mov	r1, r3
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 f8d7 	bl	8004020 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003e72:	e0b9      	b.n	8003fe8 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e80:	b29b      	uxth	r3, r3
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8003e8e:	b29b      	uxth	r3, r3
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f000 80ab 	beq.w	8003fec <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8003e96:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	f000 80a6 	beq.w	8003fec <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea8:	e853 3f00 	ldrex	r3, [r3]
 8003eac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003eb0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003eb4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003ec2:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ec4:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ec6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ec8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003eca:	e841 2300 	strex	r3, r2, [r1]
 8003ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ed0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d1e4      	bne.n	8003ea0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	3308      	adds	r3, #8
 8003edc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee0:	e853 3f00 	ldrex	r3, [r3]
 8003ee4:	623b      	str	r3, [r7, #32]
   return(result);
 8003ee6:	6a3b      	ldr	r3, [r7, #32]
 8003ee8:	f023 0301 	bic.w	r3, r3, #1
 8003eec:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	3308      	adds	r3, #8
 8003ef6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003efa:	633a      	str	r2, [r7, #48]	@ 0x30
 8003efc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f02:	e841 2300 	strex	r3, r2, [r1]
 8003f06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1e3      	bne.n	8003ed6 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2220      	movs	r2, #32
 8003f12:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	e853 3f00 	ldrex	r3, [r3]
 8003f2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f023 0310 	bic.w	r3, r3, #16
 8003f36:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003f44:	61fb      	str	r3, [r7, #28]
 8003f46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f48:	69b9      	ldr	r1, [r7, #24]
 8003f4a:	69fa      	ldr	r2, [r7, #28]
 8003f4c:	e841 2300 	strex	r3, r2, [r1]
 8003f50:	617b      	str	r3, [r7, #20]
   return(result);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d1e4      	bne.n	8003f22 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f5e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f62:	4619      	mov	r1, r3
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 f85b 	bl	8004020 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003f6a:	e03f      	b.n	8003fec <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d00e      	beq.n	8003f96 <HAL_UART_IRQHandler+0x56a>
 8003f78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d008      	beq.n	8003f96 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003f8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fe52 	bl	8004c38 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003f94:	e02d      	b.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d00e      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003fa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fa6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d008      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d01c      	beq.n	8003ff0 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	4798      	blx	r3
    }
    return;
 8003fbe:	e017      	b.n	8003ff0 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d012      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
 8003fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d00c      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fc5b 	bl	8004894 <UART_EndTransmit_IT>
    return;
 8003fde:	e008      	b.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003fe0:	bf00      	nop
 8003fe2:	e006      	b.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003fe4:	bf00      	nop
 8003fe6:	e004      	b.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003fe8:	bf00      	nop
 8003fea:	e002      	b.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
      return;
 8003fec:	bf00      	nop
 8003fee:	e000      	b.n	8003ff2 <HAL_UART_IRQHandler+0x5c6>
    return;
 8003ff0:	bf00      	nop
  }

}
 8003ff2:	37e8      	adds	r7, #232	@ 0xe8
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr

08004020 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004020:	b480      	push	{r7}
 8004022:	b083      	sub	sp, #12
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
 8004028:	460b      	mov	r3, r1
 800402a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b088      	sub	sp, #32
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004040:	2300      	movs	r3, #0
 8004042:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689a      	ldr	r2, [r3, #8]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	691b      	ldr	r3, [r3, #16]
 800404c:	431a      	orrs	r2, r3
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	695b      	ldr	r3, [r3, #20]
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	69db      	ldr	r3, [r3, #28]
 8004058:	4313      	orrs	r3, r2
 800405a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	4b8a      	ldr	r3, [pc, #552]	@ (800428c <UART_SetConfig+0x254>)
 8004064:	4013      	ands	r3, r2
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	6812      	ldr	r2, [r2, #0]
 800406a:	6979      	ldr	r1, [r7, #20]
 800406c:	430b      	orrs	r3, r1
 800406e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	68da      	ldr	r2, [r3, #12]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	430a      	orrs	r2, r1
 8004084:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	699b      	ldr	r3, [r3, #24]
 800408a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6a1b      	ldr	r3, [r3, #32]
 8004090:	697a      	ldr	r2, [r7, #20]
 8004092:	4313      	orrs	r3, r2
 8004094:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	697a      	ldr	r2, [r7, #20]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a78      	ldr	r2, [pc, #480]	@ (8004290 <UART_SetConfig+0x258>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d120      	bne.n	80040f6 <UART_SetConfig+0xbe>
 80040b4:	4b77      	ldr	r3, [pc, #476]	@ (8004294 <UART_SetConfig+0x25c>)
 80040b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b8:	f003 0303 	and.w	r3, r3, #3
 80040bc:	2b03      	cmp	r3, #3
 80040be:	d817      	bhi.n	80040f0 <UART_SetConfig+0xb8>
 80040c0:	a201      	add	r2, pc, #4	@ (adr r2, 80040c8 <UART_SetConfig+0x90>)
 80040c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040c6:	bf00      	nop
 80040c8:	080040d9 	.word	0x080040d9
 80040cc:	080040e5 	.word	0x080040e5
 80040d0:	080040eb 	.word	0x080040eb
 80040d4:	080040df 	.word	0x080040df
 80040d8:	2300      	movs	r3, #0
 80040da:	77fb      	strb	r3, [r7, #31]
 80040dc:	e01d      	b.n	800411a <UART_SetConfig+0xe2>
 80040de:	2302      	movs	r3, #2
 80040e0:	77fb      	strb	r3, [r7, #31]
 80040e2:	e01a      	b.n	800411a <UART_SetConfig+0xe2>
 80040e4:	2304      	movs	r3, #4
 80040e6:	77fb      	strb	r3, [r7, #31]
 80040e8:	e017      	b.n	800411a <UART_SetConfig+0xe2>
 80040ea:	2308      	movs	r3, #8
 80040ec:	77fb      	strb	r3, [r7, #31]
 80040ee:	e014      	b.n	800411a <UART_SetConfig+0xe2>
 80040f0:	2310      	movs	r3, #16
 80040f2:	77fb      	strb	r3, [r7, #31]
 80040f4:	e011      	b.n	800411a <UART_SetConfig+0xe2>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a67      	ldr	r2, [pc, #412]	@ (8004298 <UART_SetConfig+0x260>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d102      	bne.n	8004106 <UART_SetConfig+0xce>
 8004100:	2300      	movs	r3, #0
 8004102:	77fb      	strb	r3, [r7, #31]
 8004104:	e009      	b.n	800411a <UART_SetConfig+0xe2>
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4a64      	ldr	r2, [pc, #400]	@ (800429c <UART_SetConfig+0x264>)
 800410c:	4293      	cmp	r3, r2
 800410e:	d102      	bne.n	8004116 <UART_SetConfig+0xde>
 8004110:	2300      	movs	r3, #0
 8004112:	77fb      	strb	r3, [r7, #31]
 8004114:	e001      	b.n	800411a <UART_SetConfig+0xe2>
 8004116:	2310      	movs	r3, #16
 8004118:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	69db      	ldr	r3, [r3, #28]
 800411e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004122:	d15a      	bne.n	80041da <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004124:	7ffb      	ldrb	r3, [r7, #31]
 8004126:	2b08      	cmp	r3, #8
 8004128:	d827      	bhi.n	800417a <UART_SetConfig+0x142>
 800412a:	a201      	add	r2, pc, #4	@ (adr r2, 8004130 <UART_SetConfig+0xf8>)
 800412c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004130:	08004155 	.word	0x08004155
 8004134:	0800415d 	.word	0x0800415d
 8004138:	08004165 	.word	0x08004165
 800413c:	0800417b 	.word	0x0800417b
 8004140:	0800416b 	.word	0x0800416b
 8004144:	0800417b 	.word	0x0800417b
 8004148:	0800417b 	.word	0x0800417b
 800414c:	0800417b 	.word	0x0800417b
 8004150:	08004173 	.word	0x08004173
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004154:	f7fe fa4a 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 8004158:	61b8      	str	r0, [r7, #24]
        break;
 800415a:	e013      	b.n	8004184 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800415c:	f7fe fa68 	bl	8002630 <HAL_RCC_GetPCLK2Freq>
 8004160:	61b8      	str	r0, [r7, #24]
        break;
 8004162:	e00f      	b.n	8004184 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004164:	4b4e      	ldr	r3, [pc, #312]	@ (80042a0 <UART_SetConfig+0x268>)
 8004166:	61bb      	str	r3, [r7, #24]
        break;
 8004168:	e00c      	b.n	8004184 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800416a:	f7fe f9df 	bl	800252c <HAL_RCC_GetSysClockFreq>
 800416e:	61b8      	str	r0, [r7, #24]
        break;
 8004170:	e008      	b.n	8004184 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004172:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004176:	61bb      	str	r3, [r7, #24]
        break;
 8004178:	e004      	b.n	8004184 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800417a:	2300      	movs	r3, #0
 800417c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	77bb      	strb	r3, [r7, #30]
        break;
 8004182:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d074      	beq.n	8004274 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	005a      	lsls	r2, r3, #1
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	085b      	lsrs	r3, r3, #1
 8004194:	441a      	add	r2, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	fbb2 f3f3 	udiv	r3, r2, r3
 800419e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	2b0f      	cmp	r3, #15
 80041a4:	d916      	bls.n	80041d4 <UART_SetConfig+0x19c>
 80041a6:	693b      	ldr	r3, [r7, #16]
 80041a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ac:	d212      	bcs.n	80041d4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	f023 030f 	bic.w	r3, r3, #15
 80041b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041b8:	693b      	ldr	r3, [r7, #16]
 80041ba:	085b      	lsrs	r3, r3, #1
 80041bc:	b29b      	uxth	r3, r3
 80041be:	f003 0307 	and.w	r3, r3, #7
 80041c2:	b29a      	uxth	r2, r3
 80041c4:	89fb      	ldrh	r3, [r7, #14]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	89fa      	ldrh	r2, [r7, #14]
 80041d0:	60da      	str	r2, [r3, #12]
 80041d2:	e04f      	b.n	8004274 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	77bb      	strb	r3, [r7, #30]
 80041d8:	e04c      	b.n	8004274 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80041da:	7ffb      	ldrb	r3, [r7, #31]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d828      	bhi.n	8004232 <UART_SetConfig+0x1fa>
 80041e0:	a201      	add	r2, pc, #4	@ (adr r2, 80041e8 <UART_SetConfig+0x1b0>)
 80041e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e6:	bf00      	nop
 80041e8:	0800420d 	.word	0x0800420d
 80041ec:	08004215 	.word	0x08004215
 80041f0:	0800421d 	.word	0x0800421d
 80041f4:	08004233 	.word	0x08004233
 80041f8:	08004223 	.word	0x08004223
 80041fc:	08004233 	.word	0x08004233
 8004200:	08004233 	.word	0x08004233
 8004204:	08004233 	.word	0x08004233
 8004208:	0800422b 	.word	0x0800422b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800420c:	f7fe f9ee 	bl	80025ec <HAL_RCC_GetPCLK1Freq>
 8004210:	61b8      	str	r0, [r7, #24]
        break;
 8004212:	e013      	b.n	800423c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004214:	f7fe fa0c 	bl	8002630 <HAL_RCC_GetPCLK2Freq>
 8004218:	61b8      	str	r0, [r7, #24]
        break;
 800421a:	e00f      	b.n	800423c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800421c:	4b20      	ldr	r3, [pc, #128]	@ (80042a0 <UART_SetConfig+0x268>)
 800421e:	61bb      	str	r3, [r7, #24]
        break;
 8004220:	e00c      	b.n	800423c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004222:	f7fe f983 	bl	800252c <HAL_RCC_GetSysClockFreq>
 8004226:	61b8      	str	r0, [r7, #24]
        break;
 8004228:	e008      	b.n	800423c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800422a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800422e:	61bb      	str	r3, [r7, #24]
        break;
 8004230:	e004      	b.n	800423c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004232:	2300      	movs	r3, #0
 8004234:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004236:	2301      	movs	r3, #1
 8004238:	77bb      	strb	r3, [r7, #30]
        break;
 800423a:	bf00      	nop
    }

    if (pclk != 0U)
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d018      	beq.n	8004274 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	085a      	lsrs	r2, r3, #1
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	441a      	add	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	fbb2 f3f3 	udiv	r3, r2, r3
 8004254:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	2b0f      	cmp	r3, #15
 800425a:	d909      	bls.n	8004270 <UART_SetConfig+0x238>
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004262:	d205      	bcs.n	8004270 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	b29a      	uxth	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	60da      	str	r2, [r3, #12]
 800426e:	e001      	b.n	8004274 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2200      	movs	r2, #0
 8004278:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004280:	7fbb      	ldrb	r3, [r7, #30]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3720      	adds	r7, #32
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	efff69f3 	.word	0xefff69f3
 8004290:	40013800 	.word	0x40013800
 8004294:	40021000 	.word	0x40021000
 8004298:	40004400 	.word	0x40004400
 800429c:	40004800 	.word	0x40004800
 80042a0:	007a1200 	.word	0x007a1200

080042a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b0:	f003 0308 	and.w	r3, r3, #8
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d00a      	beq.n	80042ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	f003 0301 	and.w	r3, r3, #1
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d00a      	beq.n	80042f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	430a      	orrs	r2, r1
 80042ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00a      	beq.n	8004312 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004316:	f003 0304 	and.w	r3, r3, #4
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004338:	f003 0310 	and.w	r3, r3, #16
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00a      	beq.n	8004356 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800435a:	f003 0320 	and.w	r3, r3, #32
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004380:	2b00      	cmp	r3, #0
 8004382:	d01a      	beq.n	80043ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043a2:	d10a      	bne.n	80043ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	430a      	orrs	r2, r1
 80043b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00a      	beq.n	80043dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	430a      	orrs	r2, r1
 80043da:	605a      	str	r2, [r3, #4]
  }
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b098      	sub	sp, #96	@ 0x60
 80043ec:	af02      	add	r7, sp, #8
 80043ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80043f8:	f7fc fbde 	bl	8000bb8 <HAL_GetTick>
 80043fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f003 0308 	and.w	r3, r3, #8
 8004408:	2b08      	cmp	r3, #8
 800440a:	d12e      	bne.n	800446a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800440c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004414:	2200      	movs	r2, #0
 8004416:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f88c 	bl	8004538 <UART_WaitOnFlagUntilTimeout>
 8004420:	4603      	mov	r3, r0
 8004422:	2b00      	cmp	r3, #0
 8004424:	d021      	beq.n	800446a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800442c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800442e:	e853 3f00 	ldrex	r3, [r3]
 8004432:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004436:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800443a:	653b      	str	r3, [r7, #80]	@ 0x50
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	461a      	mov	r2, r3
 8004442:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004444:	647b      	str	r3, [r7, #68]	@ 0x44
 8004446:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004448:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800444a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800444c:	e841 2300 	strex	r3, r2, [r1]
 8004450:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1e6      	bne.n	8004426 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2220      	movs	r2, #32
 800445c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e062      	b.n	8004530 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b04      	cmp	r3, #4
 8004476:	d149      	bne.n	800450c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004478:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004480:	2200      	movs	r2, #0
 8004482:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f856 	bl	8004538 <UART_WaitOnFlagUntilTimeout>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d03c      	beq.n	800450c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449a:	e853 3f00 	ldrex	r3, [r3]
 800449e:	623b      	str	r3, [r7, #32]
   return(result);
 80044a0:	6a3b      	ldr	r3, [r7, #32]
 80044a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	461a      	mov	r2, r3
 80044ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80044b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044b8:	e841 2300 	strex	r3, r2, [r1]
 80044bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e6      	bne.n	8004492 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	3308      	adds	r3, #8
 80044ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	e853 3f00 	ldrex	r3, [r3]
 80044d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f023 0301 	bic.w	r3, r3, #1
 80044da:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	3308      	adds	r3, #8
 80044e2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044e4:	61fa      	str	r2, [r7, #28]
 80044e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e8:	69b9      	ldr	r1, [r7, #24]
 80044ea:	69fa      	ldr	r2, [r7, #28]
 80044ec:	e841 2300 	strex	r3, r2, [r1]
 80044f0:	617b      	str	r3, [r7, #20]
   return(result);
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d1e5      	bne.n	80044c4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2220      	movs	r2, #32
 80044fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2200      	movs	r2, #0
 8004504:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e011      	b.n	8004530 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2220      	movs	r2, #32
 8004510:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2220      	movs	r2, #32
 8004516:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2200      	movs	r2, #0
 800451e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2200      	movs	r2, #0
 8004524:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800452e:	2300      	movs	r3, #0
}
 8004530:	4618      	mov	r0, r3
 8004532:	3758      	adds	r7, #88	@ 0x58
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	60f8      	str	r0, [r7, #12]
 8004540:	60b9      	str	r1, [r7, #8]
 8004542:	603b      	str	r3, [r7, #0]
 8004544:	4613      	mov	r3, r2
 8004546:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004548:	e04f      	b.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004550:	d04b      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004552:	f7fc fb31 	bl	8000bb8 <HAL_GetTick>
 8004556:	4602      	mov	r2, r0
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	69ba      	ldr	r2, [r7, #24]
 800455e:	429a      	cmp	r2, r3
 8004560:	d302      	bcc.n	8004568 <UART_WaitOnFlagUntilTimeout+0x30>
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d101      	bne.n	800456c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e04e      	b.n	800460a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0304 	and.w	r3, r3, #4
 8004576:	2b00      	cmp	r3, #0
 8004578:	d037      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b80      	cmp	r3, #128	@ 0x80
 800457e:	d034      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	2b40      	cmp	r3, #64	@ 0x40
 8004584:	d031      	beq.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b08      	cmp	r3, #8
 8004592:	d110      	bne.n	80045b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	2208      	movs	r2, #8
 800459a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f000 f8ff 	bl	80047a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2208      	movs	r2, #8
 80045a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e029      	b.n	800460a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	69db      	ldr	r3, [r3, #28]
 80045bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80045c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80045c4:	d111      	bne.n	80045ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80045ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045d0:	68f8      	ldr	r0, [r7, #12]
 80045d2:	f000 f8e5 	bl	80047a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2220      	movs	r2, #32
 80045da:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e00f      	b.n	800460a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	69da      	ldr	r2, [r3, #28]
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	4013      	ands	r3, r2
 80045f4:	68ba      	ldr	r2, [r7, #8]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	bf0c      	ite	eq
 80045fa:	2301      	moveq	r3, #1
 80045fc:	2300      	movne	r3, #0
 80045fe:	b2db      	uxtb	r3, r3
 8004600:	461a      	mov	r2, r3
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	429a      	cmp	r2, r3
 8004606:	d0a0      	beq.n	800454a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
	...

08004614 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004614:	b480      	push	{r7}
 8004616:	b097      	sub	sp, #92	@ 0x5c
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	4613      	mov	r3, r2
 8004620:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	68ba      	ldr	r2, [r7, #8]
 8004626:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	88fa      	ldrh	r2, [r7, #6]
 800462c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	88fa      	ldrh	r2, [r7, #6]
 8004634:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2200      	movs	r2, #0
 800463c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	689b      	ldr	r3, [r3, #8]
 8004642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004646:	d10e      	bne.n	8004666 <UART_Start_Receive_IT+0x52>
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	691b      	ldr	r3, [r3, #16]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d105      	bne.n	800465c <UART_Start_Receive_IT+0x48>
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8004656:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800465a:	e02d      	b.n	80046b8 <UART_Start_Receive_IT+0xa4>
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	22ff      	movs	r2, #255	@ 0xff
 8004660:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004664:	e028      	b.n	80046b8 <UART_Start_Receive_IT+0xa4>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10d      	bne.n	800468a <UART_Start_Receive_IT+0x76>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d104      	bne.n	8004680 <UART_Start_Receive_IT+0x6c>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	22ff      	movs	r2, #255	@ 0xff
 800467a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800467e:	e01b      	b.n	80046b8 <UART_Start_Receive_IT+0xa4>
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	227f      	movs	r2, #127	@ 0x7f
 8004684:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8004688:	e016      	b.n	80046b8 <UART_Start_Receive_IT+0xa4>
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004692:	d10d      	bne.n	80046b0 <UART_Start_Receive_IT+0x9c>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d104      	bne.n	80046a6 <UART_Start_Receive_IT+0x92>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	227f      	movs	r2, #127	@ 0x7f
 80046a0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046a4:	e008      	b.n	80046b8 <UART_Start_Receive_IT+0xa4>
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	223f      	movs	r2, #63	@ 0x3f
 80046aa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80046ae:	e003      	b.n	80046b8 <UART_Start_Receive_IT+0xa4>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2222      	movs	r2, #34	@ 0x22
 80046c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3308      	adds	r3, #8
 80046ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046d2:	e853 3f00 	ldrex	r3, [r3]
 80046d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046da:	f043 0301 	orr.w	r3, r3, #1
 80046de:	657b      	str	r3, [r7, #84]	@ 0x54
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	3308      	adds	r3, #8
 80046e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80046e8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80046ea:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80046ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046f0:	e841 2300 	strex	r3, r2, [r1]
 80046f4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80046f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d1e5      	bne.n	80046c8 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004704:	d107      	bne.n	8004716 <UART_Start_Receive_IT+0x102>
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d103      	bne.n	8004716 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4a21      	ldr	r2, [pc, #132]	@ (8004798 <UART_Start_Receive_IT+0x184>)
 8004712:	669a      	str	r2, [r3, #104]	@ 0x68
 8004714:	e002      	b.n	800471c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	4a20      	ldr	r2, [pc, #128]	@ (800479c <UART_Start_Receive_IT+0x188>)
 800471a:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d019      	beq.n	8004758 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800472c:	e853 3f00 	ldrex	r3, [r3]
 8004730:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004734:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8004738:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	461a      	mov	r2, r3
 8004740:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004742:	637b      	str	r3, [r7, #52]	@ 0x34
 8004744:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004746:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004748:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800474a:	e841 2300 	strex	r3, r2, [r1]
 800474e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004752:	2b00      	cmp	r3, #0
 8004754:	d1e6      	bne.n	8004724 <UART_Start_Receive_IT+0x110>
 8004756:	e018      	b.n	800478a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	e853 3f00 	ldrex	r3, [r3]
 8004764:	613b      	str	r3, [r7, #16]
   return(result);
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	f043 0320 	orr.w	r3, r3, #32
 800476c:	653b      	str	r3, [r7, #80]	@ 0x50
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004776:	623b      	str	r3, [r7, #32]
 8004778:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477a:	69f9      	ldr	r1, [r7, #28]
 800477c:	6a3a      	ldr	r2, [r7, #32]
 800477e:	e841 2300 	strex	r3, r2, [r1]
 8004782:	61bb      	str	r3, [r7, #24]
   return(result);
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d1e6      	bne.n	8004758 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	375c      	adds	r7, #92	@ 0x5c
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr
 8004798:	08004a91 	.word	0x08004a91
 800479c:	080048e9 	.word	0x080048e9

080047a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b095      	sub	sp, #84	@ 0x54
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047b0:	e853 3f00 	ldrex	r3, [r3]
 80047b4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80047b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80047bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	461a      	mov	r2, r3
 80047c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80047c6:	643b      	str	r3, [r7, #64]	@ 0x40
 80047c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ca:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80047cc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80047ce:	e841 2300 	strex	r3, r2, [r1]
 80047d2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80047d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d1e6      	bne.n	80047a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	3308      	adds	r3, #8
 80047e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e2:	6a3b      	ldr	r3, [r7, #32]
 80047e4:	e853 3f00 	ldrex	r3, [r3]
 80047e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	f023 0301 	bic.w	r3, r3, #1
 80047f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	3308      	adds	r3, #8
 80047f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047fe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004800:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004802:	e841 2300 	strex	r3, r2, [r1]
 8004806:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1e5      	bne.n	80047da <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004812:	2b01      	cmp	r3, #1
 8004814:	d118      	bne.n	8004848 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	e853 3f00 	ldrex	r3, [r3]
 8004822:	60bb      	str	r3, [r7, #8]
   return(result);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	f023 0310 	bic.w	r3, r3, #16
 800482a:	647b      	str	r3, [r7, #68]	@ 0x44
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	461a      	mov	r2, r3
 8004832:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004834:	61bb      	str	r3, [r7, #24]
 8004836:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004838:	6979      	ldr	r1, [r7, #20]
 800483a:	69ba      	ldr	r2, [r7, #24]
 800483c:	e841 2300 	strex	r3, r2, [r1]
 8004840:	613b      	str	r3, [r7, #16]
   return(result);
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1e6      	bne.n	8004816 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2220      	movs	r2, #32
 800484c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2200      	movs	r2, #0
 8004854:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800485c:	bf00      	nop
 800485e:	3754      	adds	r7, #84	@ 0x54
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004874:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f7ff fbc0 	bl	800400c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800488c:	bf00      	nop
 800488e:	3710      	adds	r7, #16
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b088      	sub	sp, #32
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	e853 3f00 	ldrex	r3, [r3]
 80048a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048b0:	61fb      	str	r3, [r7, #28]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	461a      	mov	r2, r3
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	61bb      	str	r3, [r7, #24]
 80048bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048be:	6979      	ldr	r1, [r7, #20]
 80048c0:	69ba      	ldr	r2, [r7, #24]
 80048c2:	e841 2300 	strex	r3, r2, [r1]
 80048c6:	613b      	str	r3, [r7, #16]
   return(result);
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1e6      	bne.n	800489c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2220      	movs	r2, #32
 80048d2:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	f7ff fb8c 	bl	8003ff8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80048e0:	bf00      	nop
 80048e2:	3720      	adds	r7, #32
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b09c      	sub	sp, #112	@ 0x70
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80048f6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004900:	2b22      	cmp	r3, #34	@ 0x22
 8004902:	f040 80b9 	bne.w	8004a78 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800490c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004910:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004914:	b2d9      	uxtb	r1, r3
 8004916:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800491a:	b2da      	uxtb	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004920:	400a      	ands	r2, r1
 8004922:	b2d2      	uxtb	r2, r2
 8004924:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800492a:	1c5a      	adds	r2, r3, #1
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004936:	b29b      	uxth	r3, r3
 8004938:	3b01      	subs	r3, #1
 800493a:	b29a      	uxth	r2, r3
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	f040 809c 	bne.w	8004a88 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004956:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004958:	e853 3f00 	ldrex	r3, [r3]
 800495c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800495e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004964:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	461a      	mov	r2, r3
 800496c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800496e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004970:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004972:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004974:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004976:	e841 2300 	strex	r3, r2, [r1]
 800497a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800497c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800497e:	2b00      	cmp	r3, #0
 8004980:	d1e6      	bne.n	8004950 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	3308      	adds	r3, #8
 8004988:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800498a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498c:	e853 3f00 	ldrex	r3, [r3]
 8004990:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004992:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004994:	f023 0301 	bic.w	r3, r3, #1
 8004998:	667b      	str	r3, [r7, #100]	@ 0x64
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3308      	adds	r3, #8
 80049a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80049a2:	647a      	str	r2, [r7, #68]	@ 0x44
 80049a4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80049a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049aa:	e841 2300 	strex	r3, r2, [r1]
 80049ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80049b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1e5      	bne.n	8004982 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d018      	beq.n	8004a0a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e0:	e853 3f00 	ldrex	r3, [r3]
 80049e4:	623b      	str	r3, [r7, #32]
   return(result);
 80049e6:	6a3b      	ldr	r3, [r7, #32]
 80049e8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80049ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	461a      	mov	r2, r3
 80049f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80049f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80049f8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049fe:	e841 2300 	strex	r3, r2, [r1]
 8004a02:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1e6      	bne.n	80049d8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d12e      	bne.n	8004a70 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	e853 3f00 	ldrex	r3, [r3]
 8004a24:	60fb      	str	r3, [r7, #12]
   return(result);
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	f023 0310 	bic.w	r3, r3, #16
 8004a2c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	461a      	mov	r2, r3
 8004a34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a36:	61fb      	str	r3, [r7, #28]
 8004a38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3a:	69b9      	ldr	r1, [r7, #24]
 8004a3c:	69fa      	ldr	r2, [r7, #28]
 8004a3e:	e841 2300 	strex	r3, r2, [r1]
 8004a42:	617b      	str	r3, [r7, #20]
   return(result);
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1e6      	bne.n	8004a18 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	69db      	ldr	r3, [r3, #28]
 8004a50:	f003 0310 	and.w	r3, r3, #16
 8004a54:	2b10      	cmp	r3, #16
 8004a56:	d103      	bne.n	8004a60 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2210      	movs	r2, #16
 8004a5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004a66:	4619      	mov	r1, r3
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f7ff fad9 	bl	8004020 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004a6e:	e00b      	b.n	8004a88 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f7fb fc55 	bl	8000320 <HAL_UART_RxCpltCallback>
}
 8004a76:	e007      	b.n	8004a88 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f042 0208 	orr.w	r2, r2, #8
 8004a86:	619a      	str	r2, [r3, #24]
}
 8004a88:	bf00      	nop
 8004a8a:	3770      	adds	r7, #112	@ 0x70
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b09c      	sub	sp, #112	@ 0x70
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8004a9e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004aa8:	2b22      	cmp	r3, #34	@ 0x22
 8004aaa:	f040 80b9 	bne.w	8004c20 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8004ab4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004abc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8004abe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8004ac2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004acc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad2:	1c9a      	adds	r2, r3, #2
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	f040 809c 	bne.w	8004c30 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004b06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b08:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b0c:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	461a      	mov	r2, r3
 8004b14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004b16:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b18:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8004b1c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b1e:	e841 2300 	strex	r3, r2, [r1]
 8004b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8004b24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1e6      	bne.n	8004af8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	3308      	adds	r3, #8
 8004b30:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b34:	e853 3f00 	ldrex	r3, [r3]
 8004b38:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3c:	f023 0301 	bic.w	r3, r3, #1
 8004b40:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	3308      	adds	r3, #8
 8004b48:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004b4a:	643a      	str	r2, [r7, #64]	@ 0x40
 8004b4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b4e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004b50:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b52:	e841 2300 	strex	r3, r2, [r1]
 8004b56:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1e5      	bne.n	8004b2a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	2220      	movs	r2, #32
 8004b62:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2200      	movs	r2, #0
 8004b70:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d018      	beq.n	8004bb2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b86:	6a3b      	ldr	r3, [r7, #32]
 8004b88:	e853 3f00 	ldrex	r3, [r3]
 8004b8c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b94:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	461a      	mov	r2, r3
 8004b9c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ba0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ba2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ba4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ba6:	e841 2300 	strex	r3, r2, [r1]
 8004baa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d1e6      	bne.n	8004b80 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d12e      	bne.n	8004c18 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	e853 3f00 	ldrex	r3, [r3]
 8004bcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f023 0310 	bic.w	r3, r3, #16
 8004bd4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004bde:	61bb      	str	r3, [r7, #24]
 8004be0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be2:	6979      	ldr	r1, [r7, #20]
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	e841 2300 	strex	r3, r2, [r1]
 8004bea:	613b      	str	r3, [r7, #16]
   return(result);
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1e6      	bne.n	8004bc0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	69db      	ldr	r3, [r3, #28]
 8004bf8:	f003 0310 	and.w	r3, r3, #16
 8004bfc:	2b10      	cmp	r3, #16
 8004bfe:	d103      	bne.n	8004c08 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	2210      	movs	r2, #16
 8004c06:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c0e:	4619      	mov	r1, r3
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f7ff fa05 	bl	8004020 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8004c16:	e00b      	b.n	8004c30 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7fb fb81 	bl	8000320 <HAL_UART_RxCpltCallback>
}
 8004c1e:	e007      	b.n	8004c30 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	699a      	ldr	r2, [r3, #24]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0208 	orr.w	r2, r2, #8
 8004c2e:	619a      	str	r2, [r3, #24]
}
 8004c30:	bf00      	nop
 8004c32:	3770      	adds	r7, #112	@ 0x70
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4a:	4770      	bx	lr

08004c4c <memset>:
 8004c4c:	4402      	add	r2, r0
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d100      	bne.n	8004c56 <memset+0xa>
 8004c54:	4770      	bx	lr
 8004c56:	f803 1b01 	strb.w	r1, [r3], #1
 8004c5a:	e7f9      	b.n	8004c50 <memset+0x4>

08004c5c <__libc_init_array>:
 8004c5c:	b570      	push	{r4, r5, r6, lr}
 8004c5e:	4d0d      	ldr	r5, [pc, #52]	@ (8004c94 <__libc_init_array+0x38>)
 8004c60:	4c0d      	ldr	r4, [pc, #52]	@ (8004c98 <__libc_init_array+0x3c>)
 8004c62:	1b64      	subs	r4, r4, r5
 8004c64:	10a4      	asrs	r4, r4, #2
 8004c66:	2600      	movs	r6, #0
 8004c68:	42a6      	cmp	r6, r4
 8004c6a:	d109      	bne.n	8004c80 <__libc_init_array+0x24>
 8004c6c:	4d0b      	ldr	r5, [pc, #44]	@ (8004c9c <__libc_init_array+0x40>)
 8004c6e:	4c0c      	ldr	r4, [pc, #48]	@ (8004ca0 <__libc_init_array+0x44>)
 8004c70:	f000 f818 	bl	8004ca4 <_init>
 8004c74:	1b64      	subs	r4, r4, r5
 8004c76:	10a4      	asrs	r4, r4, #2
 8004c78:	2600      	movs	r6, #0
 8004c7a:	42a6      	cmp	r6, r4
 8004c7c:	d105      	bne.n	8004c8a <__libc_init_array+0x2e>
 8004c7e:	bd70      	pop	{r4, r5, r6, pc}
 8004c80:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c84:	4798      	blx	r3
 8004c86:	3601      	adds	r6, #1
 8004c88:	e7ee      	b.n	8004c68 <__libc_init_array+0xc>
 8004c8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c8e:	4798      	blx	r3
 8004c90:	3601      	adds	r6, #1
 8004c92:	e7f2      	b.n	8004c7a <__libc_init_array+0x1e>
 8004c94:	08004d34 	.word	0x08004d34
 8004c98:	08004d34 	.word	0x08004d34
 8004c9c:	08004d34 	.word	0x08004d34
 8004ca0:	08004d38 	.word	0x08004d38

08004ca4 <_init>:
 8004ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ca6:	bf00      	nop
 8004ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004caa:	bc08      	pop	{r3}
 8004cac:	469e      	mov	lr, r3
 8004cae:	4770      	bx	lr

08004cb0 <_fini>:
 8004cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cb2:	bf00      	nop
 8004cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cb6:	bc08      	pop	{r3}
 8004cb8:	469e      	mov	lr, r3
 8004cba:	4770      	bx	lr
