{
  "totalCount" : 5626,
  "totalCountFiltered" : 5626,
  "duration" : 921,
  "indexDuration" : 239,
  "requestDuration" : 542,
  "searchUid" : "fa59c81a-deac-497a-838e-ae04157bac83",
  "pipeline" : "Docs_Hub",
  "apiVersion" : 2,
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-1-wgnm24jnfsfaxved5qtkhdcmiu",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTEtd2dubTI0am5mc2ZheHZlZDVxdGtoZGNtaXU=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Uncached transfers",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "firstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Uncached transfers ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "mvRIQkXVKMñ0ðHWR",
        "urihash" : "mvRIQkXVKMñ0ðHWR",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "memory requests ; instruction ; bus timings ; operations exhibit ; AHB interface ; cache ; ARM946E",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "f1441f82047cb2dc378db1f4b828a99a701c92f4186406cf9994446b68e9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa1f",
        "transactionid" : 861236,
        "title" : "Uncached transfers ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461663327416,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 415,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450873,
        "syssize" : 415,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461663327416,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
        "syscollection" : "default"
      },
      "Title" : "Uncached transfers",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/bus-interface-unit-and-write-buffer/ahb-bus-master-interface/uncached-transfers",
      "Excerpt" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory ... Sequential instruction fetches are treated as nonsequential reads.",
      "FirstSentences" : "Uncached transfers If a memory request is made to an uncachable region, or the ARM946E-S cache is not enabled, the memory requests are serviced by the AHB interface. Sequential instruction fetches ..."
    }, {
      "title" : "Debug clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "firstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug clocks ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "ex6v02qHWBAlWpAD",
        "urihash" : "ex6v02qHWBAlWpAD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "off-chip device ; synchronization ; Multi-ICE ; ARM946E ; clocks ; ASIC design ; UnGatedClk ; shows",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "a08aea9d38341a5d849f36332acb83e17ebcbedb2493155d2a4b8f59b6ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa43",
        "transactionid" : 861236,
        "title" : "Debug clocks ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461649730440,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 710,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450836,
        "syssize" : 710,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461649730440,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
        "syscollection" : "default"
      },
      "Title" : "Debug clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/debug-support/about-the-debug-interface/debug-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/debug-support/about-the-debug-interface/debug-clocks",
      "Excerpt" : "Debug clocks You must synchronize the system and test clocks externally to the ... The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design ... Debug clocks Arm9",
      "FirstSentences" : "Debug clocks You must synchronize the system and test clocks externally to the ARM946E-S processor. The ARM Multi-ICE debug agent directly supports one or more cores within an ASIC design. To ..."
    }, {
      "title" : "Interlocked MCR",
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "firstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM946E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM946E-S Technical Reference Manual ",
          "document_number" : "ddi0201",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508291",
          "sysurihash" : "J0p2DrjJFfBkp1Wr",
          "urihash" : "J0p2DrjJFfBkp1Wr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177513723000,
          "topparentid" : 3508291,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380515000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716461000,
          "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3ee388295d1e18d3a9c9",
          "transactionid" : 861236,
          "title" : "ARM946E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716461000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0201:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716461714388978,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2085,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450883,
          "syssize" : 2085,
          "sysdate" : 1648716461000,
          "haslayout" : "1",
          "topparent" : "3508291",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508291,
          "content_description" : "This document is a reference manual for the ARM946E-S processor.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716461000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0201/d/?lang=en",
          "modified" : 1638975688000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716461714388978,
          "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM946E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
        "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interlocked MCR ",
        "document_number" : "ddi0201",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508291",
        "sysurihash" : "9NPW9kFFdmQsTqy2",
        "urihash" : "9NPW9kFFdmQsTqy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177513723000,
        "topparentid" : 3508291,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380515000,
        "sysconcepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3508291,
        "parentitem" : "5e8e3ee388295d1e18d3a9c9",
        "concepts" : "core pipeline ; cycles ; instruction ; ARM9E ; busy-wait state ; shows ; preceding ; destination",
        "documenttype" : "html",
        "isattachment" : "3508291",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716461000,
        "permanentid" : "4b7ecf6eac872ce3f6c8cffe295e6211c2ea3cf48a22101d6ed7d62100bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3ee488295d1e18d3aa34",
        "transactionid" : 861236,
        "title" : "Interlocked MCR ",
        "products" : [ "Arm9" ],
        "date" : 1648716461000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0201:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716461633706082,
        "sysisattachment" : "3508291",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508291,
        "size" : 665,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450853,
        "syssize" : 665,
        "sysdate" : 1648716461000,
        "haslayout" : "1",
        "topparent" : "3508291",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508291,
        "content_description" : "This document is a reference manual for the ARM946E-S processor.",
        "wordcount" : 67,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716461000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
        "modified" : 1638975688000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716461633706082,
        "uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
        "syscollection" : "default"
      },
      "Title" : "Interlocked MCR",
      "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/coprocessor-interface/interlocked-mcr?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en/coprocessor-interface/interlocked-mcr",
      "Excerpt" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline ... An example of this is where the register being transferred is the destination from a ...",
      "FirstSentences" : "Interlocked MCR If the data for a MCR operation is not available inside the ARM9E-S core pipeline during its first Decode cycle, then the ARM9E-S core pipeline interlocks for one or more cycles ..."
    } ],
    "totalNumberOfChildResults" : 178,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM946E-S Technical Reference Manual ",
      "document_number" : "ddi0201",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508291",
      "sysurihash" : "J0p2DrjJFfBkp1Wr",
      "urihash" : "J0p2DrjJFfBkp1Wr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177513723000,
      "topparentid" : 3508291,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586380515000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "fe995cf655e0a201f9d4e837530138fa43335ca9902dd50e479852e11e83",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3ee388295d1e18d3a9c9",
      "transactionid" : 861236,
      "title" : "ARM946E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0201:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461714388978,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2085,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450883,
      "syssize" : 2085,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3508291",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3508291,
      "content_description" : "This document is a reference manual for the ARM946E-S processor.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0201/d/?lang=en",
      "modified" : 1638975688000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461714388978,
      "uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0201/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0201/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0201/d/en",
    "Excerpt" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM946E-S Technical Reference Manual Copyright 2001-2003, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Re-arbitration occurrence",
    "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "firstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6ðt0Eosz9TBz",
        "urihash" : "InjS6ðt0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "AHB memory port latency",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
      "firstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6ðt0Eosz9TBz",
          "urihash" : "InjS6ðt0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB memory port latency ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "9uQASXwMñðobDYtM",
        "urihash" : "9uQASXwMñðobDYtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "memory port ; TimeOut register ; latency ; amount of bandwidth ; functionality ; cycle",
        "documenttype" : "html",
        "isattachment" : "3474097",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716460000,
        "permanentid" : "29106243501b731551eedead3613e35cf60a918d44e463878f27a15f7be7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d52",
        "transactionid" : 861236,
        "title" : "AHB memory port latency ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716460000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716460277561682,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 553,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 553,
        "sysdate" : 1648716460000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716460000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716460277561682,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
        "syscollection" : "default"
      },
      "Title" : "AHB memory port latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/ahb-memory-port-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/ahb-memory-port-latency",
      "Excerpt" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded.",
      "FirstSentences" : "AHB memory port latency Each AHB memory port has a programmable TimeOut register. When a memory request is made to the port the value of the counter is loaded. Every cycle where the transaction of ..."
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ... 1.2",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright © 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "document_number" : "ddi0230",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474097",
          "sysurihash" : "InjS6ðt0Eosz9TBz",
          "urihash" : "InjS6ðt0Eosz9TBz",
          "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257379000,
          "topparentid" : 3474097,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369248000,
          "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716455000,
          "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e12e088295d1e18d34d21",
          "transactionid" : 861236,
          "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648716455000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0230:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716455721554009,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2071,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716450892,
          "syssize" : 2071,
          "sysdate" : 1648716455000,
          "haslayout" : "1",
          "topparent" : "3474097",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474097,
          "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716455000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0230/d/?lang=en",
          "modified" : 1638976681000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716455721554009,
          "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
        "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "lsERsu9n9ZYGqðy2",
        "urihash" : "lsERsu9n9ZYGqðy2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "systransactionid" : 861236,
        "copyright" : "Copyright © 2002-2003, 2005 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "numberofpages" : 142,
        "sysconcepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3474097,
        "parentitem" : "5e8e12e088295d1e18d34d21",
        "concepts" : "registers ; wait states ; bursts ; reset ; bus ; memory devices ; AHB ports ; clock cycles ; power consumption ; memory controller ; latency ; transactions ; transfers ; disabled mode ; system initialization ; ARM Limited",
        "documenttype" : "pdf",
        "isattachment" : "3474097",
        "sysindexeddate" : 1648716456000,
        "permanentid" : "724074aa7fbe6731c4c47d631bb2d1272810774f84760a5bdc8271b94901",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e188295d1e18d34daa",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "date" : 1648716456000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716456789779693,
        "sysisattachment" : "3474097",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474097,
        "size" : 768141,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716452642,
        "syssize" : 768141,
        "sysdate" : 1648716456000,
        "topparent" : "3474097",
        "author" : "ARM Limited",
        "label_version" : "r1p3",
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 1910,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716456000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716456789779693,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e12e188295d1e18d34daa",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/pdf/DDI0230.pdf",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... ARM DDI 0230D Contents ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ... 1.2",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Revision: r1p3 Technical Reference Manual Copyright © 2002-2003, 2005 ARM Limited. All rights reserved. ARM DDI 0230D ii Date July 2002 19 February 2003"
    }, {
      "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "document_number" : "ddi0230",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474097",
        "sysurihash" : "InjS6ðt0Eosz9TBz",
        "urihash" : "InjS6ðt0Eosz9TBz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257379000,
        "topparentid" : 3474097,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369248000,
        "sysconcepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; RAS requirement ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716455000,
        "permanentid" : "48e4bcc9b6e787e70fb4a956b5b9b83ac06663a0614f0e39f12e045df307",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e12e088295d1e18d34d21",
        "transactionid" : 861236,
        "title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648716455000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0230:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716455721554009,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2071,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716450892,
        "syssize" : 2071,
        "sysdate" : 1648716455000,
        "haslayout" : "1",
        "topparent" : "3474097",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474097,
        "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716455000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0230/d/?lang=en",
        "modified" : 1638976681000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716455721554009,
        "uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en",
      "Excerpt" : "All rights reserved. ... ARM Limited shall not be liable for any loss or damage arising from the use of any ... PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL175) Technical Reference Manual Copyright 2002-2003, 2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    } ],
    "totalNumberOfChildResults" : 111,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Re-arbitration occurrence ",
      "document_number" : "ddi0230",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474097",
      "sysurihash" : "ðBzJObCsVwkByMñA",
      "urihash" : "ðBzJObCsVwkByMñA",
      "sysuri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257379000,
      "topparentid" : 3474097,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369248000,
      "sysconcepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3474097,
      "parentitem" : "5e8e12e088295d1e18d34d21",
      "concepts" : "AHB transfers ; re-arbitration ; buffers ; WRAP16 ; INCR16",
      "documenttype" : "html",
      "isattachment" : "3474097",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716461000,
      "permanentid" : "aba5925f4c11cfe5333cf1dcaa85c116e3a09837d7b58feb955584247807",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e12e088295d1e18d34d50",
      "transactionid" : 861236,
      "title" : "Re-arbitration occurrence ",
      "products" : [ "DMA Controller" ],
      "date" : 1648716461000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0230:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716461187850962,
      "sysisattachment" : "3474097",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474097,
      "size" : 837,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716450892,
      "syssize" : 837,
      "sysdate" : 1648716461000,
      "haslayout" : "1",
      "topparent" : "3474097",
      "label_version" : "r1p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474097,
      "content_description" : "This document is a Technical Reference Manual (TRM) for the PrimeCell MultiPort Memory Controller (MPMC) (PL175).",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716461000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
      "modified" : 1638976681000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716461187850962,
      "uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
      "syscollection" : "default"
    },
    "Title" : "Re-arbitration occurrence",
    "Uri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0230/d/functional-overview/arbitration/re-arbitration-occurrence?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0230/d/en/functional-overview/arbitration/re-arbitration-occurrence",
    "Excerpt" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide ...",
    "FirstSentences" : "Re-arbitration occurrence The re-arbitration occurrence is the time when the MPMC re-arbitrates. The following lists AHB transfers that affect re-arbitration: If an 8-bit or 16-bit wide AHB burst ..."
  }, {
    "title" : "Arm CortexA710 Core Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "excerpt" : "First beta release for r0p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®‑A710 Core Cryptographic Extension Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101802_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA710 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "6KrFRyccqWMlðXQe",
        "urihash" : "6KrFRyccqWMlðXQe",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
        "documenttype" : "html",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f892",
        "transactionid" : 861236,
        "title" : "Arm  CortexA710  Core Cryptographic Extension ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431545032189,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 4808,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431545032189,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA710 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "firstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "UG710ñaZuTnyANFi",
        "urihash" : "UG710ñaZuTnyANFi",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "Cryptographic Extension ; undefined exception ; u2011A710 cores ; cluster ; u00AE ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "concepts" : "Cryptographic Extension ; undefined exception ; u2011A710 cores ; cluster ; u00AE ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "94ad1fb157c9567b36f7685be36bc7689564ecb9d4d80e6e01178c0c3490",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f89c",
        "transactionid" : 861236,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431794194317,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 581,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 581,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431794194317,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in ... To disable the Cryptographic Extension, assert CRYPTODISABLE.",
      "FirstSentences" : "Disabling the Cryptographic Extension Disabling of the Cryptographic Extension applies to all Cortex\\u00AE\\u2011A710 cores in a cluster. To disable the Cryptographic Extension, assert CRYPTODISABLE."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA3 ... [31:28] ... [27:24] ... Defined values are: 0b0000 When Cryptographic extensions are not implemented or ... [7:4]",
      "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "QxrirED739m53zñO",
        "urihash" : "QxrirED739m53zñO",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "sysconcepts" : "ID registers ; configurations ; Cryptographic extensions ; instructions ; range maintenance ; Outer shareable ; general information ; SM4EKEY",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "concepts" : "ID registers ; configurations ; Cryptographic extensions ; instructions ; range maintenance ; Outer shareable ; general information ; SM4EKEY",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "a8c9922831fd257a7de4f3b5366934e2c2cedd4fafb92b56023d2ed738d4",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f89e",
        "transactionid" : 861236,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431765129086,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 4656,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 4656,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 220,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431765129086,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Cryptographic-extension-support-in-the-Cortex-A710--core--/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0",
      "Excerpt" : "0b0001 When Cryptographic extensions are implemented and enabled then SHA3 ... [31:28] ... [27:24] ... Defined values are: 0b0000 When Cryptographic extensions are not implemented or ... [7:4]",
      "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0 Provides information about the instructions implemented in AArch64 state. For general information about the interpretation of the ID ..."
    }, {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "firstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CortexA710 Core Cryptographic Extension",
        "uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "printableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "clickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
          "document_number" : "101802",
          "document_version" : "0201",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4891152",
          "sysurihash" : "6KrFRyccqWMlðXQe",
          "urihash" : "6KrFRyccqWMlðXQe",
          "sysuri" : "https://developer.arm.com/documentation/101802/0201/en",
          "systransactionid" : 861236,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1639094400000,
          "topparentid" : 4891152,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1639590384000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; English ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience ; u201Cpartner",
          "documenttype" : "html",
          "sysindexeddate" : 1648716431000,
          "permanentid" : "403e609de45311c6ff36e78af3edbc4084b2b70b75a427922cb8c8fa798f",
          "syslanguage" : [ "English" ],
          "itemid" : "61ba29f02183326f2176f892",
          "transactionid" : 861236,
          "title" : "Arm  CortexA710  Core Cryptographic Extension ",
          "products" : [ "Cortex-A710" ],
          "date" : 1648716431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101802:0201:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers" ],
          "audience" : [ "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716431545032189,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716430041,
          "syssize" : 4808,
          "sysdate" : 1648716431000,
          "haslayout" : "1",
          "topparent" : "4891152",
          "label_version" : "0201",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4891152,
          "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
          "document_revision" : "0201-06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101802/0201/?lang=en",
          "modified" : 1639590384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716431545032189,
          "uri" : "https://developer.arm.com/documentation/101802/0201/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CortexA710 Core Cryptographic Extension",
        "Uri" : "https://developer.arm.com/documentation/101802/0201/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en",
        "ClickUri" : "https://developer.arm.com/documentation/101802/0201/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en",
        "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A710 Core Cryptographic Extension Technical Reference Manual Revision: r2p1 Release Information Issue Date Confidentiality Change 0000-01 24 January 2020 Confidential ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101802",
        "document_version" : "0201",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4891152",
        "sysurihash" : "iRSuLTkShtCUjd8Z",
        "urihash" : "iRSuLTkShtCUjd8Z",
        "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
        "systransactionid" : 861236,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1639094400000,
        "topparentid" : 4891152,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1639590384000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
        "attachmentparentid" : 4891152,
        "parentitem" : "61ba29f02183326f2176f892",
        "documenttype" : "html",
        "isattachment" : "4891152",
        "sysindexeddate" : 1648716431000,
        "permanentid" : "dd1aa4d504e10ec1cef46b890f3ff955f62243cb5c3bb1997e5b784d7bdc",
        "syslanguage" : [ "English" ],
        "itemid" : "61ba29f02183326f2176f8a0",
        "transactionid" : 861236,
        "title" : "Document revisions ",
        "products" : [ "Cortex-A710" ],
        "date" : 1648716431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101802:0201:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers" ],
        "audience" : [ "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716431746294831,
        "sysisattachment" : "4891152",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4891152,
        "size" : 114,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716430041,
        "syssize" : 114,
        "sysdate" : 1648716431000,
        "haslayout" : "1",
        "topparent" : "4891152",
        "label_version" : "0201",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4891152,
        "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
        "document_revision" : "0201-06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101802/0201/Document-revisions?lang=en",
        "modified" : 1639590384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716431746294831,
        "uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101802/0201/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/Document-revisions",
      "Excerpt" : "Document revisions This appendix records the changes between released issues of this document.",
      "FirstSentences" : "Document revisions This appendix records the changes between released issues of this document. Document revisions"
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  CortexA710  Core Cryptographic Extension ",
      "document_number" : "101802",
      "document_version" : "0201",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4891152",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "CL8KB2F6zWrii7gc",
      "urihash" : "CL8KB2F6zWrii7gc",
      "sysuri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
      "systransactionid" : 861236,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1639094400000,
      "topparentid" : 4891152,
      "numberofpages" : 17,
      "sysconcepts" : "configurations ; documentation ; arm ; technical changes ; system failure ; ID registers ; cryptographic instructions ; timing diagrams ; written agreement ; export laws ; third party ; functionality ; conflicting ; instructions ; range maintenance ; Outer shareable",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6", "5eec6e37e24a5e02d07b2559|60acee8a7d1ce214ec8dc9b6" ],
      "attachmentparentid" : 4891152,
      "parentitem" : "61ba29f02183326f2176f892",
      "concepts" : "configurations ; documentation ; arm ; technical changes ; system failure ; ID registers ; cryptographic instructions ; timing diagrams ; written agreement ; export laws ; third party ; functionality ; conflicting ; instructions ; range maintenance ; Outer shareable",
      "documenttype" : "pdf",
      "isattachment" : "4891152",
      "sysindexeddate" : 1648716432000,
      "permanentid" : "35a88ba892f03631893dbfee8c2abf05e7aa20ff6ca7968c2e21755b99cf",
      "syslanguage" : [ "English" ],
      "itemid" : "61ba29f02183326f2176f8aa",
      "transactionid" : 861236,
      "title" : "Arm  CortexA710  Core Cryptographic Extension ",
      "subject" : "This manual is for the Cortex‑A710 core. It describes the optional cryptographic features of the Cortex‑A710 core and the registers used by the Cryptographic Extension.",
      "date" : 1648716432000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101802:0201:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers" ],
      "audience" : [ "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716432259756955,
      "sysisattachment" : "4891152",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4891152,
      "size" : 307153,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716431321,
      "syssubject" : "This manual is for the Cortex‑A710 core. It describes the optional cryptographic features of the Cortex‑A710 core and the registers used by the Cryptographic Extension.",
      "syssize" : 307153,
      "sysdate" : 1648716432000,
      "topparent" : "4891152",
      "author" : "Arm Ltd.",
      "label_version" : "0201",
      "systopparentid" : 4891152,
      "content_description" : "This manual is for the Cortex A710 core. It describes the optional cryptographic features of the Cortex A710 core and the registers used by the Cryptographic Extension.",
      "wordcount" : 825,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A710", "Cortex-A|Cortex-A710" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A710" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716432000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716432259756955,
      "uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA710 Core Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/61ba29f02183326f2176f8aa",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101802/0201/en/pdf/arm_cortex_a710_core_crypto_trm_101802_0201_06_en.pdf",
    "Excerpt" : "First beta release for r0p0 ... First release for r2p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®‑A710 Core Cryptographic Extension Revision: r2p1 Technical Reference Manual Non-Conﬁdential Copyright © 2020–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 06 101802_ ..."
  }, {
    "title" : "Register summary",
    "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "excerpt" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers.",
    "firstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckð8FgñKNO",
        "urihash" : "o4ZFd8ckð8FgñKNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "VFP register access",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. Op1 is the Opcode_1 value for the register.",
      "firstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckð8FgñKNO",
          "urihash" : "o4ZFd8ckð8FgñKNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "VFP register access ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "hGc5VB01J6o6DICo",
        "urihash" : "hGc5VB01J6o6DICo",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "concepts" : "registers ; Opcode ; CP15 ; control coprocessor ; Op2 ; Op1",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "af9ab514ed40599aebc31c819373f68830df37b3ece3dbcc284530ccd15d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b1c",
        "transactionid" : 861235,
        "title" : "VFP register access ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383962995426,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 518,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 518,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/programmers-model/vfp-register-access?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383962995426,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
        "syscollection" : "default"
      },
      "Title" : "VFP register access",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/vfp-register-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/vfp-register-access",
      "Excerpt" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine ... CRn is the register number within CP15. Op1 is the Opcode_1 value for the register.",
      "FirstSentences" : "VFP register access System control coprocessor registers, which are accessed through CP15, determine access to VFP registers. CRn is the register number within CP15. Op1 is the Opcode_1 value for ..."
    }, {
      "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "o4ZFd8ckð8FgñKNO",
        "urihash" : "o4ZFd8ckð8FgñKNO",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b0d",
        "transactionid" : 861235,
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383866750110,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 4337,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 291,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383866750110,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions.",
      "firstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "100302",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4815887",
          "sysurihash" : "o4ZFd8ckð8FgñKNO",
          "urihash" : "o4ZFd8ckð8FgñKNO",
          "sysuri" : "https://developer.arm.com/documentation/100302/0001/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432026205000,
          "topparentid" : 4815887,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585304656000,
          "sysconcepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "Non-Confidential ; arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716383000,
          "permanentid" : "4b28c57904238f0593fe02f54202e128f6d14caba7a22e6ba484826d8d52",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dd450cbfe76649ba52b0d",
          "transactionid" : 861235,
          "title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1648716383000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100302:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716383866750110,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716379341,
          "syssize" : 4337,
          "sysdate" : 1648716383000,
          "haslayout" : "1",
          "topparent" : "4815887",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4815887,
          "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
          "wordcount" : 291,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716383000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100302/0001/?lang=en",
          "modified" : 1636124080000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716383866750110,
          "uri" : "https://developer.arm.com/documentation/100302/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100302/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100302/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright 2009, 2010, 2015 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "100302",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4815887",
        "sysurihash" : "eGsCceaOpYñSPtBb",
        "urihash" : "eGsCceaOpYñSPtBb",
        "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1432026205000,
        "topparentid" : 4815887,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585304656000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 4815887,
        "parentitem" : "5e7dd450cbfe76649ba52b0d",
        "documenttype" : "html",
        "isattachment" : "4815887",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716383000,
        "permanentid" : "f876e490cd1c9ae161f0105ac2f13d17aad8213b382c87bc2c5b654dad85",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dd450cbfe76649ba52b12",
        "transactionid" : 861235,
        "title" : "Introduction ",
        "products" : [ "Cortex-A5" ],
        "date" : 1648716383000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100302:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716383830483726,
        "sysisattachment" : "4815887",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4815887,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716379341,
        "syssize" : 172,
        "sysdate" : 1648716383000,
        "haslayout" : "1",
        "topparent" : "4815887",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4815887,
        "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716383000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100302/0001/introduction?lang=en",
        "modified" : 1636124080000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716383830483726,
        "uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/100302/0001/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/introduction",
      "Excerpt" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions.",
      "FirstSentences" : "Introduction This chapter introduces the Cortex-A5 FPU. It contains the following sections: About the Cortex-A5 FPU. Applications. Product revisions. Introduction Cortex-A5"
    } ],
    "totalNumberOfChildResults" : 25,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Register summary ",
      "document_number" : "100302",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4815887",
      "sysurihash" : "KJoK3jqgz7t8pJjO",
      "urihash" : "KJoK3jqgz7t8pJjO",
      "sysuri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "systransactionid" : 861235,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432026205000,
      "topparentid" : 4815887,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585304656000,
      "sysconcepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 4815887,
      "parentitem" : "5e7dd450cbfe76649ba52b0d",
      "concepts" : "FPU system ; RO ; Cortex ; Feature ; Media ; processor modes ; Type Reset ; FPEXC",
      "documenttype" : "html",
      "isattachment" : "4815887",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716384000,
      "permanentid" : "9e6b8ff3f42544b8649768f79a111d767d6fe2062a2bb7ea108952efe463",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dd450cbfe76649ba52b1d",
      "transactionid" : 861235,
      "title" : "Register summary ",
      "products" : [ "Cortex-A5" ],
      "date" : 1648716383000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100302:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716383991485248,
      "sysisattachment" : "4815887",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4815887,
      "size" : 1101,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716379341,
      "syssize" : 1101,
      "sysdate" : 1648716383000,
      "haslayout" : "1",
      "topparent" : "4815887",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4815887,
      "content_description" : "This book is for the Cortex-A5 Floating-Point Unit (FPU)",
      "wordcount" : 67,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716384000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100302/0001/programmers-model/register-summary?lang=en",
      "modified" : 1636124080000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716383991485248,
      "uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
      "syscollection" : "default"
    },
    "Title" : "Register summary",
    "Uri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "PrintableUri" : "https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "ClickUri" : "https://developer.arm.com/documentation/100302/0001/programmers-model/register-summary?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100302/0001/en/programmers-model/register-summary",
    "Excerpt" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers.",
    "FirstSentences" : "Register summary All FPU system registers are 32-bit wide. Reserved register addresses are UNPREDICTABLE. The following table shows the Cortex-A5 FPU system registers. Table 2-2 Cortex-A5 FPU ..."
  }, {
    "title" : "ARM1156T2F-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "excerpt" : "Change history First release for r0p4. Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "firstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright © 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright © 2005-2007 ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoðBaMfOcr",
        "urihash" : "Dlz5ZlvoðBaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Reset modes",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "firstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoðBaMfOcr",
          "urihash" : "Dlz5ZlvoðBaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Reset modes ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "iv34uXFGPAtNwH60",
        "urihash" : "iv34uXFGPAtNwH60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "reset ; nPORESETIN ; nRESETIN ; architecturally Unpredictable ; design independently ; Power-on ; applications ; ARM1156T2F",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "8c87cf85f16891c2cd0aa144b868a11f55da9906c27dbcea7083d02e6149",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ff8",
        "transactionid" : 861235,
        "title" : "Reset modes ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368951439411,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 682,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 682,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368951439411,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
        "syscollection" : "default"
      },
      "Title" : "Reset modes",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes",
      "Excerpt" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset ... The reset signals, and the combinations and possible applications that you can use them in ...",
      "FirstSentences" : "Reset modes The reset signals present in the ARM1156T2F-S processor design to enable you to reset different parts of the design independently. The reset signals, and the combinations and possible ..."
    }, {
      "title" : "DBGTAP reset",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "firstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2F-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM1156T2F-S Technical Reference Manual ",
          "document_number" : "ddi0290",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3488690",
          "sysurihash" : "Dlz5ZlvoðBaMfOcr",
          "urihash" : "Dlz5ZlvoðBaMfOcr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "systransactionid" : 861235,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976792000,
          "topparentid" : 3488690,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374492000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716367000,
          "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e275cfd977155116a5ed4",
          "transactionid" : 861235,
          "title" : "ARM1156T2F-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648716367000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0290:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716367922605248,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2639,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716342406,
          "syssize" : 2639,
          "sysdate" : 1648716367000,
          "haslayout" : "1",
          "topparent" : "3488690",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3488690,
          "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
          "wordcount" : 187,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716367000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0290/g/?lang=en",
          "modified" : 1638978384000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716367922605248,
          "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2F-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DBGTAP reset ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "NrEyCC0zZhñA5qTq",
        "urihash" : "NrEyCC0zZhñA5qTq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3488690,
        "parentitem" : "5e8e275cfd977155116a5ed4",
        "concepts" : "DBGTAP reset ; ARM1156T2F ; ICE module ; debugger ; connection",
        "documenttype" : "html",
        "isattachment" : "3488690",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716368000,
        "permanentid" : "67d794000e5dc28fb67aafefa347b980618c480f70910fee656e93345d21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275ffd977155116a5ffb",
        "transactionid" : 861235,
        "title" : "DBGTAP reset ",
        "products" : [ "Arm11" ],
        "date" : 1648716368000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716368815026621,
        "sysisattachment" : "3488690",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3488690,
        "size" : 463,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 463,
        "sysdate" : 1648716368000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 42,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716368000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716368815026621,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
        "syscollection" : "default"
      },
      "Title" : "DBGTAP reset",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/clocking-and-resets/reset-modes/dbgtap-reset?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/clocking-and-resets/reset-modes/dbgtap-reset",
      "Excerpt" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a ...",
      "FirstSentences" : "DBGTAP reset DBGTAP reset initializes the state of the ARM1156T2F-S DBGTAP controller. DBGTAP reset is typically used by the RealView ICE module for hot connection of a debugger to a system."
    }, {
      "title" : "ARM1156T2F-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM1156T2F-S Technical Reference Manual ",
        "document_number" : "ddi0290",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3488690",
        "sysurihash" : "Dlz5ZlvoðBaMfOcr",
        "urihash" : "Dlz5ZlvoðBaMfOcr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "systransactionid" : 861235,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976792000,
        "topparentid" : 3488690,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374492000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Standard Test Access Port ; placement ; liability ; responsibility ; Floating-Point Arithmetic ; Boundary-Scan Architecture ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716367000,
        "permanentid" : "617f4a5faf67e7a10b59d370f7f65b406b11e3491ba9a375f2a8ba47bae3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e275cfd977155116a5ed4",
        "transactionid" : 861235,
        "title" : "ARM1156T2F-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648716367000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0290:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716367922605248,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2639,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716342406,
        "syssize" : 2639,
        "sysdate" : 1648716367000,
        "haslayout" : "1",
        "topparent" : "3488690",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3488690,
        "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
        "wordcount" : 187,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716367000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0290/g/?lang=en",
        "modified" : 1638978384000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716367922605248,
        "uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2F-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0290/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Enhancement to text and figures. ... No change to contents. ARM1156T2F-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2F-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 554,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM1156T2F-S Technical Reference Manual ",
      "document_number" : "ddi0290",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3488690",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "1TðuwPZxEnXNoPcf",
      "urihash" : "1TðuwPZxEnXNoPcf",
      "sysuri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "systransactionid" : 861235,
      "copyright" : "Copyright © 2005-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1185976792000,
      "topparentid" : 3488690,
      "numberofpages" : 740,
      "sysconcepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 3488690,
      "parentitem" : "5e8e275cfd977155116a5ed4",
      "concepts" : "instructions ; ARM1156T2F ; registers ; VFP11 coprocessor ; shows ; ARM limited ; exceptions ; core ; little-endian ; accesses ; controllers ; memory ; arrangement ; caches ; watchpoints ; support code",
      "documenttype" : "pdf",
      "isattachment" : "3488690",
      "sysindexeddate" : 1648716374000,
      "permanentid" : "6e11037b5143a8f53f78b2dcdb41d8c19452a88cb4278cb234cf0c43897e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2762fd977155116a6189",
      "transactionid" : 861235,
      "title" : "ARM1156T2F-S Technical Reference Manual ",
      "date" : 1648716374000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0290:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716374004884238,
      "sysisattachment" : "3488690",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3488690,
      "size" : 4158898,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716348468,
      "syssize" : 4158898,
      "sysdate" : 1648716374000,
      "topparent" : "3488690",
      "author" : "ARM Limited",
      "label_version" : "r0p4",
      "systopparentid" : 3488690,
      "content_description" : "This is the technical reference manual for the ARM1156T2F-S processor. In this manual the generic term processor means the ARM1156T2F-S processor.",
      "wordcount" : 5183,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716374000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716374004884238,
      "uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM1156T2F-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e2762fd977155116a6189",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0290/g/en/pdf/DDI0290G_arm1156t2fs_r0p4_trm.pdf",
    "Excerpt" : "Change history First release for r0p4. Enhancement to text and figures. ... No change to contents. ... However, all warranties implied or expressed, including but not limited to implied ...",
    "FirstSentences" : "ARM1156T2F-S Revision: r0p4 Technical Reference Manual Copyright © 2005-2007 ARM Limited. All rights reserved. ARM DDI 0290G ii ARM1156T2F-S Technical Reference Manual Copyright © 2005-2007 ARM ..."
  }, {
    "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "Cgv9wiqyild7UzjF",
        "urihash" : "Cgv9wiqyild7UzjF",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f0a",
        "transactionid" : 864272,
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471568720262,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 4198,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 279,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471568720262,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
      "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "Key features",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "firstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Key features ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "1CstUN4IT5ñUñW8V",
        "urihash" : "1CstUN4IT5ñUñW8V",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "parity information ; protocols ; DPE ; features ; transport ; AMBA AHB-Lite ; subsystems ; integration ; configuration ; management",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149471000,
        "permanentid" : "c99c530341cde04556fd8e602bc6d9b7919bb90dcd433e3c0a44834b4121",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f11",
        "transactionid" : 864272,
        "title" : "Key features ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149471000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149471535199096,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 491,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 491,
        "sysdate" : 1649149471000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149471000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/key-features?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149471535199096,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
        "syscollection" : "default"
      },
      "Title" : "Key features",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/key-features",
      "Excerpt" : "Key features DPE-400 has a set of features, including transport of data parity information and support for ... DPE-400 supports: Transport of parity information relating to read data and write ...",
      "FirstSentences" : "Key features DPE-400 has a set of features, including transport of data parity information and support for data width management. DPE-400 supports: Transport of parity information relating to read ..."
    }, {
      "title" : "Product revisions",
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "printableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "clickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "firstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "firstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "document_number" : "100591",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3456742",
          "sysurihash" : "Cgv9wiqyild7UzjF",
          "urihash" : "Cgv9wiqyild7UzjF",
          "sysuri" : "https://developer.arm.com/documentation/100591/0100/en",
          "systransactionid" : 864272,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459422262000,
          "topparentid" : 3456742,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585330601000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
          "concepts" : "Confidential First ; Non-Confidential ; patents ; implementations ; arm ; written agreement ; export laws ; provisions ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149471000,
          "permanentid" : "7703c445c628dd4487b264f665b3ed08f977af0e9fa6b62266e1dcaeaf39",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e39a9b471823cb9de5f0a",
          "transactionid" : 864272,
          "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
          "products" : [ "CoreLink NIC-400" ],
          "date" : 1649149471000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100591:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149471568720262,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4198,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149122000,
          "syssize" : 4198,
          "sysdate" : 1649149471000,
          "haslayout" : "1",
          "topparent" : "3456742",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3456742,
          "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
          "wordcount" : 279,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149471000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100591/0100/?lang=en",
          "modified" : 1636372331000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149471568720262,
          "uri" : "https://developer.arm.com/documentation/100591/0100/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100591/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100591/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink DPE-400 Data Parity Extension for NIC- ...",
        "FirstSentences" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual Copyright 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Product revisions ",
        "document_number" : "100591",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3456742",
        "sysurihash" : "5H8RsYddZdWjYKeD",
        "urihash" : "5H8RsYddZdWjYKeD",
        "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "systransactionid" : 864272,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459422262000,
        "topparentid" : 3456742,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585330601000,
        "sysconcepts" : "product revisions ; First release ; ARM ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
        "attachmentparentid" : 3456742,
        "parentitem" : "5e7e39a9b471823cb9de5f0a",
        "concepts" : "product revisions ; First release ; ARM ; functionality",
        "documenttype" : "html",
        "isattachment" : "3456742",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149463000,
        "permanentid" : "ae26ca9374de8a14f9b5b692c80156e85aefbcf5f43fe237977e4539e831",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e39a9b471823cb9de5f12",
        "transactionid" : 864272,
        "title" : "Product revisions ",
        "products" : [ "CoreLink NIC-400" ],
        "date" : 1649149463000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100591:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149463365345863,
        "sysisattachment" : "3456742",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3456742,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149122000,
        "syssize" : 231,
        "sysdate" : 1649149463000,
        "haslayout" : "1",
        "topparent" : "3456742",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3456742,
        "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149463000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100591/0100/introduction/product-revisions?lang=en",
        "modified" : 1636372331000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149463365345863,
        "uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
        "syscollection" : "default"
      },
      "Title" : "Product revisions",
      "Uri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100591/0100/introduction/product-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/introduction/product-revisions",
      "Excerpt" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release.",
      "FirstSentences" : "Product revisions There can be differences in functionality between different product revisions. ARM records these differences in this section. r0p3 First release. r0p3-r1p0 No functional changes."
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "document_number" : "100591",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3456742",
      "sysauthor" : "ARM",
      "sysurihash" : "zLDPf3bjTkCIeNpi",
      "urihash" : "zLDPf3bjTkCIeNpi",
      "sysuri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "systransactionid" : 864272,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459422262000,
      "topparentid" : 3456742,
      "numberofpages" : 18,
      "sysconcepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2622" ],
      "attachmentparentid" : 3456742,
      "parentitem" : "5e7e39a9b471823cb9de5f0a",
      "concepts" : "parity information ; arm ; documentation ; separately licensed ; third parties ; signals ; DPE ; books ; User Guide ; written agreement ; interfaces ; provisions ; conversion ; configuration ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3456742",
      "sysindexeddate" : 1649149471000,
      "permanentid" : "1a429beede98e029f5d5eecc842b20bbd11f1edc466a4b9bc0aa16324db2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e39a9b471823cb9de5f19",
      "transactionid" : 864272,
      "title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "date" : 1649149471000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100591:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149471801207515,
      "sysisattachment" : "3456742",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3456742,
      "size" : 359948,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149123307,
      "syssubject" : "This book is for the ARM® CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "syssize" : 359948,
      "sysdate" : 1649149471000,
      "topparent" : "3456742",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3456742,
      "content_description" : "This book is for the ARM CoreLink DPE-400, which is an add-on to the NIC-400 product, enabling transportation of read and write data payload parity information.",
      "wordcount" : 665,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-400" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149471000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149471801207515,
      "uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink DPE-400 Data Parity Extension for NIC-400 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e39a9b471823cb9de5f19",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100591/0100/en/pdf/corelink_dpe_400_data_parity_extension_for_nic_400_technical_reference_manual_100591_0100_00_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ DPE-400 Data Parity Extension for NIC-400 Revision: r1p0 Technical Reference Manual Copyright © 2014, 2016 ARM. All rights reserved. ARM 100591_0100_00_en ARM® CoreLink™ DPE-400 ..."
  }, {
    "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "firstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    },
    "childResults" : [ {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "firstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "VqkH85ufyjTiSOn7",
        "urihash" : "VqkH85ufyjTiSOn7",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "functionality ; MMU ; Interfaces Operation Constraints",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149400000,
        "permanentid" : "28e3542ddc6cc436e8484d3d30cdc93f92639e307449145cf8c60adef78f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8c",
        "transactionid" : 864271,
        "title" : "Functional description ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149400397347045,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 231,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 231,
        "sysdate" : 1649149400000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149400397347045,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description",
      "Excerpt" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of ...",
      "FirstSentences" : "Functional description This chapter describes the functionality of the MMU-600. It contains the following sections: About the functions Interfaces Operation Constraints and limitations of use ..."
    }, {
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "3ki68q1cuEiMBk34",
        "urihash" : "3ki68q1cuEiMBk34",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
        "systransactionid" : 864271,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149396000,
        "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f78",
        "transactionid" : 864271,
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649149396000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149396198896700,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5034,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149280040,
        "syssize" : 5034,
        "sysdate" : 1649149396000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 335,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149396000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149396198896700,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
      "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
    }, {
      "title" : "Translation Buffer Unit",
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "printableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "clickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "excerpt" : "Each transaction occupies a translation slot until it is propagated downstream through the ... For the MMU-600, the slave component is the TCU. ... Translation Buffer Unit CoreLink MMU-600",
      "firstSentences" : "Translation Buffer Unit A typical SMMUv3-based system includes multiple Translation Buffer Units (TBUs). Each TBU is located close to the component that it provides address translation for. A TBU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved.",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "100310",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4816978",
          "sysurihash" : "3ki68q1cuEiMBk34",
          "urihash" : "3ki68q1cuEiMBk34",
          "sysuri" : "https://developer.arm.com/documentation/100310/0202/en",
          "systransactionid" : 864271,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1588766314000,
          "topparentid" : 4816978,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596105038000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; IEEE ; provisions ; English ; responsibility ; internal classification ; described manner ; Floating-Point Arithmetic ; usage guidelines ; corporate logo ; partnership relationship ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149396000,
          "permanentid" : "b979f4c68d6fd8bf77163e0816c5258d417141def71d3a1192de3e3606df",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22a14ef3ce30357bc28f78",
          "transactionid" : 864271,
          "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-600" ],
          "date" : 1649149396000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100310:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149396198896700,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5034,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149280040,
          "syssize" : 5034,
          "sysdate" : 1649149396000,
          "haslayout" : "1",
          "topparent" : "4816978",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4816978,
          "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
          "wordcount" : 335,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149396000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100310/0202/?lang=en",
          "modified" : 1636124432000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149396198896700,
          "uri" : "https://developer.arm.com/documentation/100310/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100310/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100310/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en",
        "Excerpt" : "The Arm corporate logo and words marked with \\u00AE or \\u2122 are registered trademarks or ... All rights reserved. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 MMU-600 System Memory Management Unit Technical Reference Manual Revision r2p2 Copyright \\u00A9 2016-2018, 2020 Arm Limited or its affiliates. All rights reserved."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Translation Buffer Unit ",
        "document_number" : "100310",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4816978",
        "sysurihash" : "okqZZszyKxdRbpcb",
        "urihash" : "okqZZszyKxdRbpcb",
        "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
        "systransactionid" : 863754,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1588766314000,
        "topparentid" : 4816978,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596105038000,
        "sysconcepts" : "translations ; transactions ; TBU ; MMU ; requests ; buffer ; TCU ; caches ; interfaces ; direct indexing ; replacement policy ; downstream ; out-of-order ; permitting invalidation ; outstanding read ; synchronization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
        "attachmentparentid" : 4816978,
        "parentitem" : "5f22a14ef3ce30357bc28f78",
        "concepts" : "translations ; transactions ; TBU ; MMU ; requests ; buffer ; TCU ; caches ; interfaces ; direct indexing ; replacement policy ; downstream ; out-of-order ; permitting invalidation ; outstanding read ; synchronization",
        "documenttype" : "html",
        "isattachment" : "4816978",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084429000,
        "permanentid" : "3091f8b231699282fa37d6bc68308b4e046ce9e7b0e47acd9038127d4a26",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22a14ef3ce30357bc28f8e",
        "transactionid" : 863754,
        "title" : "Translation Buffer Unit ",
        "products" : [ "CoreLink MMU-600" ],
        "date" : 1649084429000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100310:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084429672702235,
        "sysisattachment" : "4816978",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4816978,
        "size" : 3397,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084164013,
        "syssize" : 3397,
        "sysdate" : 1649084429000,
        "haslayout" : "1",
        "topparent" : "4816978",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4816978,
        "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
        "wordcount" : 231,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084429000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
        "modified" : 1636124432000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084429672702235,
        "uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
        "syscollection" : "default"
      },
      "Title" : "Translation Buffer Unit",
      "Uri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "ClickUri" : "https://developer.arm.com/documentation/100310/0202/Functional-description/About-the-functions/Translation-Buffer-Unit?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/Functional-description/About-the-functions/Translation-Buffer-Unit",
      "Excerpt" : "Each transaction occupies a translation slot until it is propagated downstream through the ... For the MMU-600, the slave component is the TCU. ... Translation Buffer Unit CoreLink MMU-600",
      "FirstSentences" : "Translation Buffer Unit A typical SMMUv3-based system includes multiple Translation Buffer Units (TBUs). Each TBU is located close to the component that it provides address translation for. A TBU ..."
    } ],
    "totalNumberOfChildResults" : 70,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "100310",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4816978",
      "sysauthor" : "ARM",
      "sysurihash" : "cSSe0fgxWj1m3i8i",
      "urihash" : "cSSe0fgxWj1m3i8i",
      "sysuri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "keywords" : "Systems IP, Controllers, CoreLink Memory Controllers, CoreLink MMU-600",
      "systransactionid" : 864271,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1588766314000,
      "topparentid" : 4816978,
      "numberofpages" : 144,
      "sysconcepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264d" ],
      "attachmentparentid" : 4816978,
      "parentitem" : "5f22a14ef3ce30357bc28f78",
      "concepts" : "transactions ; TCU ; interfaces ; translations ; MMU ; TBU ; ID registers ; programmers ; signals ; walk caches ; SMMU ; controls ; configurations ; register slice ; registers ; PMU snapshot",
      "documenttype" : "pdf",
      "isattachment" : "4816978",
      "sysindexeddate" : 1649149403000,
      "permanentid" : "234e720bf6927007fed380a99ae1d2c794407a2dcceee80064c6cbbde69e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22a14ff3ce30357bc28ffb",
      "transactionid" : 864271,
      "title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "date" : 1649149402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100310:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149402989058918,
      "sysisattachment" : "4816978",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4816978,
      "size" : 989191,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149281967,
      "syssubject" : "This book is for the Arm® CoreLink™ MMU‑600 System Memory Management Unit.",
      "syssize" : 989191,
      "sysdate" : 1649149402000,
      "topparent" : "4816978",
      "author" : "ARM",
      "label_version" : "r2p2",
      "systopparentid" : 4816978,
      "content_description" : "This book is written for system designers, system integrators, and programmers who are designing or programming a System-on-Chip (SoC) that uses the MMU-600.",
      "wordcount" : 2387,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149403000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149402989058918,
      "uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink MMU-600 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22a14ff3ce30357bc28ffb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100310/0202/en/pdf/corelink_mmu600_system_memory_management_unit_technical_reference_manual_100310_0202_00_en.pdf",
    "Excerpt" : "Change ... Second release for r0p0 LAC ... First release for r2p1 REL ... First release for r2p2 REL ... No part of this document may be reproduced in any form by any means without the express ...",
    "FirstSentences" : "Arm® CoreLink™ MMU-600 System Memory Management Unit Revision: r2p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100310_0202_00_en Arm ..."
  }, {
    "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "document_number" : "101505",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3793297",
          "sysurihash" : "UrLjid2oU0iez7VY",
          "urihash" : "UrLjid2oU0iez7VY",
          "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
          "systransactionid" : 864270,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1594743119000,
          "topparentid" : 3793297,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594743271000,
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649149369000,
          "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0dd9e7db817116ee449723",
          "transactionid" : 864270,
          "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649149369000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101505:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149369846476011,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 244,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149035391,
          "syssize" : 244,
          "sysdate" : 1649149369000,
          "haslayout" : "1",
          "topparent" : "3793297",
          "label_version" : "0000",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3793297,
          "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
          "wordcount" : 24,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149369000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101505/0000/?lang=en",
          "modified" : 1636976952000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149369846476011,
          "uri" : "https://developer.arm.com/documentation/101505/0000/en",
          "syscollection" : "default"
        },
        "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
        "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "document_number" : "101505",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3793297",
        "sysauthor" : "petfog01",
        "sysurihash" : "ypqiOCTrñpZ3KmBt",
        "urihash" : "ypqiOCTrñpZ3KmBt",
        "sysuri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1594743119000,
        "topparentid" : 3793297,
        "numberofpages" : 30,
        "sysconcepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3793297,
        "parentitem" : "5f0dd9e7db817116ee449723",
        "concepts" : "IoT kit ; implementations ; interfaces ; peripherals ; documentation ; arm ; SIE200 components ; typographical conventions ; memory ; FPGA ; written agreement ; export laws ; provisions ; explanation ; conflicting ; IDAU security",
        "documenttype" : "pdf",
        "isattachment" : "3793297",
        "sysindexeddate" : 1649149367000,
        "permanentid" : "d7d55c34625116351f214b0be72eccd800cdc4c7d0d5d5a93fcd55c83c30",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0dd9e7db817116ee449725",
        "transactionid" : 864270,
        "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
        "subject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "date" : 1649149366000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101505:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149366920703969,
        "sysisattachment" : "3793297",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3793297,
        "size" : 654066,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149036596,
        "syssubject" : "DesignStart FPGA on Cloud: Cortex-M33 based platform",
        "syssize" : 654066,
        "sysdate" : 1649149366000,
        "topparent" : "3793297",
        "author" : "petfog01",
        "label_version" : "0000",
        "systopparentid" : 3793297,
        "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
        "wordcount" : 1259,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149367000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149366920703969,
        "uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
        "syscollection" : "default"
      },
      "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f0dd9e7db817116ee449725",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en/pdf/m33_aws.pdf",
      "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
      "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual 101505_0000_00_en DesignStart FPGA on Cloud: Cortex-M33 based platform Copyright © 2018 Arm. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "document_number" : "101505",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3793297",
      "sysurihash" : "UrLjid2oU0iez7VY",
      "urihash" : "UrLjid2oU0iez7VY",
      "sysuri" : "https://developer.arm.com/documentation/101505/0000/en",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1594743119000,
      "topparentid" : 3793297,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594743271000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649149369000,
      "permanentid" : "7d43e7a47473ef715374dab227ab4e5766a233b862bf32a3e48c492c3259",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0dd9e7db817116ee449723",
      "transactionid" : 864270,
      "title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649149369000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101505:0000:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149369846476011,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 244,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149035391,
      "syssize" : 244,
      "sysdate" : 1649149369000,
      "haslayout" : "1",
      "topparent" : "3793297",
      "label_version" : "0000",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3793297,
      "content_description" : "This application note discusses the operation of DesignStart FPGA on Cloud: Cortex-M33 based an IoT Subsystem that uses SIE200 components together with CMSDK peripherals to provide an example design for the AWS F1 FPGA instances.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149369000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101505/0000/?lang=en",
      "modified" : 1636976952000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149369846476011,
      "uri" : "https://developer.arm.com/documentation/101505/0000/en",
      "syscollection" : "default"
    },
    "Title" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101505/0000/en",
    "PrintableUri" : "https://developer.arm.com/documentation/101505/0000/en",
    "ClickUri" : "https://developer.arm.com/documentation/101505/0000/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101505/0000/en",
    "Excerpt" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "DesignStart FPGA on Cloud: Cortex-M33 based platform Technical Reference Manual This document is only available in a PDF version. Click Download to view. DesignStart FPGA on Cloud: Cortex-M33 ..."
  }, {
    "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "firstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "document_number" : "101322",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4833315",
        "sysurihash" : "aAjñLhSM1BjGmCyG",
        "urihash" : "aAjñLhSM1BjGmCyG",
        "sysuri" : "https://developer.arm.com/documentation/101322/0101/en",
        "systransactionid" : 866403,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1600345605000,
        "topparentid" : 4833315,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1601398584000,
        "sysconcepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
        "concepts" : "Confidential First ; r1p0 ; r0p0 ; r1p1 Non-Confidential Proprietary ; arm ; written agreement ; export laws ; party patents ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649407069000,
        "permanentid" : "6a46ce47c804b487dd57733e290a13050defc4359b4ffdb759aa5ea99d50",
        "syslanguage" : [ "English" ],
        "itemid" : "5f7367381b758617cd959cce",
        "transactionid" : 866403,
        "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
        "products" : [ "DynamIQ Shared Unit AE" ],
        "date" : 1649407069000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101322:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649407069457875405,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4666,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649406924269,
        "syssize" : 4666,
        "sysdate" : 1649407069000,
        "haslayout" : "1",
        "topparent" : "4833315",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4833315,
        "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649407069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101322/0101/?lang=en",
        "modified" : 1636622697000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1649407069457875405,
        "uri" : "https://developer.arm.com/documentation/101322/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101322/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101322/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE DynamIQ\\u2122 Shared Unit-AE Technical Reference Manual Revision r1p1 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "document_number" : "101322",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4833315",
      "sysauthor" : "ARM",
      "sysurihash" : "jYZpn10ñfX6MGnW4",
      "urihash" : "jYZpn10ñfX6MGnW4",
      "sysuri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "keywords" : "DSU-AE",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1600345605000,
      "topparentid" : 4833315,
      "numberofpages" : 332,
      "sysconcepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde", "5eec6e37e24a5e02d07b2559|5f741c8ff1097610b8102fde" ],
      "attachmentparentid" : 4833315,
      "parentitem" : "5f7367381b758617cd959cce",
      "concepts" : "L3 caches ; cores ; cluster ; instructions ; AArch32 state ; Exception level ; DSU-AE ; registers ; transactions ; syntax ; naming convention ; peripheral port ; interfacing ; signals ; general-purpose register ; DebugBlock",
      "documenttype" : "pdf",
      "isattachment" : "4833315",
      "sysindexeddate" : 1649149355000,
      "permanentid" : "a3ef14de4f2f3419be1f81f5831e637a1f9bf7c4fe5ae335100debb7acbf",
      "syslanguage" : [ "English" ],
      "itemid" : "5f73673b1b758617cd959dbc",
      "transactionid" : 864270,
      "title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "date" : 1649149355000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101322:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Application Developers", "Kernel Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "applicationDevelopers", "kernelDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149355474657295,
      "sysisattachment" : "4833315",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4833315,
      "size" : 1704922,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649149008045,
      "syssubject" : "This Technical Reference Manual is for the DynamIQ Shared Unit‑AE (DSU‑AE). It describes the overall structure of the DSU‑AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split‑Lock functionality and interface protection and provides information on the programming registers and signals.",
      "syssize" : 1704922,
      "sysdate" : 1649149355000,
      "topparent" : "4833315",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 4833315,
      "content_description" : "This Technical Reference Manual is for the DynamIQ Shared Unit AE (DSU-AE). It describes the overall structure of the DSU-AE including the power management, memory system, main interfaces, and the DebugBlock. It also describes its Split-Lock functionality and interface protection and provides information on the programming registers and signals.",
      "wordcount" : 4351,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE", "Cortex-A|DynamIQ Shared Unit AE" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|DynamIQ Shared Unit AE" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149355000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149355474657295,
      "uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm DynamIQ Shared Unit-AE Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f73673b1b758617cd959dbc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101322/0101/en/pdf/dsu_ae_trm_101322_0101_04_en.pdf",
    "Excerpt" : "No part of this document may be reproduced in any form by any means without the ... TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL ARM BE LIABLE FOR ANY DAMAGES, ... Non-Confidential",
    "FirstSentences" : "Arm® DynamIQ™ Shared Unit-AE Revision: r1p1 Technical Reference Manual Copyright © 2018–2020 Arm Limited or its affiliates. All rights reserved. 101322_0101_04_en Arm® DynamIQ™ Shared Unit-AE"
  }, {
    "title" : "Overview of the N1 SDP MCC command-line interface",
    "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "firstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "5bufð2ZFwutmEleX",
        "urihash" : "5bufð2ZFwutmEleX",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
        "systransactionid" : 864266,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149147000,
        "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e43951795e690a6a68",
        "transactionid" : 864266,
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149147361599694,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 6457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 6457,
        "sysdate" : 1649149147000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 428,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149147361599694,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
      "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "MCC main command menu",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. USB_OFF Disable MCC USB configuration port. MCC main command menu Neoverse N1",
      "firstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "MCC main command menu ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "eY5ruYðJXfn2qjjp",
        "urihash" : "eY5ruYðJXfn2qjjp",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "systransactionid" : 864270,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "commands ; filename ; USB ; configuration port ; Standby mode ; power supply ; mask",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149353000,
        "permanentid" : "e93084dbb0fd42ccf3185415935e0736d996a1c8fb7fcb116a61b389ba4f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa2",
        "transactionid" : 864270,
        "title" : "MCC main command menu ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149353000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149353777497596,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 1187,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 1187,
        "sysdate" : 1649149353000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149353000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149353777497596,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
        "syscollection" : "default"
      },
      "Title" : "MCC main command menu",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/MCC-main-command-menu?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/MCC-main-command-menu",
      "Excerpt" : "The default is 1000. ... The board returns to Standby mode. ... USB_ON Enable MCC USB configuration port. USB_OFF Disable MCC USB configuration port. MCC main command menu Neoverse N1",
      "FirstSentences" : "MCC main command menu The following table shows the MCC main menu system commands. Table 3-1 N1 SDP MCC main command menu Command Description CAP filename [\\/A] Capture serial data to the file ..."
    }, {
      "title" : "Configuration",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "firstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Configuration ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "EuMðd30mcEjFfKTi",
        "urihash" : "EuMðd30mcEjFfKTi",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "configuration ; powerup ; Command-line interface ; reset push ; switches Use",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149239000,
        "permanentid" : "bc99c9aa6156b5dfa9ec2234aa90871296d78e12326c190f4a0ec85dfd56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6a94",
        "transactionid" : 864268,
        "title" : "Configuration ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149239000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149239053037598,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 313,
        "sysdate" : 1649149239000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149239000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149239053037598,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
        "syscollection" : "default"
      },
      "Title" : "Configuration",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration",
      "Excerpt" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown ...",
      "FirstSentences" : "Configuration This chapter describes the powerup and configuration process of the N1 SDP. It contains the following sections: Overview of the configuration process Powerup and powerdown sequences ..."
    }, {
      "title" : "Command-line interface",
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "printableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "clickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "firstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "document_number" : "101489",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3467708",
          "sysurihash" : "5bufð2ZFwutmEleX",
          "urihash" : "5bufð2ZFwutmEleX",
          "sysuri" : "https://developer.arm.com/documentation/101489/0000/en",
          "systransactionid" : 864266,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585847145000,
          "topparentid" : 3467708,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596269028000,
          "sysconcepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
          "concepts" : "Non-Confidential ; implementations ; arm ; free collection ; equipment ; harmful interference ; written agreement ; export laws ; third party ; provisions ; facilities ; distributer ; communications ; conflicting ; trademark usage ; technician",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149147000,
          "permanentid" : "90882cb88ca1b9770efb7d53bfeeac96c1448e92fdb3053359abd475a428",
          "syslanguage" : [ "English" ],
          "itemid" : "5f2521e43951795e690a6a68",
          "transactionid" : 864266,
          "title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual ",
          "products" : [ "Neoverse N1" ],
          "date" : 1649149147000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101489:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149147361599694,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 6457,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148976303,
          "syssize" : 6457,
          "sysdate" : 1649149147000,
          "haslayout" : "1",
          "topparent" : "3467708",
          "label_version" : "0.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3467708,
          "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
          "wordcount" : 428,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149147000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101489/0000/?lang=en",
          "modified" : 1636632209000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149147361599694,
          "uri" : "https://developer.arm.com/documentation/101489/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 System Development Platform Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101489/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101489/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en",
        "Excerpt" : "LES-PRE-20349 Confidentiality Status This document is Non-Confidential. ... Unrestricted Access is an Arm internal classification. ... Please e-mail mailto:weee@arm.com for instructions.",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 System Development Platform Technical Reference Manual Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Command-line interface ",
        "document_number" : "101489",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3467708",
        "sysurihash" : "Ex0pA5CYr07aJkrs",
        "urihash" : "Ex0pA5CYr07aJkrs",
        "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "systransactionid" : 864268,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585847145000,
        "topparentid" : 3467708,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596269028000,
        "sysconcepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
        "attachmentparentid" : 3467708,
        "parentitem" : "5f2521e43951795e690a6a68",
        "concepts" : "command-line interface ; Neoverse N1 ; command ; subsections",
        "documenttype" : "html",
        "isattachment" : "3467708",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149238000,
        "permanentid" : "356c9ae8e07efc674142474c7ee22692f8026d24aa44e7ff8c9497713adc",
        "syslanguage" : [ "English" ],
        "itemid" : "5f2521e53951795e690a6aa0",
        "transactionid" : 864268,
        "title" : "Command-line interface ",
        "products" : [ "Neoverse N1" ],
        "date" : 1649149238000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101489:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149238957388137,
        "sysisattachment" : "3467708",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3467708,
        "size" : 325,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148976303,
        "syssize" : 325,
        "sysdate" : 1649149238000,
        "haslayout" : "1",
        "topparent" : "3467708",
        "label_version" : "0.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3467708,
        "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149238000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101489/0000/Configuration/Command-line-interface?lang=en",
        "modified" : 1636632209000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149238957388137,
        "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
        "syscollection" : "default"
      },
      "Title" : "Command-line interface",
      "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface",
      "Excerpt" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the ... This section contains the following subsections: Overview of the N1 SDP MCC command-line ...",
      "FirstSentences" : "Command-line interface The N1 SDP command-line interface supports system command-line input to the Motherboard Configuration Controller (MCC). This section contains the following subsections: ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Overview of the N1 SDP MCC command-line interface ",
      "document_number" : "101489",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3467708",
      "sysurihash" : "m3vEpXnHZiQdKHhZ",
      "urihash" : "m3vEpXnHZiQdKHhZ",
      "sysuri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "systransactionid" : 864270,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585847145000,
      "topparentid" : 3467708,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596269028000,
      "sysconcepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5", "5eec6e7de24a5e02d07b25a4|5eec6e7de24a5e02d07b25a5" ],
      "attachmentparentid" : 3467708,
      "parentitem" : "5f2521e43951795e690a6a68",
      "concepts" : "system commands ; USB ; workstation ; flow control ; MBLOG option ; command-line interface ; Overview of the N1 ; hardware ; representing",
      "documenttype" : "html",
      "isattachment" : "3467708",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149353000,
      "permanentid" : "eace8aecdeb3679de276778973099328afcdc9691c7ba7fbca3140a1db08",
      "syslanguage" : [ "English" ],
      "itemid" : "5f2521e53951795e690a6aa1",
      "transactionid" : 864270,
      "title" : "Overview of the N1 SDP MCC command-line interface ",
      "products" : [ "Neoverse N1" ],
      "date" : 1649149353000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101489:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149353857705035,
      "sysisattachment" : "3467708",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3467708,
      "size" : 432,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148976303,
      "syssize" : 432,
      "sysdate" : 1649149353000,
      "haslayout" : "1",
      "topparent" : "3467708",
      "label_version" : "0.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3467708,
      "content_description" : "This book is written for experienced hardware and software developers. It enables demonstration of coherent traffic between the N1 SoC and an accelerator daughterboard, and PCI Express Gen 4 development.",
      "wordcount" : 49,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse N1", "Neoverse|Neoverse N1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse N1" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149353000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
      "modified" : 1636632209000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149353857705035,
      "uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
      "syscollection" : "default"
    },
    "Title" : "Overview of the N1 SDP MCC command-line interface",
    "Uri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "PrintableUri" : "https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "ClickUri" : "https://developer.arm.com/documentation/101489/0000/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101489/0000/en/Configuration/Command-line-interface/Overview-of-the-N1-SDP-MCC-command-line-interface",
    "Excerpt" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to ... You must set the MBLOG option in the config.txt to TRUE to enter MCC system commands.",
    "FirstSentences" : "Overview of the N1 SDP MCC command-line interface You must connect a workstation to the DBG USB to enter MCC system commands at the MCC USB port. You must set the MBLOG option in the config.txt to ..."
  }, {
    "title" : "APB-AP Control/Status Word Register, CSW, 0x00",
    "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "excerpt" : "In practice, it is expected that the APB-AP is almost always used in this way. ... [5:4] ... b11 = Reserved b10 = Reserved b01 = Increment b00 = Auto increment OFF. ... Reset value = b00.",
    "firstSentences" : "APB-AP Control\\/Status Word Register, CSW, 0x00 The APB-AP Control\\/Status Word Register is used to configure and control transfers through the APB interface. Figure 2.13 shows the bit assignments.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight DAP-Lite Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
      "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
      "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "nESTEUkLSAl17Avb",
        "urihash" : "nESTEUkLSAl17Avb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "systransactionid" : 863702,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649081812000,
        "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f24fd977155116a7832",
        "transactionid" : 863702,
        "title" : "CoreSight DAP-Lite Technical Reference Manual ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1649081812000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649081812850627851,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2038,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649081570195,
        "syssize" : 2038,
        "sysdate" : 1649081812000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 157,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649081812000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649081812850627851,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight DAP-Lite Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
      "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
      "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Authentication requirements",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "excerpt" : "Authentication requirements This section describes the functionality that must be available in the debug and ... If you do not require the system to support this level of control, then you can ...",
      "firstSentences" : "Authentication requirements This section describes the functionality that must be available in the debug and trace components to permit authentication using the signals, and describes how they ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight DAP-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
          "document_number" : "ddi0316",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985957",
          "sysurihash" : "nESTEUkLSAl17Avb",
          "urihash" : "nESTEUkLSAl17Avb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1211139252000,
          "topparentid" : 4985957,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376484000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081812000,
          "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f24fd977155116a7832",
          "transactionid" : 863702,
          "title" : "CoreSight DAP-Lite Technical Reference Manual ",
          "products" : [ "CoreSight DAP-Lite" ],
          "date" : 1649081812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0316:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081812850627851,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081570195,
          "syssize" : 2038,
          "sysdate" : 1649081812000,
          "haslayout" : "1",
          "topparent" : "4985957",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985957,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0316/d/?lang=en",
          "modified" : 1639043100000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081812850627851,
          "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight DAP-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Authentication requirements ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "yryr4evswFsMe3eZ",
        "urihash" : "yryr4evswFsMe3eZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
        "systransactionid" : 861233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "authentication requirements ; signals ; APB-AP ; bus ; called DEVICEEN ; Architecture Specification ; trace components ; level of control ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "attachmentparentid" : 4985957,
        "parentitem" : "5e8e2f24fd977155116a7832",
        "concepts" : "authentication requirements ; signals ; APB-AP ; bus ; called DEVICEEN ; Architecture Specification ; trace components ; level of control ; functionality",
        "documenttype" : "html",
        "isattachment" : "4985957",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716244000,
        "permanentid" : "9c7a66ad08c2ddcf2a95b6cfe15ceed941f7f0aa241a3ba6741bdbc5a374",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f25fd977155116a786d",
        "transactionid" : 861233,
        "title" : "Authentication requirements ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1648716244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716244499315075,
        "sysisattachment" : "4985957",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985957,
        "size" : 913,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716229277,
        "syssize" : 913,
        "sysdate" : 1648716244000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/functional-description/authentication-requirements?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716244499315075,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
        "syscollection" : "default"
      },
      "Title" : "Authentication requirements",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/authentication-requirements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/authentication-requirements",
      "Excerpt" : "Authentication requirements This section describes the functionality that must be available in the debug and ... If you do not require the system to support this level of control, then you can ...",
      "FirstSentences" : "Authentication requirements This section describes the functionality that must be available in the debug and trace components to permit authentication using the signals, and describes how they ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "excerpt" : "Appendix B. Revisions This appendix describes the technical changes between released issues of ... Change Location Update block revision information. ... Table 2.5 Revisions CoreSight DAP-Lite",
      "firstSentences" : "Appendix B. Revisions This appendix describes the technical changes between released issues of this book. Change Location Update block revision information. Table 1.1 Update Identification Code ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight DAP-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
          "document_number" : "ddi0316",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985957",
          "sysurihash" : "nESTEUkLSAl17Avb",
          "urihash" : "nESTEUkLSAl17Avb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1211139252000,
          "topparentid" : 4985957,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376484000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081812000,
          "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f24fd977155116a7832",
          "transactionid" : 863702,
          "title" : "CoreSight DAP-Lite Technical Reference Manual ",
          "products" : [ "CoreSight DAP-Lite" ],
          "date" : 1649081812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0316:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081812850627851,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081570195,
          "syssize" : 2038,
          "sysdate" : 1649081812000,
          "haslayout" : "1",
          "topparent" : "4985957",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985957,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0316/d/?lang=en",
          "modified" : 1639043100000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081812850627851,
          "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight DAP-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "DZRufPHBTFxmjuhv",
        "urihash" : "DZRufPHBTFxmjuhv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
        "systransactionid" : 861233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "attachmentparentid" : 4985957,
        "parentitem" : "5e8e2f24fd977155116a7832",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4985957",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716244000,
        "permanentid" : "a2d6ca0192e7eec3bf4ec9653245836c3b986b0bdc3c8b9de2235bd6ddb5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f25fd977155116a7874",
        "transactionid" : 861233,
        "title" : "Revisions ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1648716244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716244501586542,
        "sysisattachment" : "4985957",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985957,
        "size" : 258,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716229245,
        "syssize" : 258,
        "sysdate" : 1648716244000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/revisions?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716244501586542,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/revisions",
      "Excerpt" : "Appendix B. Revisions This appendix describes the technical changes between released issues of ... Change Location Update block revision information. ... Table 2.5 Revisions CoreSight DAP-Lite",
      "FirstSentences" : "Appendix B. Revisions This appendix describes the technical changes between released issues of this book. Change Location Update block revision information. Table 1.1 Update Identification Code ..."
    }, {
      "title" : "ROM table",
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "excerpt" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the ... The Debug ROM table is loaded at address 0x00000000 and 0x80000000 of this bus and is ...",
      "firstSentences" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the master Debug APB port of the APB-Mux. The Debug ROM table is loaded at address 0x00000000 and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight DAP-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "firstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight DAP-Lite Technical Reference Manual ",
          "document_number" : "ddi0316",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985957",
          "sysurihash" : "nESTEUkLSAl17Avb",
          "urihash" : "nESTEUkLSAl17Avb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "systransactionid" : 863702,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1211139252000,
          "topparentid" : 4985957,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376484000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649081812000,
          "permanentid" : "10cab8c2c63b70154b121d158ac49e02975a07268c9915d2a63444cdaac5",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f24fd977155116a7832",
          "transactionid" : 863702,
          "title" : "CoreSight DAP-Lite Technical Reference Manual ",
          "products" : [ "CoreSight DAP-Lite" ],
          "date" : 1649081812000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0316:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649081812850627851,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2038,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649081570195,
          "syssize" : 2038,
          "sysdate" : 1649081812000,
          "haslayout" : "1",
          "topparent" : "4985957",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985957,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
          "wordcount" : 157,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649081812000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0316/d/?lang=en",
          "modified" : 1639043100000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649081812850627851,
          "uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight DAP-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en",
        "Excerpt" : "All rights reserved. ... Where the term ARM is used it means \\\"ARM or any of its subsidiaries as appropriate\\\". ... CoreSight DAP-Lite Technical Reference Manual CoreSight DAP-Lite",
        "FirstSentences" : "CoreSight DAP-Lite Technical Reference Manual Copyright 2006 - 2008 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ROM table ",
        "document_number" : "ddi0316",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985957",
        "sysurihash" : "MnlY998fd45aPUz4",
        "urihash" : "MnlY998fd45aPUz4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
        "systransactionid" : 861233,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1211139252000,
        "topparentid" : 4985957,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376484000,
        "sysconcepts" : "ROM ; APB ; bus ; CoreSight ; read-only device ; Architecture Specification ; exclusion of PWRITEDBG ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
        "attachmentparentid" : 4985957,
        "parentitem" : "5e8e2f24fd977155116a7832",
        "concepts" : "ROM ; APB ; bus ; CoreSight ; read-only device ; Architecture Specification ; exclusion of PWRITEDBG ; entries",
        "documenttype" : "html",
        "isattachment" : "4985957",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716244000,
        "permanentid" : "404d8ecd97d0ca245953d6e48e05f2ed45c57f1b7cc6b2f3fe137ac69802",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f25fd977155116a786a",
        "transactionid" : 861233,
        "title" : "ROM table ",
        "products" : [ "CoreSight DAP-Lite" ],
        "date" : 1648716244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0316:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716244470958638,
        "sysisattachment" : "4985957",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985957,
        "size" : 924,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716229261,
        "syssize" : 924,
        "sysdate" : 1648716244000,
        "haslayout" : "1",
        "topparent" : "4985957",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985957,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0316/d/functional-description/rom-table?lang=en",
        "modified" : 1639043100000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716244470958638,
        "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
        "syscollection" : "default"
      },
      "Title" : "ROM table",
      "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/rom-table?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/rom-table",
      "Excerpt" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the ... The Debug ROM table is loaded at address 0x00000000 and 0x80000000 of this bus and is ...",
      "FirstSentences" : "ROM table The DAP-Lite provides a configurable internal Read Only Memory (ROM) table connected to the master Debug APB port of the APB-Mux. The Debug ROM table is loaded at address 0x00000000 and ..."
    } ],
    "totalNumberOfChildResults" : 57,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "APB-AP Control/Status Word Register, CSW, 0x00 ",
      "document_number" : "ddi0316",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985957",
      "sysurihash" : "AoWozLUxCJJoðTFu",
      "urihash" : "AoWozLUxCJJoðTFu",
      "sysuri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
      "systransactionid" : 861233,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1211139252000,
      "topparentid" : 4985957,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376484000,
      "sysconcepts" : "APB ; software access ; incrementing ; trace components ; APB-AP ; transaction ; DBGEN ; Reserved b01 ; error response ; packing mode ; bus connected ; master port ; RO TrInProg ; Drives DBGSWENABLE ; non-secure ; assignments",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f69e24a5e02d07b2655" ],
      "attachmentparentid" : 4985957,
      "parentitem" : "5e8e2f24fd977155116a7832",
      "concepts" : "APB ; software access ; incrementing ; trace components ; APB-AP ; transaction ; DBGEN ; Reserved b01 ; error response ; packing mode ; bus connected ; master port ; RO TrInProg ; Drives DBGSWENABLE ; non-secure ; assignments",
      "documenttype" : "html",
      "isattachment" : "4985957",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716244000,
      "permanentid" : "0604681dd894636905408441ac1a033a6acb48465257af0cc9ff700a91fa",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f25fd977155116a785d",
      "transactionid" : 861233,
      "title" : "APB-AP Control/Status Word Register, CSW, 0x00 ",
      "products" : [ "CoreSight DAP-Lite" ],
      "date" : 1648716244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0316:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716244732817439,
      "sysisattachment" : "4985957",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985957,
      "size" : 2121,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716229292,
      "syssize" : 2121,
      "sysdate" : 1648716244000,
      "haslayout" : "1",
      "topparent" : "4985957",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4985957,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Debug Access Port Lite (DAP-Lite).",
      "wordcount" : 161,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite", "CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight DAP-Lite" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
      "modified" : 1639043100000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716244732817439,
      "uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
      "syscollection" : "default"
    },
    "Title" : "APB-AP Control/Status Word Register, CSW, 0x00",
    "Uri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0316/d/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0316/d/en/functional-description/apb-ap/apb-ap-control-status-word-register--csw--0x00",
    "Excerpt" : "In practice, it is expected that the APB-AP is almost always used in this way. ... [5:4] ... b11 = Reserved b10 = Reserved b01 = Increment b00 = Auto increment OFF. ... Reset value = b00.",
    "FirstSentences" : "APB-AP Control\\/Status Word Register, CSW, 0x00 The APB-AP Control\\/Status Word Register is used to configure and control transfers through the APB interface. Figure 2.13 shows the bit assignments."
  }, {
    "title" : "PrimeCell GPIO functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "firstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "GzlY5yJJS1mLUVlx",
        "urihash" : "GzlY5yJJS1mLUVlx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "systransactionid" : 864262,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148966000,
        "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a921e",
        "transactionid" : 864262,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649148966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148966453101553,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1989,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1989,
        "sysdate" : 1649148966000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 144,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148966453101553,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
      "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
      "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "Gy6DYCqqipSNLñYh",
        "urihash" : "Gy6DYCqqipSNLñYh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "systransactionid" : 864264,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149048000,
        "permanentid" : "d9a1735a177634c473c16ec088d9b2aef3cf3d116fbb5c44e04221ab0aac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a922e",
        "transactionid" : 864264,
        "title" : "Functional Overview ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149048000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149048431925738,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 266,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 266,
        "sysdate" : 1649149048000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149048000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149048431925738,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM ... It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the ARM PrimeCell GPIO. It contains the following sections: PrimeCell GPIO overview PrimeCell GPIO functional ..."
    }, {
      "title" : "Interrupt operation",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties.",
      "firstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt operation ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "ðuSJtYar4mnCzDoQ",
        "urihash" : "ðuSJtYar4mnCzDoQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; registers ; controller ; shows ; output GPIOINTR ; triggering ; polarity",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149012000,
        "permanentid" : "148bcf4c09c877f394ce2c21939356e7aa4df4247306c5b924f462b367c3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a923d",
        "transactionid" : 864263,
        "title" : "Interrupt operation ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149012036087619,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1807,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1807,
        "sysdate" : 1649149012000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 125,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149012036087619,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
        "syscollection" : "default"
      },
      "Title" : "Interrupt operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-operation/interrupt-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-operation/interrupt-operation",
      "Excerpt" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties.",
      "FirstSentences" : "Interrupt operation The interrupt section of the PrimeCell GPIO is controlled by a set of seven registers. You can select the source of the interrupt, its polarity, and edge properties. When one ..."
    }, {
      "title" : "Interrupt detection logic",
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "firstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "firstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "document_number" : "ddi0190",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3501570",
          "sysurihash" : "GzlY5yJJS1mLUVlx",
          "urihash" : "GzlY5yJJS1mLUVlx",
          "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "systransactionid" : 864262,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158233497000,
          "topparentid" : 3501570,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378985000,
          "sysconcepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "trademarks of ARM Limited ; ARM7TDMI ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; party ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148966000,
          "permanentid" : "ed3fc5edf781cc366e7d751e3b50a3b37bb54273714c74b235534f473783",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e38e9fd977155116a921e",
          "transactionid" : 864262,
          "title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649148966000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0190:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148966453101553,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1989,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148798453,
          "syssize" : 1989,
          "sysdate" : 1649148966000,
          "haslayout" : "1",
          "topparent" : "3501570",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3501570,
          "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
          "wordcount" : 144,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148966000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0190/b/?lang=en",
          "modified" : 1638975360000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148966453101553,
          "uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en",
        "Excerpt" : "All particulars of the product and its use contained in this document are given by ARM in good faith. ... ARM PrimeCell General Purpose Input/Output (PL061) Technical Reference Manual ARM ...",
        "FirstSentences" : "ARM PrimeCell General Purpose Input\\/Output (PL061) Technical Reference Manual Copyright 2000 ARM Limited. All rights reserved. All rights reserved. Proprietary notices Proprietary Notice ARM, the ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interrupt detection logic ",
        "document_number" : "ddi0190",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3501570",
        "sysurihash" : "W8WNðBPfWf6lk0W2",
        "urihash" : "W8WNðBPfWf6lk0W2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "systransactionid" : 864263,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158233497000,
        "topparentid" : 3501570,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378985000,
        "sysconcepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3501570,
        "parentitem" : "5e8e38e9fd977155116a921e",
        "concepts" : "PrimeCell GPIO ; controller ; device drivers ; reading raw ; triggering chain ; APB interface ; detection logic ; functionality",
        "documenttype" : "html",
        "isattachment" : "3501570",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149009000,
        "permanentid" : "2ebb48fd64aeede471d0b173ea7718279383d148c027d61e692b12e81ff4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e38e9fd977155116a9237",
        "transactionid" : 864263,
        "title" : "Interrupt detection logic ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649149009000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0190:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149009475782311,
        "sysisattachment" : "3501570",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3501570,
        "size" : 1506,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148798453,
        "syssize" : 1506,
        "sysdate" : 1649149009000,
        "haslayout" : "1",
        "topparent" : "3501570",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3501570,
        "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
        "wordcount" : 108,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149009000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
        "modified" : 1638975360000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149009475782311,
        "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
        "syscollection" : "default"
      },
      "Title" : "Interrupt detection logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description/interrupt-detection-logic",
      "Excerpt" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based ... The General Purpose Input Output Interrupt (GPIOINTR) indicates to an interrupt ...",
      "FirstSentences" : "Interrupt detection logic The PrimeCell GPIO has the ability to generate mask-programmable interrupts based on the level, or transitional value of any of its PrimeCell GPIO lines. The General ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "PrimeCell GPIO functional description ",
      "document_number" : "ddi0190",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3501570",
      "sysurihash" : "fJPQBHsRiZsTQznn",
      "urihash" : "fJPQBHsRiZsTQznn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "systransactionid" : 864264,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158233497000,
      "topparentid" : 3501570,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378985000,
      "sysconcepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3501570,
      "parentitem" : "5e8e38e9fd977155116a921e",
      "concepts" : "PrimeCell GPIO ; block diagram ; Mode control ; APB interface ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3501570",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649149048000,
      "permanentid" : "0705dfea818632da167fd5fb1b031c089695d63e858aa4e721cbc149c50d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e38e9fd977155116a9235",
      "transactionid" : 864264,
      "title" : "PrimeCell GPIO functional description ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649149048000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0190:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649149048465706386,
      "sysisattachment" : "3501570",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3501570,
      "size" : 380,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148798453,
      "syssize" : 380,
      "sysdate" : 1649149048000,
      "haslayout" : "1",
      "topparent" : "3501570",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3501570,
      "content_description" : "This document is a technical reference manual for the ARM PrimeCell GPIO (PL061).",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649149048000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
      "modified" : 1638975360000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649149048465706386,
      "uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell GPIO functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0190/b/functional-overview/primecell-gpio-functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0190/b/en/functional-overview/primecell-gpio-functional-description",
    "Excerpt" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. ... PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown.",
    "FirstSentences" : "PrimeCell GPIO functional description Figure 2.1 shows a block diagram of the PrimeCell GPIO. Figure 2.1. PrimeCell GPIO block diagram Note In Figure 2.1, for clarity, test logic is not shown. The ..."
  }, {
    "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "excerpt" : "DAMAGES. ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101563_0102_00_en Arm® Neoverse™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "XIjDLuS6en2qkghK",
        "urihash" : "XIjDLuS6en2qkghK",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
        "systransactionid" : 863746,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083996000,
        "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea6238",
        "transactionid" : 863746,
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083996000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083996250860188,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4300,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 4300,
        "sysdate" : 1649083996000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083996000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083996250860188,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Document revisions",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions Neoverse E1",
      "firstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions Neoverse E1",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101563",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466572",
          "sysurihash" : "XIjDLuS6en2qkghK",
          "urihash" : "XIjDLuS6en2qkghK",
          "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585244944000,
          "topparentid" : 4466572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612443228000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
          "syslanguage" : [ "English" ],
          "itemid" : "601bee5c873dd96c4dea6238",
          "transactionid" : 863746,
          "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse E1" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101563:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996250860188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4300,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083687650,
          "syssize" : 4300,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4466572",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466572,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101563/0102/?lang=en",
          "modified" : 1636977944000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996250860188,
          "uri" : "https://developer.arm.com/documentation/101563/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Document revisions ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "kñCdRzc3nVzaI7tP",
        "urihash" : "kñCdRzc3nVzaI7tP",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "revisions Changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "attachmentparentid" : 4466572,
        "parentitem" : "601bee5c873dd96c4dea6238",
        "concepts" : "revisions Changes",
        "documenttype" : "html",
        "isattachment" : "4466572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083911000,
        "permanentid" : "704fd86ee1634c96815f5d88497c59a8806f506dce1502f8b65aee83c79a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea6246",
        "transactionid" : 863744,
        "title" : "Document revisions ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083911337236735,
        "sysisattachment" : "4466572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466572,
        "size" : 166,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 166,
        "sysdate" : 1649083911000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/Document-revisions?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083911337236735,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
        "syscollection" : "default"
      },
      "Title" : "Document revisions",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions",
      "Excerpt" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions Neoverse E1",
      "FirstSentences" : "Document revisions Changes between released issues of this book are summarized in tables. It contains the following section: Revisions. Document revisions Neoverse E1"
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Neoverse E1",
      "firstSentences" : "About this book This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101563",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466572",
          "sysurihash" : "XIjDLuS6en2qkghK",
          "urihash" : "XIjDLuS6en2qkghK",
          "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585244944000,
          "topparentid" : 4466572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612443228000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
          "syslanguage" : [ "English" ],
          "itemid" : "601bee5c873dd96c4dea6238",
          "transactionid" : 863746,
          "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse E1" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101563:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996250860188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4300,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083687650,
          "syssize" : 4300,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4466572",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466572,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101563/0102/?lang=en",
          "modified" : 1636977944000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996250860188,
          "uri" : "https://developer.arm.com/documentation/101563/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "A2xpFnkVhY5h42uO",
        "urihash" : "A2xpFnkVhY5h42uO",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "Cryptographic Extension ; E1 core ; documentation ; designers ; Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "attachmentparentid" : 4466572,
        "parentitem" : "601bee5c873dd96c4dea6238",
        "concepts" : "Cryptographic Extension ; E1 core ; documentation ; designers ; Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
        "documenttype" : "html",
        "isattachment" : "4466572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083911000,
        "permanentid" : "d5e7784e18c2b79e1a1bf8632881c72c06d3a360ad0f1e3216eb246f35b0",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea623b",
        "transactionid" : 863744,
        "title" : "About this book ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083911167815575,
        "sysisattachment" : "4466572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466572,
        "size" : 2951,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 2951,
        "sysdate" : 1649083911000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 213,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/Preface/About-this-book?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083911167815575,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Preface/About-this-book",
      "Excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Neoverse E1",
      "FirstSentences" : "About this book This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences ...",
      "firstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences between Issue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "101563",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466572",
          "sysurihash" : "XIjDLuS6en2qkghK",
          "urihash" : "XIjDLuS6en2qkghK",
          "sysuri" : "https://developer.arm.com/documentation/101563/0102/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585244944000,
          "topparentid" : 4466572,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612443228000,
          "sysconcepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
          "concepts" : "Non-Confidential First ; Confidentiality ; implementations ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "c1082c177ca9fc536272207702264a2b14b039f51bd08e21653326dc7ac8",
          "syslanguage" : [ "English" ],
          "itemid" : "601bee5c873dd96c4dea6238",
          "transactionid" : 863746,
          "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse E1" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101563:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996250860188,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4300,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083687650,
          "syssize" : 4300,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4466572",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466572,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101563/0102/?lang=en",
          "modified" : 1636977944000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996250860188,
          "uri" : "https://developer.arm.com/documentation/101563/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101563/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/101563/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Neoverse E1 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 E1 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "101563",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466572",
        "sysurihash" : "0fLFmjHq4Lk8hlNf",
        "urihash" : "0fLFmjHq4Lk8hlNf",
        "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585244944000,
        "topparentid" : 4466572,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612443228000,
        "sysconcepts" : "technical changes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "attachmentparentid" : 4466572,
        "parentitem" : "601bee5c873dd96c4dea6238",
        "concepts" : "technical changes",
        "documenttype" : "html",
        "isattachment" : "4466572",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083910000,
        "permanentid" : "1d00c1ed33da0638a3d9443f3173036d723372f9c80c3c797d953a8b885a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bee5c873dd96c4dea6247",
        "transactionid" : 863744,
        "title" : "Revisions ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649083910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101563:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083910974157251,
        "sysisattachment" : "4466572",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466572,
        "size" : 453,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083687650,
        "syssize" : 453,
        "sysdate" : 1649083910000,
        "haslayout" : "1",
        "topparent" : "4466572",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466572,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101563/0102/Document-revisions/Revisions?lang=en",
        "modified" : 1636977944000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083910974157251,
        "uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/101563/0102/Document-revisions/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/Document-revisions/Revisions",
      "Excerpt" : "Revisions This appendix describes the technical changes between released issues of this book. Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences ...",
      "FirstSentences" : "Revisions This appendix describes the technical changes between released issues of this book. Table A-1 Issue 0101-00 Change Location Affects First release - - Table A-2 Differences between Issue ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
      "document_number" : "101563",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466572",
      "sysauthor" : "ARM",
      "sysurihash" : "Aðu1AeðXGTxFRhmY",
      "urihash" : "Aðu1AeðXGTxFRhmY",
      "sysuri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863745,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244944000,
      "topparentid" : 4466572,
      "numberofpages" : 21,
      "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; UNDEFINED exception ; configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466572,
      "parentitem" : "601bee5c873dd96c4dea6238",
      "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; provisions ; Adobe Acrobat ; conflicting ; acceptance ; applications ; UNDEFINED exception ; configurations",
      "documenttype" : "pdf",
      "isattachment" : "4466572",
      "sysindexeddate" : 1649083992000,
      "permanentid" : "b786a27a6164c28c696f35a07eec46d81e0d4bcfe3003025dc0d06911e35",
      "syslanguage" : [ "English" ],
      "itemid" : "601bee5c873dd96c4dea6248",
      "transactionid" : 863745,
      "title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual ",
      "subject" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649083992000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101563:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083992032946783,
      "sysisattachment" : "4466572",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466572,
      "size" : 379369,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083689007,
      "syssubject" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 379369,
      "sysdate" : 1649083992000,
      "topparent" : "4466572",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466572,
      "content_description" : "This document describes the optional cryptographic features of the Neoverse E1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 679,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083992000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083992032946783,
      "uri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601bee5c873dd96c4dea6248",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101563/0102/en/pdf/arm_neoverse_e1_crypto_trm_101563_0102_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Agreement shall prevail. ... All rights reserved. Arm Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Cryptographic Extension Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101563_0102_00_en Arm® Neoverse™ ..."
  }, {
    "title" : "Hardware Description",
    "uri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "clickUri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "excerpt" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 3MG daughterboard ... It contains the following sections: Overview of the daughterboard hardware System ...",
    "firstSentences" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 3MG daughterboard hardware. It contains the following sections: Overview of the daughterboard hardware System ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "yMr8WqBrLG5wnðvW",
        "urihash" : "yMr8WqBrLG5wnðvW",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083937000,
        "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de23e2",
        "transactionid" : 863745,
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083937000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083937947262698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5354,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702185,
        "syssize" : 5354,
        "sysdate" : 1649083937000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 367,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083937000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083937947262698,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    },
    "childResults" : [ {
      "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "yMr8WqBrLG5wnðvW",
        "urihash" : "yMr8WqBrLG5wnðvW",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083937000,
        "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de23e2",
        "transactionid" : 863745,
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083937000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083937947262698,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5354,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702185,
        "syssize" : 5354,
        "sysdate" : 1649083937000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 367,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083937000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083937947262698,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
      "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
      "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
    }, {
      "title" : "DCC_SW Register",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "excerpt" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of ... The DCC polls the switches and updates this SCC register in the FPGA. ... Attributes See Table 3.1.",
      "firstSentences" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of the eight user switches on the daughterboard. The DCC polls the switches and updates this SCC register in ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "document_number" : "dui0449",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3594839",
          "sysurihash" : "yMr8WqBrLG5wnðvW",
          "urihash" : "yMr8WqBrLG5wnðvW",
          "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "systransactionid" : 863745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432315806000,
          "topparentid" : 3594839,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394646000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083937000,
          "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8569931941038de23e2",
          "transactionid" : 863745,
          "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649083937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0449:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083937947262698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083702185,
          "syssize" : 5354,
          "sysdate" : 1649083937000,
          "haslayout" : "1",
          "topparent" : "3594839",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3594839,
          "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
          "wordcount" : 367,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0449/g/?lang=en",
          "modified" : 1641902375000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083937947262698,
          "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DCC_SW Register ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "QZErk3euopVBFv7M",
        "urihash" : "QZErk3euopVBFv7M",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "sysconcepts" : "usage constraints ; assignments ; shows ; configurations ; switches ; Register ; Purpose Determines ; LogicTile ; daughterboard",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3594839,
        "parentitem" : "5e9db8569931941038de23e2",
        "concepts" : "usage constraints ; assignments ; shows ; configurations ; switches ; Register ; Purpose Determines ; LogicTile ; daughterboard",
        "documenttype" : "html",
        "isattachment" : "3594839",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083936000,
        "permanentid" : "089d9a6be1f152a51cd6ab5c0a059d22cca59ebf3857d9b1a92c55dfcb0f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de240e",
        "transactionid" : 863745,
        "title" : "DCC_SW Register ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083936000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083936215143808,
        "sysisattachment" : "3594839",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3594839,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702150,
        "syssize" : 640,
        "sysdate" : 1649083936000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083936000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083936215143808,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
        "syscollection" : "default"
      },
      "Title" : "DCC_SW Register",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/programmers-model/scc-register-descriptions/dcc-sw-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/programmers-model/scc-register-descriptions/dcc-sw-register",
      "Excerpt" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of ... The DCC polls the switches and updates this SCC register in the FPGA. ... Attributes See Table 3.1.",
      "FirstSentences" : "DCC_SW Register The DCC_SW Register characteristics are: Purpose Determines the state of the eight user switches on the daughterboard. The DCC polls the switches and updates this SCC register in ..."
    }, {
      "title" : "Bus interface characteristics",
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "excerpt" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. ... Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ...",
      "firstSentences" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. Table B.1. Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "firstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "document_number" : "dui0449",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3594839",
          "sysurihash" : "yMr8WqBrLG5wnðvW",
          "urihash" : "yMr8WqBrLG5wnðvW",
          "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "systransactionid" : 863745,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1432315806000,
          "topparentid" : 3594839,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1587394646000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; harmful interference ; export laws ; equipment ; provisions ; communications ; trademark-usage-guidelines ; television reception ; frequency energy ; technician ; installation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083937000,
          "permanentid" : "9517108758961e1cc81059c8b158e247c4e596b183b2cd4e854b2ae9a269",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9db8569931941038de23e2",
          "transactionid" : 863745,
          "title" : "ARM LogicTile Express 3MG Technical Reference Manual ",
          "products" : [ "Logictile Express" ],
          "date" : 1649083937000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0449:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083937947262698,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5354,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083702185,
          "syssize" : 5354,
          "sysdate" : 1649083937000,
          "haslayout" : "1",
          "topparent" : "3594839",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3594839,
          "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
          "wordcount" : 367,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083937000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0449/g/?lang=en",
          "modified" : 1641902375000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083937947262698,
          "uri" : "https://developer.arm.com/documentation/dui0449/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM LogicTile Express 3MG Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en",
        "Excerpt" : "All rights reserved. ARM Limited. Company 02557590 registered in England. ... CE Declaration of Conformity The system should be powered down when not in use.",
        "FirstSentences" : "ARM LogicTile Express 3MG Technical Reference Manual V2F-1XV5 Copyright 2009-2015 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Bus interface characteristics ",
        "document_number" : "dui0449",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3594839",
        "sysurihash" : "hTMB8T7k28Px32Vx",
        "urihash" : "hTMB8T7k28Px32Vx",
        "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
        "systransactionid" : 863745,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1432315806000,
        "topparentid" : 3594839,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1587394646000,
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
        "attachmentparentid" : 3594839,
        "parentitem" : "5e9db8569931941038de23e2",
        "documenttype" : "html",
        "isattachment" : "3594839",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083936000,
        "permanentid" : "0d81ba08f658c7823d81ea37a98801e906ea8cc4b0532a8a3af1391d0cc5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9db8569931941038de241b",
        "transactionid" : 863745,
        "title" : "Bus interface characteristics ",
        "products" : [ "Logictile Express" ],
        "date" : 1649083936000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0449:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083936147601444,
        "sysisattachment" : "3594839",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3594839,
        "size" : 372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083702150,
        "syssize" : 372,
        "sysdate" : 1649083936000,
        "haslayout" : "1",
        "topparent" : "3594839",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3594839,
        "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083936000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
        "modified" : 1641902375000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083936147601444,
        "uri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
        "syscollection" : "default"
      },
      "Title" : "Bus interface characteristics",
      "Uri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/specifications/electrical-specification/bus-interface-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/specifications/electrical-specification/bus-interface-characteristics",
      "Excerpt" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. ... Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ...",
      "FirstSentences" : "Bus interface characteristics Table B.1 shows the daughterboard electrical characteristics. Table B.1. Electrical characteristics for 3V3 I\\/O Symbol Description Min Max Unit VIH High-level input ..."
    } ],
    "totalNumberOfChildResults" : 53,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Hardware Description ",
      "document_number" : "dui0449",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3594839",
      "sysurihash" : "Ld3xñaðINQoOXIf1",
      "urihash" : "Ld3xñaðINQoOXIf1",
      "sysuri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
      "systransactionid" : 863745,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1432315806000,
      "topparentid" : 3594839,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1587394646000,
      "sysconcepts" : "FPGA ; daughterboard ; design settings ; hardware System",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2725|5eec7281e24a5e02d07b272c" ],
      "attachmentparentid" : 3594839,
      "parentitem" : "5e9db8569931941038de23e2",
      "concepts" : "FPGA ; daughterboard ; design settings ; hardware System",
      "documenttype" : "html",
      "isattachment" : "3594839",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083938000,
      "permanentid" : "ca01f267d1e9d4c7c6c22ea5048428282805901259785abeff9be88745b2",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9db8569931941038de23f3",
      "transactionid" : 863745,
      "title" : "Hardware Description ",
      "products" : [ "Logictile Express" ],
      "date" : 1649083938000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0449:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083938641000452,
      "sysisattachment" : "3594839",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3594839,
      "size" : 350,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083702185,
      "syssize" : 350,
      "sysdate" : 1649083938000,
      "haslayout" : "1",
      "topparent" : "3594839",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3594839,
      "content_description" : "This book is for LogicTile Express 3MG, V2F-1XV5, daughterboard.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|FPGA Prototyping Boards", "Tools and Software|Development Board|FPGA Prototyping Boards|Logictile Express" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083938000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0449/g/hardware-description?lang=en",
      "modified" : 1641902375000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083938641000452,
      "uri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
      "syscollection" : "default"
    },
    "Title" : "Hardware Description",
    "Uri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "ClickUri" : "https://developer.arm.com/documentation/dui0449/g/hardware-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0449/g/en/hardware-description",
    "Excerpt" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 3MG daughterboard ... It contains the following sections: Overview of the daughterboard hardware System ...",
    "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the LogicTile Express 3MG daughterboard hardware. It contains the following sections: Overview of the daughterboard hardware System ..."
  }, {
    "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "clickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "excerpt" : "[27:24] ... 0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... The possible values are: 0x0 No AES instructions implemented. ... [3:0] res0 Reserved.",
    "firstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state, including the instructions ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "RFilsjUKñFuzFað6",
        "urihash" : "RFilsjUKñFuzFað6",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
        "systransactionid" : 863746,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083996000,
        "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35da",
        "transactionid" : 863746,
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083996000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083996343591212,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4494,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 4494,
        "sysdate" : 1649083996000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 298,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083996000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083996343591212,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A75 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100458",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817815",
          "sysurihash" : "RFilsjUKñFuzFað6",
          "urihash" : "RFilsjUKñFuzFað6",
          "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532620424000,
          "topparentid" : 4817815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35da",
          "transactionid" : 863746,
          "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100458:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996343591212,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4494,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083691861,
          "syssize" : 4494,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4817815",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817815,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100458/0301/?lang=en",
          "modified" : 1636367186000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996343591212,
          "uri" : "https://developer.arm.com/documentation/100458/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "Igy403vNsdrusA1g",
        "urihash" : "Igy403vNsdrusA1g",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
        "systransactionid" : 863744,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817815,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; cluster ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4817815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083911000,
        "permanentid" : "8ffbdd0f19d95965b9023550ca1d359426a8dbc8539a9c106e5e24ea4dfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35e4",
        "transactionid" : 863744,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083911000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083911268364399,
        "sysisattachment" : "4817815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817815,
        "size" : 530,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 530,
        "sysdate" : 1649083911000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083911000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083911268364399,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/disabling-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/disabling-the-cryptographic-extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal that applies to all the Cortex-A75 cores present in a cluster. This signal is ..."
    }, {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A ... The Cryptographic Extension adds new A64, A32, and T32 instructions to Advanced SIMD that ...",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. The Cryptographic Extension adds new A64, A32, and T32 instructions to ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100458",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817815",
          "sysurihash" : "RFilsjUKñFuzFað6",
          "urihash" : "RFilsjUKñFuzFað6",
          "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532620424000,
          "topparentid" : 4817815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35da",
          "transactionid" : 863746,
          "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100458:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996343591212,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4494,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083691861,
          "syssize" : 4494,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4817815",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817815,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100458/0301/?lang=en",
          "modified" : 1636367186000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996343591212,
          "uri" : "https://developer.arm.com/documentation/100458/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "9dLGNRnHo3aYMDts",
        "urihash" : "9dLGNRnHo3aYMDts",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
        "systransactionid" : 863743,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Cryptographic Extension ; SHA ; floating-point support ; Advanced SIMD ; A75 core ; base product ; Hash Algorithm ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817815,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
        "concepts" : "Cryptographic Extension ; SHA ; floating-point support ; Advanced SIMD ; A75 core ; base product ; Hash Algorithm ; Cortex",
        "documenttype" : "html",
        "isattachment" : "4817815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083904000,
        "permanentid" : "a2f99d5f1d1c14c950697807c393c4238695cde14fe8c0af33b240d86836",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35e0",
        "transactionid" : 863743,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083904386834313,
        "sysisattachment" : "4817815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817815,
        "size" : 672,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 672,
        "sysdate" : 1649083904000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083904386834313,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/about-the-cryptographic-extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/about-the-cryptographic-extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A ... The Cryptographic Extension adds new A64, A32, and T32 instructions to Advanced SIMD that ...",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A75 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. The Cryptographic Extension adds new A64, A32, and T32 instructions to ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "printableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "clickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. r2p0 Third release.",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. r2p0 Third release. There are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "printableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "clickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100458",
          "document_version" : "0301",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4817815",
          "sysurihash" : "RFilsjUKñFuzFað6",
          "urihash" : "RFilsjUKñFuzFað6",
          "sysuri" : "https://developer.arm.com/documentation/100458/0301/en",
          "systransactionid" : 863746,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1532620424000,
          "topparentid" : 4817815,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083996000,
          "permanentid" : "72709164835908950c4259c72c6e936f04953c02a3616997f16df1b9d3f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35da",
          "transactionid" : 863746,
          "title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A75" ],
          "date" : 1649083996000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100458:0301:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083996343591212,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4494,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083691861,
          "syssize" : 4494,
          "sysdate" : 1649083996000,
          "haslayout" : "1",
          "topparent" : "4817815",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4817815,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 298,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083996000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100458/0301/?lang=en",
          "modified" : 1636367186000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083996343591212,
          "uri" : "https://developer.arm.com/documentation/100458/0301/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100458/0301/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en",
        "ClickUri" : "https://developer.arm.com/documentation/100458/0301/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A75 Core Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A75 Core Cryptographic Extension Technical Reference Manual Copyright 2016-2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100458",
        "document_version" : "0301",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4817815",
        "sysurihash" : "br3Goiy34fj5UhVX",
        "urihash" : "br3Goiy34fj5UhVX",
        "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
        "systransactionid" : 863743,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1532620424000,
        "topparentid" : 4817815,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "technical changes ; release ; r1p0 Second ; r3p1 ; r3p0 ; r2p1 ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
        "attachmentparentid" : 4817815,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
        "concepts" : "technical changes ; release ; r1p0 Second ; r3p1 ; r3p0 ; r2p1 ; functionality",
        "documenttype" : "html",
        "isattachment" : "4817815",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083904000,
        "permanentid" : "7b888cfb86e77e1b733880b5f2a7042a0811c753f203d6ec650c9bfec817",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35e1",
        "transactionid" : 863743,
        "title" : "Revisions ",
        "products" : [ "Cortex-A75" ],
        "date" : 1649083904000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100458:0301:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083904324626357,
        "sysisattachment" : "4817815",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4817815,
        "size" : 395,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083691861,
        "syssize" : 395,
        "sysdate" : 1649083904000,
        "haslayout" : "1",
        "topparent" : "4817815",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4817815,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083904000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100458/0301/functional-description/revisions?lang=en",
        "modified" : 1636367186000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083904324626357,
        "uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100458/0301/functional-description/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/functional-description/revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. r2p0 Third release.",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. r2p0 Third release. There are ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "document_number" : "100458",
      "document_version" : "0301",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4817815",
      "sysurihash" : "1Vð8YAG5BVY2JIHy",
      "urihash" : "1Vð8YAG5BVY2JIHy",
      "sysuri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
      "systransactionid" : 863744,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1532620424000,
      "topparentid" : 4817815,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585323854000,
      "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b2560" ],
      "attachmentparentid" : 4817815,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35da",
      "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
      "documenttype" : "html",
      "isattachment" : "4817815",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083913000,
      "permanentid" : "ee9de64b036d2e5cf783943ee68d0e5086f4ed88d9affc5ea9cbf9bd1393",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4eb2608e4d7f0a35e6",
      "transactionid" : 863744,
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
      "products" : [ "Cortex-A75" ],
      "date" : 1649083912000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100458:0301:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083912983808559,
      "sysisattachment" : "4817815",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4817815,
      "size" : 2763,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083691861,
      "syssize" : 2763,
      "sysdate" : 1649083912000,
      "haslayout" : "1",
      "topparent" : "4817815",
      "label_version" : "r3p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4817815,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A75 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 158,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A75", "Cortex-A|Cortex-A75" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A75" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083913000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "modified" : 1636367186000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083912983808559,
      "uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
      "syscollection" : "default"
    },
    "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
    "Uri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "PrintableUri" : "https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "ClickUri" : "https://developer.arm.com/documentation/100458/0301/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100458/0301/en/register-descriptions/id-aa64isar0-el1--aarch64-instruction-set-attribute-register-0--el1",
    "Excerpt" : "[27:24] ... 0x1 SHA256H, SHA256H2, SHA256U0, and SHA256U1 are implemented. ... The possible values are: 0x0 No AES instructions implemented. ... [3:0] res0 Reserved.",
    "FirstSentences" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions implemented in AArch64 state, including the instructions ..."
  }, {
    "title" : "About the functions",
    "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "excerpt" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. ... ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "firstSentences" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. Figure 2.1. ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "zc3WW8icYm5xi2Ba",
        "urihash" : "zc3WW8icYm5xi2Ba",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716206000,
        "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f41",
        "transactionid" : 861232,
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716205000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716205959369828,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 1848,
        "sysdate" : 1648716205000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716206000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716205959369828,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Trace generator",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "excerpt" : "Trace generator This block generates the trace packets that are a compressed form of the execution information ... The trace packets are then passed to the FIFO. Trace generator Cortex-R5",
      "firstSentences" : "Trace generator This block generates the trace packets that are a compressed form of the execution information provided by the Cortex-R5 processor trace generation. The trace packets are then ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "document_number" : "ddi0469",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511998",
          "sysurihash" : "zc3WW8icYm5xi2Ba",
          "urihash" : "zc3WW8icYm5xi2Ba",
          "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "systransactionid" : 861232,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1376577410000,
          "topparentid" : 3511998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716206000,
          "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f41",
          "transactionid" : 861232,
          "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1648716205000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0469:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716205959369828,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716190871,
          "syssize" : 1848,
          "sysdate" : 1648716205000,
          "haslayout" : "1",
          "topparent" : "3511998",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511998,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716206000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0469/b/?lang=en",
          "modified" : 1639133023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716205959369828,
          "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Trace generator ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "iñRYfFLcRNZperoð",
        "urihash" : "iñRYfFLcRNZperoð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "trace packets ; execution information ; compressed form ; FIFO ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 3511998,
        "parentitem" : "5e8f10bf7100066a414f6f41",
        "concepts" : "trace packets ; execution information ; compressed form ; FIFO ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3511998",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716209000,
        "permanentid" : "87cb017272e0ac973ca099f3ec4b84d315c394e1329b9e3946ce10e95bc1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10c07100066a414f6fb0",
        "transactionid" : 861232,
        "title" : "Trace generator ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716209000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716209335625521,
        "sysisattachment" : "3511998",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511998,
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 237,
        "sysdate" : 1648716209000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716209000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716209335625521,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
        "syscollection" : "default"
      },
      "Title" : "Trace generator",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/trace-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/trace-generator",
      "Excerpt" : "Trace generator This block generates the trace packets that are a compressed form of the execution information ... The trace packets are then passed to the FIFO. Trace generator Cortex-R5",
      "FirstSentences" : "Trace generator This block generates the trace packets that are a compressed form of the execution information provided by the Cortex-R5 processor trace generation. The trace packets are then ..."
    }, {
      "title" : "Asynchronous APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "excerpt" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the ... It provides address decoding and pipelining of the address and data to and from the ...",
      "firstSentences" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the programmable registers. It provides address decoding and pipelining of the address and data ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "document_number" : "ddi0469",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511998",
          "sysurihash" : "zc3WW8icYm5xi2Ba",
          "urihash" : "zc3WW8icYm5xi2Ba",
          "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "systransactionid" : 861232,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1376577410000,
          "topparentid" : 3511998,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586434239000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648716206000,
          "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f10bf7100066a414f6f41",
          "transactionid" : 861232,
          "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
          "products" : [ "Cortex-R5" ],
          "date" : 1648716205000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0469:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716205959369828,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1848,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716190871,
          "syssize" : 1848,
          "sysdate" : 1648716205000,
          "haslayout" : "1",
          "topparent" : "3511998",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511998,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
          "wordcount" : 143,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716206000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0469/b/?lang=en",
          "modified" : 1639133023000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716205959369828,
          "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
        "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Asynchronous APB interface ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "A9YrnbCoaC75pmW3",
        "urihash" : "A9YrnbCoaC75pmW3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "clock domains ; programmable registers ; APB ; interface ; ATCLK",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "attachmentparentid" : 3511998,
        "parentitem" : "5e8f10bf7100066a414f6f41",
        "concepts" : "clock domains ; programmable registers ; APB ; interface ; ATCLK",
        "documenttype" : "html",
        "isattachment" : "3511998",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716208000,
        "permanentid" : "63af1514dbf40d9130cb829886c2d628a4027b5d29544624891ea90fcc2c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10c07100066a414f6fb6",
        "transactionid" : 861232,
        "title" : "Asynchronous APB interface ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716208000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716208551620399,
        "sysisattachment" : "3511998",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511998,
        "size" : 456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 456,
        "sysdate" : 1648716208000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716208000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716208551620399,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "Asynchronous APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions/asynchronous-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions/asynchronous-apb-interface",
      "Excerpt" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the ... It provides address decoding and pipelining of the address and data to and from the ...",
      "FirstSentences" : "Asynchronous APB interface This block implements the interface to the APB, that provides access to the programmable registers. It provides address decoding and pipelining of the address and data ..."
    }, {
      "title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "firstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "document_number" : "ddi0469",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511998",
        "sysurihash" : "zc3WW8icYm5xi2Ba",
        "urihash" : "zc3WW8icYm5xi2Ba",
        "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "systransactionid" : 861232,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1376577410000,
        "topparentid" : 3511998,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586434239000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716206000,
        "permanentid" : "92facfaaad5b27b9b16bbc2cd796ffd151c030d3159a3effff9c97ab94ab",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f10bf7100066a414f6f41",
        "transactionid" : 861232,
        "title" : "ARM CoreSight ETM-R5 Technical Reference Manual ",
        "products" : [ "Cortex-R5" ],
        "date" : 1648716205000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0469:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716205959369828,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1848,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716190871,
        "syssize" : 1848,
        "sysdate" : 1648716205000,
        "haslayout" : "1",
        "topparent" : "3511998",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511998,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
        "wordcount" : 143,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716206000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0469/b/?lang=en",
        "modified" : 1639133023000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716205959369828,
        "uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight ETM-R5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... ARM CoreSight ETM-R5 Technical Reference Manual Cortex-R5",
      "FirstSentences" : "ARM CoreSight ETM-R5 Technical Reference Manual Copyright 2010, 2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 62,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the functions ",
      "document_number" : "ddi0469",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511998",
      "sysurihash" : "qðQLcIDNAfgxEdCs",
      "urihash" : "qðQLcIDNAfgxEdCs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
      "systransactionid" : 861232,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1376577410000,
      "topparentid" : 3511998,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586434239000,
      "sysconcepts" : "clock domains ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d", "5eec6e60e24a5e02d07b2586|5eec6e65e24a5e02d07b258d" ],
      "attachmentparentid" : 3511998,
      "parentitem" : "5e8f10bf7100066a414f6f41",
      "concepts" : "clock domains ; shows",
      "documenttype" : "html",
      "isattachment" : "3511998",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716209000,
      "permanentid" : "4355ed1cc5d1105b6238b4a0efafe9b4a6363cee2f6ce99363e57d7d392c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f10c07100066a414f6fae",
      "transactionid" : 861232,
      "title" : "About the functions ",
      "products" : [ "Cortex-R5" ],
      "date" : 1648716209000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0469:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716209408629566,
      "sysisattachment" : "3511998",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511998,
      "size" : 172,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716190871,
      "syssize" : 172,
      "sysdate" : 1648716209000,
      "haslayout" : "1",
      "topparent" : "3511998",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511998,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-R5 and Cortex-R5F processors, the CoreSight ETM-R5 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-R|Cortex-R5", "Cortex-R|Cortex-R5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-R", "IP Products|Processors|Cortex-R|Cortex-R5" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716209000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0469/b/functional-description/about-the-functions?lang=en",
      "modified" : 1639133023000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716209408629566,
      "uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
      "syscollection" : "default"
    },
    "Title" : "About the functions",
    "Uri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0469/b/functional-description/about-the-functions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0469/b/en/functional-description/about-the-functions",
    "Excerpt" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. ... ETM-R5 macrocell block diagram About the functions Cortex-R5",
    "FirstSentences" : "About the functions Figure 2.1 shows the main functional blocks and clock domains of the macrocell. Figure 2.1. ETM-R5 macrocell block diagram About the functions Cortex-R5"
  }, {
    "title" : "ARM966E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
    "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM966E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "excerpt" : "Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM966E-S ... 1-2 Microprocessor block diagram ... 1-3 ... Programmer’s Model",
      "firstSentences" : "ARM966E-S (Rev 1) Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0186A ii ARM966E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM966E-S Technical Reference Manual ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "HUNAoG3zzWO8qtXi",
        "urihash" : "HUNAoG3zzWO8qtXi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
        "systransactionid" : 861231,
        "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "numberofpages" : 190,
        "sysconcepts" : "instructions ; ARM966E ; tightly-coupled SRAMs ; core ; accesses ; registers ; SRAMs ; interfacing ; stall cycles ; AHB ; cycles ; rising edges ; program execution ; ARM9E ; coprocessors ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "instructions ; ARM966E ; tightly-coupled SRAMs ; core ; accesses ; registers ; SRAMs ; interfacing ; stall cycles ; AHB ; cycles ; rising edges ; program execution ; ARM9E ; coprocessors ; breakpoints",
        "documenttype" : "pdf",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716148000,
        "permanentid" : "b18b68e2354531f45c7145c712475915dcfec0378cc33345e5b114c41261",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385288295d1e18d3a0c9",
        "transactionid" : 861231,
        "title" : "ARM966E-S Technical Reference Manual ",
        "date" : 1648716148000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716148463340780,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 1810235,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716146158,
        "syssize" : 1810235,
        "sysdate" : 1648716148000,
        "topparent" : "3503587",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 2338,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716148000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716148463340780,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM966E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e385288295d1e18d3a0c9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/pdf/DDI0186.pdf",
      "Excerpt" : "Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM966E-S ... 1-2 Microprocessor block diagram ... 1-3 ... Programmer’s Model",
      "FirstSentences" : "ARM966E-S (Rev 1) Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0186A ii ARM966E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights ..."
    }, {
      "title" : "Synchronizing the external coprocessor pipeline",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "excerpt" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines ... Because each instruction arrives from instruction memory (either from the I-SRAM or AHB ...",
      "firstSentences" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines which instructions it needs to execute by implementing a pipeline follower in the coprocessor.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronizing the external coprocessor pipeline ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysurihash" : "TanWHdyqyzUWvCBñ",
        "urihash" : "TanWHdyqyzUWvCBñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378832000,
        "sysconcepts" : "pipeline follower ; ARM9E ; interface ; instructions ; ARM966E ; cycle ; synchronization ; data CPDOUT ; condition codes",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "pipeline follower ; ARM9E ; interface ; instructions ; ARM966E ; cycle ; synchronization ; data CPDOUT ; condition codes",
        "documenttype" : "html",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716147000,
        "permanentid" : "3c7fc0c78e97df6d739ed931ad8cfd86a8e5988663a46242c5db2cba38f2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385188295d1e18d3a05a",
        "transactionid" : 861231,
        "title" : "Synchronizing the external coprocessor pipeline ",
        "products" : [ "Arm9" ],
        "date" : 1648716147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716147705478843,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 1538,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716143428,
        "syssize" : 1538,
        "sysdate" : 1648716147000,
        "haslayout" : "1",
        "topparent" : "3503587",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 110,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
        "modified" : 1638975323000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716147705478843,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
        "syscollection" : "default"
      },
      "Title" : "Synchronizing the external coprocessor pipeline",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/coprocessor-interface/about-the-coprocessor-interface/synchronizing-the-external-coprocessor-pipeline",
      "Excerpt" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines ... Because each instruction arrives from instruction memory (either from the I-SRAM or AHB ...",
      "FirstSentences" : "Synchronizing the external coprocessor pipeline A coprocessor connected to the ARM966E-S determines which instructions it needs to execute by implementing a pipeline follower in the coprocessor."
    }, {
      "title" : "Debug communications channel status register",
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "excerpt" : "Figure 8.8. ... Bits 27:2 Are reserved. ... Bit 0 Denotes whether there is new data in the communications data read register. ... Debug communications channel status register Arm9",
      "firstSentences" : "Debug communications channel status register The debug communications channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM966E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM966E-S Technical Reference Manual ",
          "document_number" : "ddi0186",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503587",
          "sysurihash" : "VLe23twafb7PUmuS",
          "urihash" : "VLe23twafb7PUmuS",
          "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "systransactionid" : 861231,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185383388000,
          "topparentid" : 3503587,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378832000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1648716148000,
          "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e385088295d1e18d3a018",
          "transactionid" : 861231,
          "title" : "ARM966E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648716148000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0186:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648716148757086622,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1788,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648716143444,
          "syssize" : 1788,
          "sysdate" : 1648716148000,
          "haslayout" : "1",
          "topparent" : "3503587",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503587,
          "content_description" : "This document is a reference manual for the ARM966E-S.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648716148000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0186/a/?lang=en",
          "modified" : 1638975323000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648716148757086622,
          "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM966E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
        "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug communications channel status register ",
        "document_number" : "ddi0186",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503587",
        "sysurihash" : "uPdñxkNaREhmFtml",
        "urihash" : "uPdñxkNaREhmFtml",
        "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185383388000,
        "topparentid" : 3503587,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378832000,
        "sysconcepts" : "communications data ; registers ; debugger ; instructions ; scan chain ; c0 ; p14 ; c1 ; Thumb state ; previously placed ; fixed pattern ; synchronized handshaking ; EmbeddedICE-RT",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3503587,
        "parentitem" : "5e8e385088295d1e18d3a018",
        "concepts" : "communications data ; registers ; debugger ; instructions ; scan chain ; c0 ; p14 ; c1 ; Thumb state ; previously placed ; fixed pattern ; synchronized handshaking ; EmbeddedICE-RT",
        "documenttype" : "html",
        "isattachment" : "3503587",
        "sysindexeddate" : 1648716147000,
        "permanentid" : "94763bc542624ea5e401d3e13c17a0468707a16ef28f0a39879afe392d6c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e385188295d1e18d3a07b",
        "transactionid" : 861231,
        "title" : "Debug communications channel status register ",
        "products" : [ "Arm9" ],
        "date" : 1648716147000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0186:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716147674402194,
        "sysisattachment" : "3503587",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503587,
        "size" : 2095,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716143413,
        "syssize" : 2095,
        "sysdate" : 1648716147000,
        "haslayout" : "1",
        "topparent" : "3503587",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503587,
        "content_description" : "This document is a reference manual for the ARM966E-S.",
        "wordcount" : 117,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716147000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
        "modified" : 1638975323000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716147674402194,
        "uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
        "syscollection" : "default"
      },
      "Title" : "Debug communications channel status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/debug-support/the-debug-communications-channel/debug-communications-channel-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en/debug-support/the-debug-communications-channel/debug-communications-channel-status-register",
      "Excerpt" : "Figure 8.8. ... Bits 27:2 Are reserved. ... Bit 0 Denotes whether there is new data in the communications data read register. ... Debug communications channel status register Arm9",
      "FirstSentences" : "Debug communications channel status register The debug communications channel status register is read-only. It controls synchronized handshaking between the processor and the debugger. The debug ..."
    } ],
    "totalNumberOfChildResults" : 143,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM966E-S Technical Reference Manual ",
      "document_number" : "ddi0186",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503587",
      "sysurihash" : "VLe23twafb7PUmuS",
      "urihash" : "VLe23twafb7PUmuS",
      "sysuri" : "https://developer.arm.com/documentation/ddi0186/a/en",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185383388000,
      "topparentid" : 3503587,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378832000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "sysindexeddate" : 1648716148000,
      "permanentid" : "2c95b83ba1da54e82925c049725fb7b2d67258a52769bb30448ed1310137",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e385088295d1e18d3a018",
      "transactionid" : 861231,
      "title" : "ARM966E-S Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648716148000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0186:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716148757086622,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1788,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716143444,
      "syssize" : 1788,
      "sysdate" : 1648716148000,
      "haslayout" : "1",
      "topparent" : "3503587",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503587,
      "content_description" : "This document is a reference manual for the ARM966E-S.",
      "wordcount" : 138,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716148000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0186/a/?lang=en",
      "modified" : 1638975323000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716148757086622,
      "uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
      "syscollection" : "default"
    },
    "Title" : "ARM966E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0186/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0186/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0186/a/en",
    "Excerpt" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM966E-S Technical Reference Manual (Rev 1) Copyright 2000 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Feedback on this manual",
    "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
    "firstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
      "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "iw9H55ñ3KL63ZbN7",
        "urihash" : "iw9H55ñ3KL63ZbN7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147081000,
        "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6d88295d1e18d389ce",
        "transactionid" : 864226,
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649147081000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147081219251611,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1958,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808075,
        "syssize" : 1958,
        "sysdate" : 1649147081000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147081000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147081219251611,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
      "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "excerpt" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. Feedback SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. Feedback SRAM NOR/NAND Flash Memory Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "NzuGXwQKñkp6Zx1Q",
        "urihash" : "NzuGXwQKñkp6Zx1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716143000,
        "permanentid" : "379c742dadf25bd423bfdf7245a3b8f4acd9187bd626f2d5be62e21385d8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6e88295d1e18d389f6",
        "transactionid" : 861231,
        "title" : "Feedback ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1648716143000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716143946644987,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 122,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716132482,
        "syssize" : 122,
        "sysdate" : 1648716143000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/preface/feedback?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716143946644987,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback",
      "Excerpt" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. Feedback SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "Feedback ARM Limited welcomes feedback on the AHB MC and its documentation. Feedback SRAM NOR/NAND Flash Memory Controller"
    }, {
      "title" : "DMC and SMC integration test registers",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "excerpt" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test ... DMC integration test register map Test registers are provided for integration testing. ... Figure 4.2.",
      "firstSentences" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test register map. Figure 4.1. DMC integration test register map Test registers are provided for integration testing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC and SMC integration test registers ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "CZ1BðbJRDRaxJA4z",
        "urihash" : "CZ1BðbJRDRaxJA4z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "test registers ; int ; Type Reset ; Base offset ; WO ; RO ; lists ; shows ; Tie-off dependent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "test registers ; int ; Type Reset ; Base offset ; WO ; RO ; lists ; shows ; Tie-off dependent",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716143000,
        "permanentid" : "ef3b712e50008022f6f3396943a3c4f29d6ca75607d6f94ce4ee34362b13",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6f88295d1e18d38ab5",
        "transactionid" : 861231,
        "title" : "DMC and SMC integration test registers ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1648716143000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716143852565409,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 1311,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716132482,
        "syssize" : 1311,
        "sysdate" : 1648716143000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716143852565409,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
        "syscollection" : "default"
      },
      "Title" : "DMC and SMC integration test registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/programmer-s-model-for-test/dmc-and-smc-integration-test-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/programmer-s-model-for-test/dmc-and-smc-integration-test-registers",
      "Excerpt" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test ... DMC integration test register map Test registers are provided for integration testing. ... Figure 4.2.",
      "FirstSentences" : "DMC and SMC integration test registers Figure 4.1 shows the DMC integration test register map. Figure 4.1. DMC integration test register map Test registers are provided for integration testing."
    }, {
      "title" : "Clock domains",
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "excerpt" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, ... Dynamic memory clock domain This is clocked by dmc_mclk and dmc_mclkn and is reset by ...",
      "firstSentences" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, dmc_aclk and smc_aclk and is reset by hresetn. Dynamic memory clock domain This is clocked by ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "document_number" : "ddi0390",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495832",
          "sysurihash" : "iw9H55ñ3KL63ZbN7",
          "urihash" : "iw9H55ñ3KL63ZbN7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182955478000,
          "topparentid" : 3495832,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375789000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147081000,
          "permanentid" : "cf5f453681eabdf9562075b87ee61eaf63a1fcbd8856159324ca93ddb7b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c6d88295d1e18d389ce",
          "transactionid" : 864226,
          "title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649147081000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0390:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147081219251611,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1958,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146808075,
          "syssize" : 1958,
          "sysdate" : 1649147081000,
          "haslayout" : "1",
          "topparent" : "3495832",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495832,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147081000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0390/b/?lang=en",
          "modified" : 1639049597000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147081219251611,
          "uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en",
        "Excerpt" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB SDR and NAND Memory Controller (PL242) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock domains ",
        "document_number" : "ddi0390",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495832",
        "sysurihash" : "SQgrfJiCseYiqsoI",
        "urihash" : "SQgrfJiCseYiqsoI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182955478000,
        "topparentid" : 3495832,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375789000,
        "sysconcepts" : "clock domains ; memory controller ; aclk ; AHB ; PL242 ; shows ; mreset0n ; mclk0n",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3495832,
        "parentitem" : "5e8e2c6d88295d1e18d389ce",
        "concepts" : "clock domains ; memory controller ; aclk ; AHB ; PL242 ; shows ; mreset0n ; mclk0n",
        "documenttype" : "html",
        "isattachment" : "3495832",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716143000,
        "permanentid" : "4ce761f72c9b61c539ceac59a300bf3ff4fa8484f6895d174f2b13ed2a55",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c6e88295d1e18d38a16",
        "transactionid" : 861231,
        "title" : "Clock domains ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1648716143000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0390:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716143737728169,
        "sysisattachment" : "3495832",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495832,
        "size" : 712,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716132513,
        "syssize" : 712,
        "sysdate" : 1648716143000,
        "haslayout" : "1",
        "topparent" : "3495832",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495832,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
        "wordcount" : 52,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716143000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
        "modified" : 1639049597000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716143737728169,
        "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
        "syscollection" : "default"
      },
      "Title" : "Clock domains",
      "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/functional-overview/functional-description/clock-domains?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/functional-overview/functional-description/clock-domains",
      "Excerpt" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, ... Dynamic memory clock domain This is clocked by dmc_mclk and dmc_mclkn and is reset by ...",
      "FirstSentences" : "Clock domains The memory controller has three clock domains: AHB clock domain This is clocked by hclk, dmc_aclk and smc_aclk and is reset by hresetn. Dynamic memory clock domain This is clocked by ..."
    } ],
    "totalNumberOfChildResults" : 112,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Feedback on this manual ",
      "document_number" : "ddi0390",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495832",
      "sysurihash" : "4Jv7S1M4soKSL8qU",
      "urihash" : "4Jv7S1M4soKSL8qU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1182955478000,
      "topparentid" : 3495832,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375789000,
      "sysconcepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3495832,
      "parentitem" : "5e8e2c6d88295d1e18d389ce",
      "concepts" : "comments ; arm ; welcomes general ; concise explanation ; send email ; errata ; Feedback",
      "documenttype" : "html",
      "isattachment" : "3495832",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716143000,
      "permanentid" : "97b948f2e805e91e8e54160e192558a456e10f64ce4816a40464f956e375",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c6e88295d1e18d389f9",
      "transactionid" : 861231,
      "title" : "Feedback on this manual ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1648716143000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0390:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716143972160485,
      "sysisattachment" : "3495832",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495832,
      "size" : 359,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716132482,
      "syssize" : 359,
      "sysdate" : 1648716143000,
      "haslayout" : "1",
      "topparent" : "3495832",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495832,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB SDR and NAND Memory Controller.",
      "wordcount" : 44,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716143000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
      "modified" : 1639049597000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716143972160485,
      "uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
      "syscollection" : "default"
    },
    "Title" : "Feedback on this manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0390/b/preface/feedback/feedback-on-this-manual?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0390/b/en/preface/feedback/feedback-on-this-manual",
    "Excerpt" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the ... ARM Limited also welcomes general suggestions for additions and improvements.",
    "FirstSentences" : "Feedback on this manual If you have any comments on this manual, send email to errata@arm.com giving: the title the number the relevant page number(s) to which your comments apply a concise ..."
  }, {
    "title" : "Peripheral Identification Registers",
    "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "excerpt" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of ... These registers are defined in the ETM Architecture Specification, which specifies ...",
    "firstSentences" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of eight read-only registers, PeripheralID7 to PeripheralID0. These registers are defined in ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM9 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
      "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM9 Technical Reference Manual ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "8wqe1l13HjncztQ4",
        "urihash" : "8wqe1l13HjncztQ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "systransactionid" : 864223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146931000,
        "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9afd977155116a74d4",
        "transactionid" : 864223,
        "title" : "CoreSight ETM9 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649146931000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146931372335089,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1957,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146755436,
        "syssize" : 1957,
        "sysdate" : 1649146931000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146931000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146931372335089,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM9 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
      "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM9 registers summary",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "excerpt" : "Device Configuration 0xFC8 RO 0x00000000 Indicates no user-definable functionality. ... of the register value. ... CoreSight ETM9 registers summary CoreSight ETM9",
      "firstSentences" : "CoreSight ETM9 registers summary Table 2.1 lists the implementation-specific CoreSight ETM9 registers. Name Base offset Type Reset value Description Configuration Code 0x004 RO 0x8D294024 See ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreSight ETM9 registers summary ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "cHOcCHHLX0bcJVJh",
        "urihash" : "cHOcCHHLX0bcJVJh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "CoreSight ETM9 ; registers ; RO ; Architecture Specification ; ID2 ; ID1 ; ID0 ; ITATBCTR0 ; external pins ; Peripheral ID3 ; trace source ; user-definable functionality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "CoreSight ETM9 ; registers ; RO ; Architecture Specification ; ID2 ; ID1 ; ID0 ; ITATBCTR0 ; external pins ; Peripheral ID3 ; trace source ; user-definable functionality",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716118000,
        "permanentid" : "317cf09220fe6cbd555fc87d5f93a4dce3ef9edb07bfe33a7b4bed4cf4b7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a751f",
        "transactionid" : 861231,
        "title" : "CoreSight ETM9 registers summary ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648716118000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716118569172079,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 2016,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716106799,
        "syssize" : 2016,
        "sysdate" : 1648716118000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716118000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716118569172079,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM9 registers summary",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-registers-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-registers-summary",
      "Excerpt" : "Device Configuration 0xFC8 RO 0x00000000 Indicates no user-definable functionality. ... of the register value. ... CoreSight ETM9 registers summary CoreSight ETM9",
      "FirstSentences" : "CoreSight ETM9 registers summary Table 2.1 lists the implementation-specific CoreSight ETM9 registers. Name Base offset Type Reset value Description Configuration Code 0x004 RO 0x8D294024 See ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the appropriate number of bytes as a context ID packet instead of a normal data packet. As a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "gusWgFpAEZqY9PgD",
        "urihash" : "gusWgFpAEZqY9PgD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "context ID ; packet ; instruction ; CoreSight ETM9",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "context ID ; packet ; instruction ; CoreSight ETM9",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716118000,
        "permanentid" : "44951af186ad9a82dcc514376e0b5e0420486fb6dd70a368d20394d6fe4f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7531",
        "transactionid" : 861231,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648716118000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716118448066440,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 358,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716106799,
        "syssize" : 358,
        "sysdate" : 1648716118000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716118000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716118448066440,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM9 detects the MCR instruction that changes the context ID and traces the appropriate number of bytes as a context ID packet instead of a normal data packet. As a ..."
    }, {
      "title" : "ETM9CSSingle clocks",
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "excerpt" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ETM9CSSingle clocks CoreSight ETM9",
      "firstSentences" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ETM9CSSingle clocks CoreSight ETM9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM9 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "firstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight ETM9 Technical Reference Manual ",
          "document_number" : "ddi0315",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497275",
          "sysurihash" : "8wqe1l13HjncztQ4",
          "urihash" : "8wqe1l13HjncztQ4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "systransactionid" : 864223,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1181594028000,
          "topparentid" : 3497275,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376346000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146931000,
          "permanentid" : "94aa185de885a871e5abf37302b96bec79c5d4d3c3202ebae4404be91bdf",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e9afd977155116a74d4",
          "transactionid" : 864223,
          "title" : "CoreSight ETM9 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649146931000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0315:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146931372335089,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1957,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146755436,
          "syssize" : 1957,
          "sysdate" : 1649146931000,
          "haslayout" : "1",
          "topparent" : "3497275",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497275,
          "content_description" : "This is the TRM for CoreSight ETM9.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146931000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0315/b/?lang=en",
          "modified" : 1639043066000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146931372335089,
          "uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM9 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Further minor updates and corrections throughout document CoreSight ETM9 Technical ...",
        "FirstSentences" : "CoreSight ETM9 Technical Reference Manual Copyright 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM9CSSingle clocks ",
        "document_number" : "ddi0315",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497275",
        "sysurihash" : "d15pXmFjlbjfJJPK",
        "urihash" : "d15pXmFjlbjfJJPK",
        "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
        "systransactionid" : 861231,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1181594028000,
        "topparentid" : 3497275,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376346000,
        "sysconcepts" : "ETM9CSSingle clocks ; signals",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3497275,
        "parentitem" : "5e8e2e9afd977155116a74d4",
        "concepts" : "ETM9CSSingle clocks ; signals",
        "documenttype" : "html",
        "isattachment" : "3497275",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716118000,
        "permanentid" : "9bc95fc1a22af5d8a23bf54af0099812076543472eb980784edd550811cd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e9bfd977155116a7533",
        "transactionid" : 861231,
        "title" : "ETM9CSSingle clocks ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1648716118000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0315:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716118394455754,
        "sysisattachment" : "3497275",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497275,
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716106783,
        "syssize" : 178,
        "sysdate" : 1648716118000,
        "haslayout" : "1",
        "topparent" : "3497275",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497275,
        "content_description" : "This is the TRM for CoreSight ETM9.",
        "wordcount" : 12,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716118000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
        "modified" : 1639043066000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716118394455754,
        "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
        "syscollection" : "default"
      },
      "Title" : "ETM9CSSingle clocks",
      "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/etm9cssingle-clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/etm9cssingle-clocks",
      "Excerpt" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ETM9CSSingle clocks CoreSight ETM9",
      "FirstSentences" : "ETM9CSSingle clocks This section describes ETM9CSSingle clocks and clock enables: ETM9CSSingle clock signals ETM9CSSingle clock enable signals. ETM9CSSingle clocks CoreSight ETM9"
    } ],
    "totalNumberOfChildResults" : 60,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Peripheral Identification Registers ",
      "document_number" : "ddi0315",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497275",
      "sysurihash" : "NrPXdq7Fcw6H75aH",
      "urihash" : "NrPXdq7Fcw6H75aH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
      "systransactionid" : 861231,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1181594028000,
      "topparentid" : 3497275,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376346000,
      "sysconcepts" : "read undefined ; Unused ; registers ; Architecture Specification ; future use ; identity code ; JEDEC assigned ; r0p1 release ; ARM PeripheralID2 ; Customer Modified0x00 ; PeripheralID3 0xFEC ; RAZ PeripheralID4 ; PeripheralID7 0xFDC ; PeripheralID1",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3497275,
      "parentitem" : "5e8e2e9afd977155116a74d4",
      "concepts" : "read undefined ; Unused ; registers ; Architecture Specification ; future use ; identity code ; JEDEC assigned ; r0p1 release ; ARM PeripheralID2 ; Customer Modified0x00 ; PeripheralID3 0xFEC ; RAZ PeripheralID4 ; PeripheralID7 0xFDC ; PeripheralID1",
      "documenttype" : "html",
      "isattachment" : "3497275",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716118000,
      "permanentid" : "705650cf72e440a9386553db46e8d474d64210a20ca500a8e3cdc2b2938f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e9bfd977155116a7528",
      "transactionid" : 861231,
      "title" : "Peripheral Identification Registers ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1648716118000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0315:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716118603215098,
      "sysisattachment" : "3497275",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497275,
      "size" : 1988,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716106799,
      "syssize" : 1988,
      "sysdate" : 1648716118000,
      "haslayout" : "1",
      "topparent" : "3497275",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497275,
      "content_description" : "This is the TRM for CoreSight ETM9.",
      "wordcount" : 135,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716118000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
      "modified" : 1639043066000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716118603215098,
      "uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
      "syscollection" : "default"
    },
    "Title" : "Peripheral Identification Registers",
    "Uri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0315/b/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0315/b/en/implementation-defined-behavior/coresight-etm9-register-descriptions/peripheral-identification-registers",
    "Excerpt" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of ... These registers are defined in the ETM Architecture Specification, which specifies ...",
    "FirstSentences" : "Peripheral Identification Registers The CoreSight ETM9 Peripheral Identification Registers are a set of eight read-only registers, PeripheralID7 to PeripheralID0. These registers are defined in ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "clickUri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/introduction",
    "excerpt" : "Introduction This chapter describes the LPD-500 Low Power Distributor. It contains the following sections: About the LPD-500 Low Power Distributor. Compliance. Features.",
    "firstSentences" : "Introduction This chapter describes the LPD-500 Low Power Distributor. It contains the following sections: About the LPD-500 Low Power Distributor. Compliance. Features. Interfaces. Configuration ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
      "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "biZñSð5UIlK44NxN",
        "urihash" : "biZñSð5UIlK44NxN",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146834000,
        "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba5328e",
        "transactionid" : 864221,
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1649146834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146834725425239,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4333,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146585369,
        "syssize" : 4333,
        "sysdate" : 1649146834000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 284,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146834725425239,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
      "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
    },
    "childResults" : [ {
      "title" : "Parameter summary",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "excerpt" : "Parameter summary There are six configuration parameters that determine the functionality ... The following table shows the configuration parameters. ... 1: LPD-500 configured as a sequencer.",
      "firstSentences" : "Parameter summary There are six configuration parameters that determine the functionality of the LPD-500. The following table shows the configuration parameters. Table 2-1 LPD-500 configuration ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Parameter summary ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "0WmnblfBJXWLqbK1",
        "urihash" : "0WmnblfBJXWLqbK1",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "configuration parameters ; using QACTIVE ; quiescence request ; devqdeny inputs ; Synchronizers ; IP-XACT ; devqacceptn ; present ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "configuration parameters ; using QACTIVE ; quiescence request ; devqdeny inputs ; Synchronizers ; IP-XACT ; devqacceptn ; present ; functionality",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716045000,
        "permanentid" : "7fa058783bfc980f7c3cb0964475d1f18a363cbf89f960cac1b9f782ed49",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a4",
        "transactionid" : 861229,
        "title" : "Parameter summary ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1648716045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716045157538843,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 1105,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716038838,
        "syssize" : 1105,
        "sysdate" : 1648716045000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/functional-description/parameter-summary?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716045157538843,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
        "syscollection" : "default"
      },
      "Title" : "Parameter summary",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/functional-description/parameter-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/functional-description/parameter-summary",
      "Excerpt" : "Parameter summary There are six configuration parameters that determine the functionality ... The following table shows the configuration parameters. ... 1: LPD-500 configured as a sequencer.",
      "FirstSentences" : "Parameter summary There are six configuration parameters that determine the functionality of the LPD-500. The following table shows the configuration parameters. Table 2-1 LPD-500 configuration ..."
    }, {
      "title" : "Clock and reset signals",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "excerpt" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input.",
      "firstSentences" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input. resetn Input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clock and reset signals ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "66GkT1ðI6aOZZsSN",
        "urihash" : "66GkT1ðI6aOZZsSN",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "reset ; clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "reset ; clock",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716045000,
        "permanentid" : "2eb24acec97415ea424f05d38861ecda714f81d1d6891ede54da277d95f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a8",
        "transactionid" : 861229,
        "title" : "Clock and reset signals ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1648716045000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716045077578804,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 251,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716038838,
        "syssize" : 251,
        "sysdate" : 1648716045000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716045000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716045077578804,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
        "syscollection" : "default"
      },
      "Title" : "Clock and reset signals",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/clock-and-reset-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/clock-and-reset-signals",
      "Excerpt" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input.",
      "FirstSentences" : "Clock and reset signals The following table shows the LPD-500 clock and reset signals. Table A-1 Clock and reset signals Signal name Type Clock Description clk Input - Clock input. resetn Input ..."
    }, {
      "title" : "Q-Channel signals",
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "printableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "clickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "excerpt" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka ...",
      "firstSentences" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka Controller ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "firstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "document_number" : "100361",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3447597",
          "sysurihash" : "biZñSð5UIlK44NxN",
          "urihash" : "biZñSð5UIlK44NxN",
          "sysuri" : "https://developer.arm.com/documentation/100361/0000/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1470045640000,
          "topparentid" : 3447597,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585307689000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146834000,
          "permanentid" : "d32beddd1a574339521ca7ff5bb773eb2d4e054cd176b04ea6d05e963671",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7de029cbfe76649ba5328e",
          "transactionid" : 864221,
          "title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual ",
          "products" : [ "CoreLink LPD-500" ],
          "date" : 1649146834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100361:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146834725425239,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4333,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146585369,
          "syssize" : 4333,
          "sysdate" : 1649146834000,
          "haslayout" : "1",
          "topparent" : "3447597",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3447597,
          "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
          "wordcount" : 284,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100361/0000/?lang=en",
          "modified" : 1636124887000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146834725425239,
          "uri" : "https://developer.arm.com/documentation/100361/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100361/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100361/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink LPD-500 Low Power Distributor Technical Reference ...",
        "FirstSentences" : "ARM CoreLink LPD-500 Low Power Distributor Technical Reference Manual Copyright 2015, 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Q-Channel signals ",
        "document_number" : "100361",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3447597",
        "sysurihash" : "qzeHcGFfrqN6vxfð",
        "urihash" : "qzeHcGFfrqN6vxfð",
        "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1470045640000,
        "topparentid" : 3447597,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585307689000,
        "sysconcepts" : "quiescence request ; interface signals ; QDENY denial ; Input Asynchronous ; Type Clock ; devqdeny ; devqacceptn ; devqreqn",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
        "attachmentparentid" : 3447597,
        "parentitem" : "5e7de029cbfe76649ba5328e",
        "concepts" : "quiescence request ; interface signals ; QDENY denial ; Input Asynchronous ; Type Clock ; devqdeny ; devqacceptn ; devqreqn",
        "documenttype" : "html",
        "isattachment" : "3447597",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716044000,
        "permanentid" : "cd1605d91a861acaffbf5d6eeefacaf393eacb159439c84bcd0339167fc4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7de029cbfe76649ba532a9",
        "transactionid" : 861229,
        "title" : "Q-Channel signals ",
        "products" : [ "CoreLink LPD-500" ],
        "date" : 1648716044000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100361:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716044528537698,
        "sysisattachment" : "3447597",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3447597,
        "size" : 1144,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716038838,
        "syssize" : 1144,
        "sysdate" : 1648716044000,
        "haslayout" : "1",
        "topparent" : "3447597",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3447597,
        "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716044000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100361/0000/signal-descriptions/q-channel-signals?lang=en",
        "modified" : 1636124887000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716044528537698,
        "uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
        "syscollection" : "default"
      },
      "Title" : "Q-Channel signals",
      "Uri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "ClickUri" : "https://developer.arm.com/documentation/100361/0000/signal-descriptions/q-channel-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/signal-descriptions/q-channel-signals",
      "Excerpt" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka ...",
      "FirstSentences" : "Q-Channel signals The following tables show the LPD-500 Q-Channel signals. Table A-2 Control interface signals Signal name Type Clock Description ctrlqreqn Input Asynchronous or clka Controller ..."
    } ],
    "totalNumberOfChildResults" : 30,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "100361",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3447597",
      "sysurihash" : "RNTXL6ouyBcQsurj",
      "urihash" : "RNTXL6ouyBcQsurj",
      "sysuri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
      "systransactionid" : 861229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1470045640000,
      "topparentid" : 3447597,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585307689000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2628" ],
      "attachmentparentid" : 3447597,
      "parentitem" : "5e7de029cbfe76649ba5328e",
      "documenttype" : "html",
      "isattachment" : "3447597",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716047000,
      "permanentid" : "006b3f2be11c67ce3a913918a549f85ecf32300a3abfaded247a94a496b3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7de029cbfe76649ba53293",
      "transactionid" : 861229,
      "title" : "Introduction ",
      "products" : [ "CoreLink LPD-500" ],
      "date" : 1648716047000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100361:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716047763124992,
      "sysisattachment" : "3447597",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3447597,
      "size" : 292,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716038838,
      "syssize" : 292,
      "sysdate" : 1648716047000,
      "haslayout" : "1",
      "topparent" : "3447597",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3447597,
      "content_description" : "This book is for the ARM CoreLink LPD-500 Low Power Distributor.",
      "wordcount" : 27,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink LPD-500" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716047000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100361/0000/introduction?lang=en",
      "modified" : 1636124887000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716047763124992,
      "uri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/100361/0000/en/introduction",
    "ClickUri" : "https://developer.arm.com/documentation/100361/0000/introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100361/0000/en/introduction",
    "Excerpt" : "Introduction This chapter describes the LPD-500 Low Power Distributor. It contains the following sections: About the LPD-500 Low Power Distributor. Compliance. Features.",
    "FirstSentences" : "Introduction This chapter describes the LPD-500 Low Power Distributor. It contains the following sections: About the LPD-500 Low Power Distributor. Compliance. Features. Interfaces. Configuration ..."
  }, {
    "title" : "AR channel average rate Register",
    "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "excerpt" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR ... See Transaction rate regulation for more information. ... Attributes See Table . ... [19:0] - Reserved.",
    "firstSentences" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR channel average rate, that is, a binary fraction of the number of transfers per cycle. See Transaction rate ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
      "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "hOun2GMrQyzdI8Qg",
        "urihash" : "hOun2GMrQyzdI8Qg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146832000,
        "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00acafe527e86f6198d",
        "transactionid" : 864221,
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1649146832000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146832897000274,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1959,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146573249,
        "syssize" : 1959,
        "sysdate" : 1649146832000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146832000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146832897000274,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
      "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
      "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
    },
    "childResults" : [ {
      "title" : "AR channel burstiness allowance Register",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "excerpt" : "AR channel burstiness allowance Register The ar_b Register characteristics are: ... See Transaction rate regulation for more information. Usage constraints There are no usage constraints.",
      "firstSentences" : "AR channel burstiness allowance Register The ar_b Register characteristics are: Purpose AR channel burstiness allowance, in transfers. See Transaction rate regulation for more information. Usage ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AR channel burstiness allowance Register ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "ð6VpJILH1EHK3oLS",
        "urihash" : "ð6VpJILH1EHK3oLS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "usage constraints ; burstiness allowance ; assignments ; Register ; AMBA Designer ; rate regulation ; Configurations ; transfers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "usage constraints ; burstiness allowance ; assignments ; Register ; AMBA Designer ; rate regulation ; Configurations ; transfers",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716019000,
        "permanentid" : "2ca29aed1494a494a7ed1b3cc7597d4f390c14b7e2f49378d5688a8d01f6",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00bcafe527e86f619ac",
        "transactionid" : 861229,
        "title" : "AR channel burstiness allowance Register ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648716019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716019209607201,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 664,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716017068,
        "syssize" : 664,
        "sysdate" : 1648716019000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 57,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716019209607201,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
        "syscollection" : "default"
      },
      "Title" : "AR channel burstiness allowance Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-burstiness-allowance-Register",
      "Excerpt" : "AR channel burstiness allowance Register The ar_b Register characteristics are: ... See Transaction rate regulation for more information. Usage constraints There are no usage constraints.",
      "FirstSentences" : "AR channel burstiness allowance Register The ar_b Register characteristics are: Purpose AR channel burstiness allowance, in transfers. See Transaction rate regulation for more information. Usage ..."
    }, {
      "title" : "AXI Slave Interface Block (ASIB) signals",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "excerpt" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS ... Table A.1. ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS value for this ...",
      "firstSentences" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS signals that Table shows. Table A.1. ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI Slave Interface Block (ASIB) signals ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "HZatJñMNYñy6TBCM",
        "urihash" : "HZatJñMNYñy6TBCM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "sysconcepts" : "higher the priority ; QoS ; signals ; acts ; transaction ; latency regulation ; base product ; NIC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "concepts" : "higher the priority ; QoS ; signals ; acts ; transaction ; latency regulation ; base product ; NIC",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716019000,
        "permanentid" : "e11e55e61ade923f86f87c5885a47d30615fa8712778c2851903a643d39d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00bcafe527e86f619b3",
        "transactionid" : 861229,
        "title" : "AXI Slave Interface Block (ASIB) signals ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648716019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716019167532003,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 633,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716017068,
        "syssize" : 633,
        "sysdate" : 1648716019000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716019167532003,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
        "syscollection" : "default"
      },
      "Title" : "AXI Slave Interface Block (ASIB) signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/AXI-Slave-Interface-Block--ASIB--signals",
      "Excerpt" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS ... Table A.1. ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS value for this ...",
      "FirstSentences" : "AXI Slave Interface Block (ASIB) signals You can configure the ASIB to have the QoS signals that Table shows. Table A.1. ASIB signals Name Direction Width Description AWQOS[a] Input [3:0] The QoS ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "excerpt" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service ... The CoreLink QoS-301 Network Interconnect Advanced Quality of Service also uses these ...",
      "firstSentences" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service signals in the CoreLink NIC-301 Network Interconnect. The CoreLink QoS-301 Network Interconnect ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "document_number" : "ddi0451",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3724181",
          "sysurihash" : "hOun2GMrQyzdI8Qg",
          "urihash" : "hOun2GMrQyzdI8Qg",
          "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1316709068000,
          "topparentid" : 3724181,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594208266000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146832000,
          "permanentid" : "72ee2817091e86f4eefd6579e49422d66d678528350b07f78feb61ed31f4",
          "syslanguage" : [ "English" ],
          "itemid" : "5f05b00acafe527e86f6198d",
          "transactionid" : 864221,
          "title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual ",
          "products" : [ "CoreLink NIC-301" ],
          "date" : 1649146832000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0451:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146832897000274,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1959,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146573249,
          "syssize" : 1959,
          "sysdate" : 1649146832000,
          "haslayout" : "1",
          "topparent" : "3724181",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3724181,
          "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146832000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0451/b/?lang=en",
          "modified" : 1639131693000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146832897000274,
          "uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en",
        "Excerpt" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink QoS-301 Network Interconnect Advanced Quality of Service Technical Reference Manual Revision: r0p1 Copyright 2010-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0451",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724181",
        "sysurihash" : "qCQy8iMGNnaI38uh",
        "urihash" : "qCQy8iMGNnaI38uh",
        "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1316709068000,
        "topparentid" : 3724181,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594208266000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
        "attachmentparentid" : 3724181,
        "parentitem" : "5f05b00acafe527e86f6198d",
        "documenttype" : "html",
        "isattachment" : "3724181",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716019000,
        "permanentid" : "638accdda06c08274dc69b1ab3af1283cb613a3236fb9c8bb4bb2d8b0f32",
        "syslanguage" : [ "English" ],
        "itemid" : "5f05b00bcafe527e86f619b2",
        "transactionid" : 861229,
        "title" : "Introduction ",
        "products" : [ "CoreLink NIC-301" ],
        "date" : 1648716019000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0451:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716019129636099,
        "sysisattachment" : "3724181",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3724181,
        "size" : 477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648716017068,
        "syssize" : 477,
        "sysdate" : 1648716019000,
        "haslayout" : "1",
        "topparent" : "3724181",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724181,
        "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716019000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
        "modified" : 1639131693000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716019129636099,
        "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Signal-Descriptions/Introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Signal-Descriptions/Introduction",
      "Excerpt" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service ... The CoreLink QoS-301 Network Interconnect Advanced Quality of Service also uses these ...",
      "FirstSentences" : "Introduction You can configure the CoreLink QoS-301 Network Interconnect Advanced Quality of Service signals in the CoreLink NIC-301 Network Interconnect. The CoreLink QoS-301 Network Interconnect ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AR channel average rate Register ",
      "document_number" : "ddi0451",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724181",
      "sysurihash" : "4dnhTñagnsjOP4sD",
      "urihash" : "4dnhTñagnsjOP4sD",
      "sysuri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
      "systransactionid" : 861229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1316709068000,
      "topparentid" : 3724181,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594208266000,
      "sysconcepts" : "average rate ; AR channel ; usage constraints ; assignments ; Register ; AMBA Designer ; binary fraction ; Configurations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621" ],
      "attachmentparentid" : 3724181,
      "parentitem" : "5f05b00acafe527e86f6198d",
      "concepts" : "average rate ; AR channel ; usage constraints ; assignments ; Register ; AMBA Designer ; binary fraction ; Configurations",
      "documenttype" : "html",
      "isattachment" : "3724181",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716019000,
      "permanentid" : "548367a3e5594f19c5f04b2704155674af5564dadc552c524f265a14f210",
      "syslanguage" : [ "English" ],
      "itemid" : "5f05b00bcafe527e86f619ad",
      "transactionid" : 861229,
      "title" : "AR channel average rate Register ",
      "products" : [ "CoreLink NIC-301" ],
      "date" : 1648716019000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0451:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716019249905756,
      "sysisattachment" : "3724181",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724181,
      "size" : 694,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648716017068,
      "syssize" : 694,
      "sysdate" : 1648716019000,
      "haslayout" : "1",
      "topparent" : "3724181",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3724181,
      "content_description" : "The CoreLink QoS-301 Network Interconnect Advanced Quality of Service is an extension to the CoreLink NIC-301 Network Interconnect base product and provides programmable QoS facilities.",
      "wordcount" : 65,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716019000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
      "modified" : 1639131693000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716019249905756,
      "uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
      "syscollection" : "default"
    },
    "Title" : "AR channel average rate Register",
    "Uri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0451/b/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0451/b/en/Programmers-Model/Register-descriptions/AR-channel-average-rate-Register",
    "Excerpt" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR ... See Transaction rate regulation for more information. ... Attributes See Table . ... [19:0] - Reserved.",
    "FirstSentences" : "AR channel average rate Register The ar_r Register characteristics are: Purpose AR channel average rate, that is, a binary fraction of the number of transfers per cycle. See Transaction rate ..."
  }, {
    "title" : "About the CI",
    "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "excerpt" : "Figure 2.19 shows the timing diagram for this. ... The handshaking can be bypassed if required. ... The handshake is only dependent on the following clock domains: the CTM clock domain, ...",
    "firstSentences" : "About the CI The CTM contains some sequential elements to complete the handshake signalling with the CTI. The CI is controlled by the CTM which is a crossbar consisting of four channels and four CIs.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Embedded Cross Trigger Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
      "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "MNYGxkYe9dcT0Tð1",
        "urihash" : "MNYGxkYe9dcT0Tð1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146859000,
        "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284afd977155116a6471",
        "transactionid" : 864221,
        "title" : "Embedded Cross Trigger Technical Reference Manual ",
        "products" : [ "Cross Trigger" ],
        "date" : 1649146859000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146859584892375,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146559371,
        "syssize" : 1697,
        "sysdate" : 1649146859000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 129,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146859000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146859584892375,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "syscollection" : "default"
      },
      "Title" : "Embedded Cross Trigger Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
      "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Synchronization",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "excerpt" : "Figure 2.9. ... If all the subsystems are synchronous. ... However, this path must respect the layout and synthesis timing constraints. Synchronization Cross Trigger",
      "firstSentences" : "Synchronization Systems where events broadcast on the ECT can emanate from asynchronous clock domains must observe the following rules: Register input events. Any signal that is an input of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronization ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "8WVXFapa9t8oOðaC",
        "urihash" : "8WVXFapa9t8oOðaC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "synchronization ; signals ; ECT ; glitch-free ; clock ; subsystems ; wrapper ; latency ; timing constraints ; receiving device ; close proximity ; target process ; standard two-register ; propagation ; recommendation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "synchronization ; signals ; ECT ; glitch-free ; clock ; subsystems ; wrapper ; latency ; timing constraints ; receiving device ; close proximity ; target process ; standard two-register ; propagation ; recommendation",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716012000,
        "permanentid" : "8d50f438cd975e42e0e570f02f28888c20298a80c88979506249663ea040",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a648a",
        "transactionid" : 861229,
        "title" : "Synchronization ",
        "products" : [ "Cross Trigger" ],
        "date" : 1648716012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716012572322654,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 3233,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715987847,
        "syssize" : 3233,
        "sysdate" : 1648716012000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 211,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716012572322654,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
        "syscollection" : "default"
      },
      "Title" : "Synchronization",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/functional-overview/synchronization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/functional-overview/synchronization",
      "Excerpt" : "Figure 2.9. ... If all the subsystems are synchronous. ... However, this path must respect the layout and synthesis timing constraints. Synchronization Cross Trigger",
      "FirstSentences" : "Synchronization Systems where events broadcast on the ECT can emanate from asynchronous clock domains must observe the following rules: Register input events. Any signal that is an input of the ..."
    }, {
      "title" : "Access issues",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "excerpt" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure ... The following access mechanisms are implemented for protecting the CTI from unwanted ...",
      "firstSentences" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure that these macrocells are only used during product development, and that their use (either ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Access issues ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "Tj1kRPwZL5UñkiJ4",
        "urihash" : "Tj1kRPwZL5UñkiJ4",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "production systems ; ECT ; configuration ; CTI ; trap handler ; returns zeros ; effectively masked ; DBGEN input ; receiving ; macrocells",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "production systems ; ECT ; configuration ; CTI ; trap handler ; returns zeros ; effectively masked ; DBGEN input ; receiving ; macrocells",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716004000,
        "permanentid" : "d03ca7aa16bd4da80fab4922214dc467a12893661476a9c3fb1aca5eed71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a649b",
        "transactionid" : 861229,
        "title" : "Access issues ",
        "products" : [ "Cross Trigger" ],
        "date" : 1648716004000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716004099517348,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 1457,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715987847,
        "syssize" : 1457,
        "sysdate" : 1648716004000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716004000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716004099517348,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
        "syscollection" : "default"
      },
      "Title" : "Access issues",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access/access-issues?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access/access-issues",
      "Excerpt" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure ... The following access mechanisms are implemented for protecting the CTI from unwanted ...",
      "FirstSentences" : "Access issues Because you can use the ECT to generate intrusive debug events, it is important to ensure that these macrocells are only used during product development, and that their use (either ..."
    }, {
      "title" : "CTI register access",
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "excerpt" : "CTI register access The CTI is accessed as a memory-mapped device. ARM recommend that each core is responsible for the configuration of the CTI ... CTI register access Cross Trigger",
      "firstSentences" : "CTI register access The CTI is accessed as a memory-mapped device. ARM recommend that each core is responsible for the configuration of the CTI registers relevant to it. Working like this, the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Embedded Cross Trigger Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "firstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Embedded Cross Trigger Technical Reference Manual ",
          "document_number" : "ddi0291",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490391",
          "sysurihash" : "MNYGxkYe9dcT0Tð1",
          "urihash" : "MNYGxkYe9dcT0Tð1",
          "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172756647000,
          "topparentid" : 3490391,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374730000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146859000,
          "permanentid" : "ee6e3f59c93f2962d19da447e5908febe1609a422812d9e27fa971559f04",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e284afd977155116a6471",
          "transactionid" : 864221,
          "title" : "Embedded Cross Trigger Technical Reference Manual ",
          "products" : [ "Cross Trigger" ],
          "date" : 1649146859000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0291:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146859584892375,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1697,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146559371,
          "syssize" : 1697,
          "sysdate" : 1649146859000,
          "haslayout" : "1",
          "topparent" : "3490391",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490391,
          "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
          "wordcount" : 129,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146859000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0291/a/?lang=en",
          "modified" : 1638978471000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146859584892375,
          "uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
          "syscollection" : "default"
        },
        "Title" : "Embedded Cross Trigger Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en",
        "Excerpt" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "FirstSentences" : "Embedded Cross Trigger Technical Reference Manual Copyright 2003. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CTI register access ",
        "document_number" : "ddi0291",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490391",
        "sysurihash" : "JzqTCmñLfPñGOJIN",
        "urihash" : "JzqTCmñLfPñGOJIN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
        "systransactionid" : 861229,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172756647000,
        "topparentid" : 3490391,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374730000,
        "sysconcepts" : "CTI registers ; core ; events pertinent ; memory-mapped device ; debugger ; ARM",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
        "attachmentparentid" : 3490391,
        "parentitem" : "5e8e284afd977155116a6471",
        "concepts" : "CTI registers ; core ; events pertinent ; memory-mapped device ; debugger ; ARM",
        "documenttype" : "html",
        "isattachment" : "3490391",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648716002000,
        "permanentid" : "247ae43f0a65af1e3e9890e0f766ad609fe2c394a54dac24c271be034d15",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e284bfd977155116a649a",
        "transactionid" : 861229,
        "title" : "CTI register access ",
        "products" : [ "Cross Trigger" ],
        "date" : 1648716002000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0291:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648716002974965600,
        "sysisattachment" : "3490391",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490391,
        "size" : 365,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715987847,
        "syssize" : 365,
        "sysdate" : 1648716002000,
        "haslayout" : "1",
        "topparent" : "3490391",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490391,
        "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648716002000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0291/a/functional-description/cti-register-access?lang=en",
        "modified" : 1638978471000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648716002974965600,
        "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
        "syscollection" : "default"
      },
      "Title" : "CTI register access",
      "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/cti-register-access?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/cti-register-access",
      "Excerpt" : "CTI register access The CTI is accessed as a memory-mapped device. ARM recommend that each core is responsible for the configuration of the CTI ... CTI register access Cross Trigger",
      "FirstSentences" : "CTI register access The CTI is accessed as a memory-mapped device. ARM recommend that each core is responsible for the configuration of the CTI registers relevant to it. Working like this, the ..."
    } ],
    "totalNumberOfChildResults" : 74,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the CI ",
      "document_number" : "ddi0291",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490391",
      "sysurihash" : "UZ2MIWnXX7ñ7hEEL",
      "urihash" : "UZ2MIWnXX7ñ7hEEL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
      "systransactionid" : 861229,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172756647000,
      "topparentid" : 3490391,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374730000,
      "sysconcepts" : "CIs ; sequential elements ; channels ; handshaking ; CTI ; ECTCHOUT0 ; clock domains ; acknowledgement ; signalling ; trigger sinks ; own ECTCHOUT ; interface ; dependent ; protocol deadlock",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec7089e24a5e02d07b26a5|5eec7089e24a5e02d07b26aa" ],
      "attachmentparentid" : 3490391,
      "parentitem" : "5e8e284afd977155116a6471",
      "concepts" : "CIs ; sequential elements ; channels ; handshaking ; CTI ; ECTCHOUT0 ; clock domains ; acknowledgement ; signalling ; trigger sinks ; own ECTCHOUT ; interface ; dependent ; protocol deadlock",
      "documenttype" : "html",
      "isattachment" : "3490391",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648716012000,
      "permanentid" : "268b5a8f508bcede5ee1989ee00099d6006dba4141d64a54c018fcf926f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e284bfd977155116a6495",
      "transactionid" : 861229,
      "title" : "About the CI ",
      "products" : [ "Cross Trigger" ],
      "date" : 1648716012000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0291:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648716012661069813,
      "sysisattachment" : "3490391",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490391,
      "size" : 3736,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715987847,
      "syssize" : 3736,
      "sysdate" : 1648716012000,
      "haslayout" : "1",
      "topparent" : "3490391",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490391,
      "content_description" : "This book provides user information for the Embedded Cross Trigger (ECT).",
      "wordcount" : 208,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Legacy products|Cross Trigger" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Legacy products", "IP Products|Legacy products|Cross Trigger" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648716012000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
      "modified" : 1638978471000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648716012661069813,
      "uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
      "syscollection" : "default"
    },
    "Title" : "About the CI",
    "Uri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0291/a/functional-description/channel-interface/about-the-ci?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0291/a/en/functional-description/channel-interface/about-the-ci",
    "Excerpt" : "Figure 2.19 shows the timing diagram for this. ... The handshaking can be bypassed if required. ... The handshake is only dependent on the following clock domains: the CTM clock domain, ...",
    "FirstSentences" : "About the CI The CTM contains some sequential elements to complete the handshake signalling with the CTI. The CI is controlled by the CTM which is a crossbar consisting of four channels and four CIs."
  }, {
    "title" : "Scan timing",
    "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "firstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "F7rCdMWcHWñxvy52",
        "urihash" : "F7rCdMWcHWñxvy52",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148735000,
        "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a6fd977155116a31d5",
        "transactionid" : 864257,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148735169414472,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1949,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1949,
        "sysdate" : 1649148735000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148735169414472,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "Not using an external coprocessor",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "firstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Not using an external coprocessor ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñxEðAWNitzENUTRe",
        "urihash" : "ñxEðAWNitzENUTRe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "external coprocessors ; instructions ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "external coprocessors ; instructions ; CPA",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "290b77272b922e6e14b58fb1d3b189749d94f9d6729b3a594c16592c481f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a323c",
        "transactionid" : 864260,
        "title" : "Not using an external coprocessor ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148873000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148873588127604,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 539,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 539,
        "sysdate" : 1649148873000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 56,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148873588127604,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
        "syscollection" : "default"
      },
      "Title" : "Not using an external coprocessor",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/not-using-an-external-coprocessor?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/not-using-an-external-coprocessor",
      "Excerpt" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, ... This indicates that no external coprocessors are present in the system.",
      "FirstSentences" : "Not using an external coprocessor If you are implementing a system that does not include any external coprocessors, you must tie both CPA and CPB HIGH. This indicates that no external coprocessors ..."
    }, {
      "title" : "Pipeline-following signals",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "firstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Pipeline-following signals ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ñPM46a1ZhMUoS0FD",
        "urihash" : "ñPM46a1ZhMUoS0FD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "instructions ; pipelines ; coprocessors ; bus ; ARM7TDMI ; reset ; CLKEN ; signals ; rising edge ; automatically flushed ; first action ; nRESET LOW ; input data ; prefetches ; execution",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "268974461680e0ce10fb704d4b9dae977a23696851b08fef303a127920e2",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a7fd977155116a3230",
        "transactionid" : 864260,
        "title" : "Pipeline-following signals ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148872000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148872228108374,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 1802,
        "sysdate" : 1649148872000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148872228108374,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
        "syscollection" : "default"
      },
      "Title" : "Pipeline-following signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/coprocessor-interface/pipeline-following-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/coprocessor-interface/pipeline-following-signals",
      "Excerpt" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the ... The coprocessors connect to the ARM7TDMI-S processor input data bus, RDATA[31:0], ...",
      "FirstSentences" : "Pipeline-following signals Every coprocessor in the system must contain a pipeline follower to track the instructions executing in the ARM7TDMI-S core pipeline. The coprocessors connect to the ..."
    }, {
      "title" : "Timing parameters for data accesses",
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data ...",
      "firstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0234",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3474226",
          "sysurihash" : "F7rCdMWcHWñxvy52",
          "urihash" : "F7rCdMWcHWñxvy52",
          "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929304000,
          "topparentid" : 3474226,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369446000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; Proprietary notices ; permission ; IEEE ; described manner ; Boundary Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148735000,
          "permanentid" : "881fd9233007d237d77dc2468b846ee9b17fe5006dad1696341acbe44925",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13a6fd977155116a31d5",
          "transactionid" : 864257,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649148735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0234:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148735169414472,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1949,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148609336,
          "syssize" : 1949,
          "sysdate" : 1649148735000,
          "haslayout" : "1",
          "topparent" : "3474226",
          "label_version" : "r4p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3474226,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0234/b/?lang=en",
          "modified" : 1638976773000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148735169414472,
          "uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Revision History Revision A 28 September 2001 First release of ARM7TDMI-S (Rev 4) ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Timing parameters for data accesses ",
        "document_number" : "ddi0234",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3474226",
        "sysurihash" : "ST9aWvsZzdoVw6P9",
        "urihash" : "ST9aWvsZzdoVw6P9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "systransactionid" : 864260,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929304000,
        "topparentid" : 3474226,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369446000,
        "sysconcepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3474226,
        "parentitem" : "5e8e13a6fd977155116a31d5",
        "concepts" : "data accesses ; Timing parameters ; cycle ; transaction ; signals ; coprocessor register ; valid memory ; WDATA port",
        "documenttype" : "html",
        "isattachment" : "3474226",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148874000,
        "permanentid" : "3c30dd094d0c67024ff07c238e741e50ca1d88eb818b9d47bd908a47a4b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13a9fd977155116a3309",
        "transactionid" : 864260,
        "title" : "Timing parameters for data accesses ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649148871000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0234:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148871894909509,
        "sysisattachment" : "3474226",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3474226,
        "size" : 617,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148609336,
        "syssize" : 617,
        "sysdate" : 1649148871000,
        "haslayout" : "1",
        "topparent" : "3474226",
        "label_version" : "r4p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3474226,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148874000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
        "modified" : 1638976773000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148871894909509,
        "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
        "syscollection" : "default"
      },
      "Title" : "Timing parameters for data accesses",
      "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/timing-parameters-for-data-accesses",
      "Excerpt" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure ... Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data ...",
      "FirstSentences" : "Timing parameters for data accesses Timing parameters for data accesses are shown in Figure 8.1. Figure 8.1. Timing parameters for data accesses Note The timing for both read and write data access ..."
    } ],
    "totalNumberOfChildResults" : 121,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Scan timing ",
      "document_number" : "ddi0234",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3474226",
      "sysurihash" : "GtTsAjBH4EH1B818",
      "urihash" : "GtTsAjBH4EH1B818",
      "sysuri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "systransactionid" : 864260,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158929304000,
      "topparentid" : 3474226,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369446000,
      "sysconcepts" : "Scan timing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3474226,
      "parentitem" : "5e8e13a6fd977155116a31d5",
      "concepts" : "Scan timing",
      "documenttype" : "html",
      "isattachment" : "3474226",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148874000,
      "permanentid" : "bd3e860b428e4bf453687ea8dca8af16ea48cea69b0d3cfa8a56df6a519d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13a9fd977155116a330e",
      "transactionid" : 864260,
      "title" : "Scan timing ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649148873000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0234:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148873717875182,
      "sysisattachment" : "3474226",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3474226,
      "size" : 104,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148609336,
      "syssize" : 104,
      "sysdate" : 1649148873000,
      "haslayout" : "1",
      "topparent" : "3474226",
      "label_version" : "r4p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3474226,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S processor.",
      "wordcount" : 10,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148874000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
      "modified" : 1638976773000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148873717875182,
      "uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
      "syscollection" : "default"
    },
    "Title" : "Scan timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0234/b/ac-parameters/timing-diagrams/scan-timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0234/b/en/ac-parameters/timing-diagrams/scan-timing",
    "Excerpt" : "Scan timing Scan timing parameters are shown in Figure 8.5. ... Scan timing Scan timing ARM7TDMI",
    "FirstSentences" : "Scan timing Scan timing parameters are shown in Figure 8.5. Figure 8.5. Scan timing Scan timing ARM7TDMI"
  }, {
    "title" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension",
    "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "excerpt" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the ... The ARMv8 architecture eliminates the concept of version numbers for Advanced SIMD and ...",
    "firstSentences" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the Advanced SIMD and Scalar Floating-point instructions in the A64 instruction set, and the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "M0bF6ZnxASlcT7rF",
        "urihash" : "M0bF6ZnxASlcT7rF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715829000,
        "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907925c8052b1608761550",
        "transactionid" : 861224,
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715829553194685,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 2130,
        "sysdate" : 1648715829000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715829553194685,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Floating-point support",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "excerpt" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support ... Implements all scalar operations in hardware, with support for all combinations of: ... Flush-to-zero.",
      "firstSentences" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support floating-point exception trapping. Implements all scalar operations in hardware, with support for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "document_number" : "ddi0502",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990471",
          "sysurihash" : "M0bF6ZnxASlcT7rF",
          "urihash" : "M0bF6ZnxASlcT7rF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554127000,
          "topparentid" : 4990471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526501000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715829000,
          "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907925c8052b1608761550",
          "transactionid" : 861224,
          "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648715829000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0502:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715829553194685,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2130,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715775291,
          "syssize" : 2130,
          "sysdate" : 1648715829000,
          "haslayout" : "1",
          "topparent" : "4990471",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990471,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715829000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0502/g/?lang=en",
          "modified" : 1639138535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715829553194685,
          "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Floating-point support ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "CPkHcEq0yiUfCuXJ",
        "urihash" : "CPkHcEq0yiUfCuXJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "sysconcepts" : "Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4990471,
        "parentitem" : "5e907925c8052b1608761550",
        "concepts" : "Rounding modes ; scalar operations ; Flush-to-zero ; hardware",
        "documenttype" : "html",
        "isattachment" : "4990471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715835000,
        "permanentid" : "b1dc59a6f6cf0d69c67859d6367e1dff582cca05d4898fd8595b3a4c72e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907926c8052b160876156e",
        "transactionid" : 861224,
        "title" : "Floating-point support ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715835000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715835007679976,
        "sysisattachment" : "4990471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990471,
        "size" : 303,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 303,
        "sysdate" : 1648715835000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715835000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/introduction/floating-point-support?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715835007679976,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "Floating-point support",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/floating-point-support",
      "Excerpt" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support ... Implements all scalar operations in hardware, with support for all combinations of: ... Flush-to-zero.",
      "FirstSentences" : "Floating-point support The Cortex-A53 floating-point implementation: Does not support floating-point exception trapping. Implements all scalar operations in hardware, with support for all ..."
    }, {
      "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "M0bF6ZnxASlcT7rF",
        "urihash" : "M0bF6ZnxASlcT7rF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715829000,
        "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907925c8052b1608761550",
        "transactionid" : 861224,
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715829553194685,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 2130,
        "sysdate" : 1648715829000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 165,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715829553194685,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
      "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    }, {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the optional Advanced SIMD and Floating-point ... It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ...",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the optional Advanced SIMD and Floating-point Extension. It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "document_number" : "ddi0502",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990471",
          "sysurihash" : "M0bF6ZnxASlcT7rF",
          "urihash" : "M0bF6ZnxASlcT7rF",
          "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460554127000,
          "topparentid" : 4990471,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586526501000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; Advanced SIMD ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715829000,
          "permanentid" : "f57d30764187839b509c3cc69645c9d0d1290cd005d76d4cfa5aa829c4a6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e907925c8052b1608761550",
          "transactionid" : 861224,
          "title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ",
          "products" : [ "Cortex-A53" ],
          "date" : 1648715829000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0502:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715829553194685,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2130,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715775291,
          "syssize" : 2130,
          "sysdate" : 1648715829000,
          "haslayout" : "1",
          "topparent" : "4990471",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990471,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
          "wordcount" : 165,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715829000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0502/g/?lang=en",
          "modified" : 1639138535000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715829553194685,
          "uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en",
        "Excerpt" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM Cortex-A53 MPCore Processor Advanced SIMD and Floating-point Extension Technical Reference Manual Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0502",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990471",
        "sysurihash" : "xDlRqahhSsgxUMmñ",
        "urihash" : "xDlRqahhSsgxUMmñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1460554127000,
        "topparentid" : 4990471,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586526501000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
        "attachmentparentid" : 4990471,
        "parentitem" : "5e907925c8052b1608761550",
        "documenttype" : "html",
        "isattachment" : "4990471",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715829000,
        "permanentid" : "0acdd2360dfc404ec6d96b0e4946749738f12096ae20c226af7409eedcf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e907926c8052b160876156a",
        "transactionid" : 861224,
        "title" : "Introduction ",
        "products" : [ "Cortex-A53" ],
        "date" : 1648715829000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0502:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715829505934993,
        "sysisattachment" : "4990471",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990471,
        "size" : 253,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715775291,
        "syssize" : 253,
        "sysdate" : 1648715829000,
        "haslayout" : "1",
        "topparent" : "4990471",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990471,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715829000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0502/g/introduction?lang=en",
        "modified" : 1639138535000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715829505934993,
        "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the optional Advanced SIMD and Floating-point ... It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the optional Advanced SIMD and Floating-point Extension. It contains the following sections: About the Cortex-A53 Advanced SIMD and Floating-point ..."
    } ],
    "totalNumberOfChildResults" : 30,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension ",
      "document_number" : "ddi0502",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990471",
      "sysurihash" : "nycoqOvWGKnc63NO",
      "urihash" : "nycoqOvWGKnc63NO",
      "sysuri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
      "systransactionid" : 861224,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460554127000,
      "topparentid" : 4990471,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586526501000,
      "sysconcepts" : "Advanced SIMD ; Floating-point Extension ; instructions ; execution state ; ARMv8 architecture ; A32",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b256e" ],
      "attachmentparentid" : 4990471,
      "parentitem" : "5e907925c8052b1608761550",
      "concepts" : "Advanced SIMD ; Floating-point Extension ; instructions ; execution state ; ARMv8 architecture ; A32",
      "documenttype" : "html",
      "isattachment" : "4990471",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715838000,
      "permanentid" : "e4d9daea05d3120c0c7c4ba42dc84fa851ad3f0ff7b762cc5031eec5deae",
      "syslanguage" : [ "English" ],
      "itemid" : "5e907926c8052b160876156c",
      "transactionid" : 861224,
      "title" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension ",
      "products" : [ "Cortex-A53" ],
      "date" : 1648715838000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0502:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715838524792576,
      "sysisattachment" : "4990471",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990471,
      "size" : 471,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715775291,
      "syssize" : 471,
      "sysdate" : 1648715838000,
      "haslayout" : "1",
      "topparent" : "4990471",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4990471,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A53 processor Advanced SIMD and Floating-point Extension.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A53", "Cortex-A|Cortex-A53" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A53" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715838000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
      "modified" : 1639138535000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715838524792576,
      "uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
      "syscollection" : "default"
    },
    "Title" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension",
    "Uri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0502/g/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0502/g/en/introduction/about-the-cortex-a53-advanced-simd-and-floating-point-extension",
    "Excerpt" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the ... The ARMv8 architecture eliminates the concept of version numbers for Advanced SIMD and ...",
    "FirstSentences" : "About the Cortex-A53 Advanced SIMD and Floating-point Extension The Cortex-A53 processor supports the Advanced SIMD and Scalar Floating-point instructions in the A64 instruction set, and the ..."
  }, {
    "title" : "IEEE 754 standard implementation choices",
    "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "excerpt" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 ... Supported formats The VFP supports: Single-precision and double-precision for all ...",
    "firstSentences" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the ARM Architecture Reference ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "3e9KP147yckjRalq",
        "urihash" : "3e9KP147yckjRalq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148724000,
        "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35d4",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148724783530002,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 2201,
        "sysdate" : 1649148724000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148724783530002,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Implementation of the IEEE 754 standard",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "excerpt" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: ... Implementation of the IEEE 754 standard Cortex-A9",
      "firstSentences" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: remainder round floating-point number to integer-valued ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0408",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472285",
          "sysurihash" : "3e9KP147yckjRalq",
          "urihash" : "3e9KP147yckjRalq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822946000,
          "topparentid" : 3472285,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369460000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148724000,
          "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13b4fd977155116a35d4",
          "transactionid" : 864257,
          "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649148724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0408:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148724783530002,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148506829,
          "syssize" : 2201,
          "sysdate" : 1649148724000,
          "haslayout" : "1",
          "topparent" : "3472285",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472285,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0408/i/?lang=en",
          "modified" : 1639128043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148724783530002,
          "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Implementation of the IEEE 754 standard ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "2enfypgbRd7NNRmN",
        "urihash" : "2enfypgbRd7NNRmN",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "floating-point ; IEEE ; conversions ; instruction set ; double-precision ; single-precision ; remainder",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3472285,
        "parentitem" : "5e8e13b4fd977155116a35d4",
        "concepts" : "floating-point ; IEEE ; conversions ; instruction set ; double-precision ; single-precision ; remainder",
        "documenttype" : "html",
        "isattachment" : "3472285",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148768000,
        "permanentid" : "c9292abb8bec4666756bc4f32b91e4784acbd982dedc72f6bb54e2fe5308",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35de",
        "transactionid" : 864257,
        "title" : "Implementation of the IEEE 754 standard ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148768119560563,
        "sysisattachment" : "3472285",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472285,
        "size" : 391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 391,
        "sysdate" : 1649148768000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 36,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148768119560563,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
        "syscollection" : "default"
      },
      "Title" : "Implementation of the IEEE 754 standard",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/implementation-of-the-ieee-754-standard",
      "Excerpt" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: ... Implementation of the IEEE 754 standard Cortex-A9",
      "FirstSentences" : "Implementation of the IEEE 754 standard The following operations from the IEEE 754 standard are not supplied by the FPU instruction set: remainder round floating-point number to integer-valued ..."
    }, {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0408I (ID091612) ARM DDI 0408I ID091612 Cortex-A9 Floating-Point Unit",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "document_number" : "ddi0408",
          "document_version" : "i",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3472285",
          "sysurihash" : "3e9KP147yckjRalq",
          "urihash" : "3e9KP147yckjRalq",
          "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "systransactionid" : 864257,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1347822946000,
          "topparentid" : 3472285,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586369460000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148724000,
          "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e13b4fd977155116a35d4",
          "transactionid" : 864257,
          "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649148724000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0408:i:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148724783530002,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2201,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148506829,
          "syssize" : 2201,
          "sysdate" : 1649148724000,
          "haslayout" : "1",
          "topparent" : "3472285",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3472285,
          "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
          "wordcount" : 171,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "i",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148724000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0408/i/?lang=en",
          "modified" : 1639128043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148724783530002,
          "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
        "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "6XLK5pANjeairkx6",
        "urihash" : "6XLK5pANjeairkx6",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
        "keywords" : "Cortex-A9, Cortex-A",
        "systransactionid" : 864257,
        "copyright" : "Copyright ©€2008-2012 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "numberofpages" : 27,
        "sysconcepts" : "instructions ; ARM ; FPU ; documentation ; register banks ; A9 revision ; Reference Manual ; programmers model ; latency ; throughput ; standard compliance ; third parties ; applications ; execution ; mnemonics ; system registers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3472285,
        "parentitem" : "5e8e13b4fd977155116a35d4",
        "concepts" : "instructions ; ARM ; FPU ; documentation ; register banks ; A9 revision ; Reference Manual ; programmers model ; latency ; throughput ; standard compliance ; third parties ; applications ; execution ; mnemonics ; system registers",
        "documenttype" : "pdf",
        "isattachment" : "3472285",
        "sysindexeddate" : 1649148725000,
        "permanentid" : "e0e0e2e6dfab99595ac3e25a80f1c017baba1adc5045b109886e121a8bfe",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35eb",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "subject" : "The Cortex-A9 Floating-Point Unit (FPU)Technical Reference Manual(TRM) describes a VFPv3-D16 implementation of the ARMv7 floating-point architecture. The FPU provides low-cost high performance floating-point computation. This guide is for engineers designing System-on-Chip (SoC) devices using an FPU. ",
        "date" : 1649148725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148725233341233,
        "sysisattachment" : "3472285",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3472285,
        "size" : 323070,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148508716,
        "syssubject" : "The Cortex-A9 Floating-Point Unit (FPU)Technical Reference Manual(TRM) describes a VFPv3-D16 implementation of the ARMv7 floating-point architecture. The FPU provides low-cost high performance floating-point computation. This guide is for engineers designing System-on-Chip (SoC) devices using an FPU. ",
        "syssize" : 323070,
        "sysdate" : 1649148725000,
        "topparent" : "3472285",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 994,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148725000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148725233341233,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e13b4fd977155116a35eb",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/pdf/DDI0408I_cortex_a9_fpu_r4p1_trm.pdf",
      "Excerpt" : "Change ... First release for r0p0 ... First release for r4p0 ... First release for r4p1 ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM® in the ... Manual",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Revision: r4p1 Technical Reference Manual Copyright © 2008-2012 ARM. All rights reserved. ARM DDI 0408I (ID091612) ARM DDI 0408I ID091612 Cortex-A9 Floating-Point Unit"
    }, {
      "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "document_number" : "ddi0408",
        "document_version" : "i",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3472285",
        "sysurihash" : "3e9KP147yckjRalq",
        "urihash" : "3e9KP147yckjRalq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "systransactionid" : 864257,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1347822946000,
        "topparentid" : 3472285,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586369460000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148724000,
        "permanentid" : "deebc6e6cf16b9d165b2d399d62319a3f85afa0fd94748bed2f569288f05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e13b4fd977155116a35d4",
        "transactionid" : 864257,
        "title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649148724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0408:i:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148724783530002,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2201,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148506829,
        "syssize" : 2201,
        "sysdate" : 1649148724000,
        "haslayout" : "1",
        "topparent" : "3472285",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3472285,
        "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "i",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0408/i/?lang=en",
        "modified" : 1639128043000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148724783530002,
        "uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A9 Floating-Point Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en",
      "Excerpt" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "Cortex-A9 Floating-Point Unit Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    } ],
    "totalNumberOfChildResults" : 22,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "IEEE 754 standard implementation choices ",
      "document_number" : "ddi0408",
      "document_version" : "i",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3472285",
      "sysurihash" : "M9Q75nkwTMtp2Twt",
      "urihash" : "M9Q75nkwTMtp2Twt",
      "sysuri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
      "systransactionid" : 864257,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1347822946000,
      "topparentid" : 3472285,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586369460000,
      "sysconcepts" : "implementation choices ; formats ; half-precision ; IEEE ; architecture ; supports ; Reference Manual ; complement ; double-precision ; Single-precision",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3472285,
      "parentitem" : "5e8e13b4fd977155116a35d4",
      "concepts" : "implementation choices ; formats ; half-precision ; IEEE ; architecture ; supports ; Reference Manual ; complement ; double-precision ; Single-precision",
      "documenttype" : "html",
      "isattachment" : "3472285",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148768000,
      "permanentid" : "f883d639b05399fd5f90d05bd179c69bfb7895f3b2d068827c4a43fbaf13",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e13b4fd977155116a35df",
      "transactionid" : 864257,
      "title" : "IEEE 754 standard implementation choices ",
      "products" : [ "Cortex-A9" ],
      "date" : 1649148768000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0408:i:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148768150804143,
      "sysisattachment" : "3472285",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3472285,
      "size" : 532,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148506829,
      "syssize" : 532,
      "sysdate" : 1649148768000,
      "haslayout" : "1",
      "topparent" : "3472285",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3472285,
      "content_description" : "This is the Technical Reference Manual (TRM) for the Cortex-A9 Floating-Point Unit.",
      "wordcount" : 47,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "document_revision" : "i",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148768000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
      "modified" : 1639128043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148768150804143,
      "uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
      "syscollection" : "default"
    },
    "Title" : "IEEE 754 standard implementation choices",
    "Uri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0408/i/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0408/i/en/programmers-model/ieee-754-standard-compliance/ieee-754-standard-implementation-choices",
    "Excerpt" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 ... Supported formats The VFP supports: Single-precision and double-precision for all ...",
    "FirstSentences" : "IEEE 754 standard implementation choices Some of the implementation choices permitted by the IEEE 754 standard and used in the VFPv3 architecture are described in the ARM Architecture Reference ..."
  }, {
    "title" : "Register descriptions",
    "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "firstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "2Nhoie4AoiXOO9DT",
        "urihash" : "2Nhoie4AoiXOO9DT",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ac1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693537911400,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 4717,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693537911400,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Disabling the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "firstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Neoverse N1 cores present in a cluster. This signal is ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100619",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3872567",
          "sysurihash" : "2Nhoie4AoiXOO9DT",
          "urihash" : "2Nhoie4AoiXOO9DT",
          "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595684443000,
          "topparentid" : 3872567,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598972625000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148693000,
          "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e62d1ca7b6a3399377ac1",
          "transactionid" : 864256,
          "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse-N1" ],
          "date" : 1649148693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100619:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148693537911400,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4717,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148451059,
          "syssize" : 4717,
          "sysdate" : 1649148693000,
          "haslayout" : "1",
          "topparent" : "3872567",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3872567,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100619/0401/?lang=en",
          "modified" : 1645003338000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148693537911400,
          "uri" : "https://developer.arm.com/documentation/100619/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Disabling the Cryptographic Extension ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "cpðxfgy8mrðL9E1n",
        "urihash" : "cpðxfgy8mrðL9E1n",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; Neoverse N1 ; cluster",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3872567,
        "parentitem" : "5f4e62d1ca7b6a3399377ac1",
        "concepts" : "Cryptographic Extension ; registers ; cores ; undefined exception ; Neoverse N1 ; cluster",
        "documenttype" : "html",
        "isattachment" : "3872567",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "61a53c0349c13e57393f9158fa63be408f2e50112c70e112424c56f616b4",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377acb",
        "transactionid" : 864256,
        "title" : "Disabling the Cryptographic Extension ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693673203197,
        "sysisattachment" : "3872567",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3872567,
        "size" : 534,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 534,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693673203197,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "Disabling the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions/Disabling-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions/Disabling-the-Cryptographic-Extension",
      "Excerpt" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to ... This signal is sampled only during reset of the cores.",
      "FirstSentences" : "Disabling the Cryptographic Extension To disable the Cryptographic Extension, assert the CRYPTODISABLE input signal, which applies to all the Neoverse N1 cores present in a cluster. This signal is ..."
    }, {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysurihash" : "2Nhoie4AoiXOO9DT",
        "urihash" : "2Nhoie4AoiXOO9DT",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598972625000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148693000,
        "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ac1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Neoverse-N1" ],
        "date" : 1649148693000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148693537911400,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4717,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148451059,
        "syssize" : 4717,
        "sysdate" : 1649148693000,
        "haslayout" : "1",
        "topparent" : "3872567",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 311,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148693000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100619/0401/?lang=en",
        "modified" : 1645003338000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148693537911400,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "excerpt" : "First release for r0p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No part of this document may be reproduced in any form by any means without the ...",
      "firstSentences" : "Arm® Neoverse™ N1 Core Cryptographic Extension Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100619_0401_00_en Arm® Neoverse™ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100619",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3872567",
          "sysurihash" : "2Nhoie4AoiXOO9DT",
          "urihash" : "2Nhoie4AoiXOO9DT",
          "sysuri" : "https://developer.arm.com/documentation/100619/0401/en",
          "systransactionid" : 864256,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595684443000,
          "topparentid" : 3872567,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598972625000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; Non-Confidential First ; provisions ; English ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148693000,
          "permanentid" : "141313b3ea73ac9eb85ceb9f552e0618337949749e7ae0386b9641fdbb79",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e62d1ca7b6a3399377ac1",
          "transactionid" : 864256,
          "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Neoverse-N1" ],
          "date" : 1649148693000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100619:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148693537911400,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4717,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148451059,
          "syssize" : 4717,
          "sysdate" : 1649148693000,
          "haslayout" : "1",
          "topparent" : "3872567",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3872567,
          "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 311,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148693000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100619/0401/?lang=en",
          "modified" : 1645003338000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148693537911400,
          "uri" : "https://developer.arm.com/documentation/100619/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100619/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100619/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 N1 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100619",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3872567",
        "sysauthor" : "ARM",
        "sysurihash" : "J632GGtPCJL8TLCB",
        "urihash" : "J632GGtPCJL8TLCB",
        "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Neoverse N1",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1595684443000,
        "topparentid" : 3872567,
        "numberofpages" : 21,
        "sysconcepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; implementations ; Adobe Acrobat ; conflicting ; applications ; usage constraints ; UNDEFINED exception ; configurations",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3872567,
        "parentitem" : "5f4e62d1ca7b6a3399377ac1",
        "concepts" : "Cryptographic Extension ; instructions ; registers ; documentation ; arm ; cores ; written agreement ; export laws ; third party ; implementations ; Adobe Acrobat ; conflicting ; applications ; usage constraints ; UNDEFINED exception ; configurations",
        "documenttype" : "pdf",
        "isattachment" : "3872567",
        "sysindexeddate" : 1649148686000,
        "permanentid" : "7c5ab3843362527476b310bd1ea0950eb0b590e78890ff89327ed73e650a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e62d1ca7b6a3399377ad1",
        "transactionid" : 864256,
        "title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual ",
        "subject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "date" : 1649148686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100619:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148686316689565,
        "sysisattachment" : "3872567",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3872567,
        "size" : 381209,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148452246,
        "syssubject" : "This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "syssize" : 381209,
        "sysdate" : 1649148686000,
        "topparent" : "3872567",
        "author" : "ARM",
        "label_version" : "r4p1",
        "systopparentid" : 3872567,
        "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 696,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148686000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148686316689565,
        "uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse N1 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4e62d1ca7b6a3399377ad1",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/pdf/arm_neoverse_n1_crypto_trm_100619_0401_00_en.pdf",
      "Excerpt" : "First release for r0p0 ... Second issue for r3p1 ... First release for r4p0 ... First release for r4p1 ... No part of this document may be reproduced in any form by any means without the ...",
      "FirstSentences" : "Arm® Neoverse™ N1 Core Cryptographic Extension Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100619_0401_00_en Arm® Neoverse™ ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Register descriptions ",
      "document_number" : "100619",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3872567",
      "sysurihash" : "bdI5rEZXXKaI1y7s",
      "urihash" : "bdI5rEZXXKaI1y7s",
      "sysuri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1595684443000,
      "topparentid" : 3872567,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598972625000,
      "sysconcepts" : "Register summary ; instructions implemented",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3872567,
      "parentitem" : "5f4e62d1ca7b6a3399377ac1",
      "concepts" : "Register summary ; instructions implemented",
      "documenttype" : "html",
      "isattachment" : "3872567",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148693000,
      "permanentid" : "59a1e35565753edaae0986ada28cbfe10673539f3290b470ab874d2f85ea",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e62d1ca7b6a3399377ac9",
      "transactionid" : 864256,
      "title" : "Register descriptions ",
      "products" : [ "Neoverse-N1" ],
      "date" : 1649148693000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100619:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148693727630107,
      "sysisattachment" : "3872567",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3872567,
      "size" : 408,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148451059,
      "syssize" : 408,
      "sysdate" : 1649148693000,
      "haslayout" : "1",
      "topparent" : "3872567",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3872567,
      "content_description" : "This document describes the optional cryptographic features of the Neoverse N1 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 33,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148693000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100619/0401/Register-descriptions?lang=en",
      "modified" : 1645003338000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148693727630107,
      "uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "Register descriptions",
    "Uri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/100619/0401/Register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100619/0401/en/Register-descriptions",
    "Excerpt" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions ... Register summary.",
    "FirstSentences" : "Register descriptions This chapter describes the Cryptographic Extension registers. It contains the following sections: Identifying the cryptographic instructions implemented. Disabling the ..."
  }, {
    "title" : "Address alignment",
    "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "excerpt" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs ... For read transactions, if the XHB receives an unaligned ARADDR value, then it aligns the ...",
    "firstSentences" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs address alignment. For read transactions, if the XHB receives an unaligned ARADDR value, then it ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
      "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "AFJ2aT1kYnhrKuvU",
        "urihash" : "AFJ2aT1kYnhrKuvU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148549000,
        "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4c8259fe2368e2b42a",
        "transactionid" : 864253,
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148549000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148549194752025,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1856,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 1856,
        "sysdate" : 1649148549000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148549000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148549194752025,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
      "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "XHB behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "excerpt" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite ... It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "firstSentences" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite transfers. It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "XHB behavior ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "aapOYjbHpiyGWLIj",
        "urihash" : "aapOYjbHpiyGWLIj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.5,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "boundary crossing ; AHB-Lite transfers ; AXI4 transactions",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "boundary crossing ; AHB-Lite transfers ; AXI4 transactions",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148660000,
        "permanentid" : "c472d49da1cad8f4112a27a1c534a6482b696ccfcc3e6f43c5849bd15924",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b441",
        "transactionid" : 864256,
        "title" : "XHB behavior ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148657000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148657441046158,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 340,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 340,
        "sysdate" : 1649148657000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/xhb-behavior?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148657441046158,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
        "syscollection" : "default"
      },
      "Title" : "XHB behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior",
      "Excerpt" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite ... It contains the following sections: Burst conversions. 1KB boundary crossing.",
      "FirstSentences" : "XHB behavior This section describes the behavior of the XHB and how AXI4 transactions convert to AHB-Lite transfers. It contains the following sections: Burst conversions. 1KB boundary crossing."
    }, {
      "title" : "1KB boundary crossing",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "excerpt" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as ...",
      "firstSentences" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as follows: For ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "1KB boundary crossing ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "wmTZKK1LpNdPlyAA",
        "urihash" : "wmTZKK1LpNdPlyAA",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "bursts ; boundaries ; AXI transactions ; first address ; sets HTRANS ; conversion ; INCR8 ; INCR4",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "bursts ; boundaries ; AXI transactions ; first address ; sets HTRANS ; conversion ; INCR8 ; INCR4",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148660000,
        "permanentid" : "7735fcc43c8e6a56c38c2991ab2b848d5ec418a440c24722b91627427c3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b443",
        "transactionid" : 864256,
        "title" : "1KB boundary crossing ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148656000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148656666657372,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 699,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 699,
        "sysdate" : 1649148656000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148660000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148656666657372,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
        "syscollection" : "default"
      },
      "Title" : "1KB boundary crossing",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/1kb-boundary-crossing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/1kb-boundary-crossing",
      "Excerpt" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as ...",
      "FirstSentences" : "1KB boundary crossing The AHB-Lite protocol requires that bursts do not cross 1KB boundaries. Since AXI4 transactions can cross a 1KB boundary, the XHB converts the AHB-Lite bursts as follows: For ..."
    }, {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "excerpt" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. ... XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional ... See Clocks. Reset signal.",
      "firstSentences" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. Figure 2.2. XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional extension signals. See AXI4 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "document_number" : "ddi0523",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3525069",
          "sysurihash" : "AFJ2aT1kYnhrKuvU",
          "urihash" : "AFJ2aT1kYnhrKuvU",
          "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1422963890000,
          "topparentid" : 3525069,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531916000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148549000,
          "permanentid" : "8db4812641ed9891ab17d0acf1b773db85b17e1bffd5f67765d75783cf8c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4c8259fe2368e2b42a",
          "transactionid" : 864253,
          "title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual ",
          "products" : [ "CoreLink XHB-400 Bridge" ],
          "date" : 1649148549000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0523:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148549194752025,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1856,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148425487,
          "syssize" : 1856,
          "sysdate" : 1649148549000,
          "haslayout" : "1",
          "topparent" : "3525069",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3525069,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148549000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0523/a/?lang=en",
          "modified" : 1639139218000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148549194752025,
          "uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en",
        "Excerpt" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge Technical Reference Manual Copyright 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "ddi0523",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3525069",
        "sysurihash" : "ilcz3x8U0hNñL8mq",
        "urihash" : "ilcz3x8U0hNñL8mq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1422963890000,
        "topparentid" : 3525069,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531916000,
        "sysconcepts" : "interface signals ; AMBA protocols",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3525069,
        "parentitem" : "5e908e4c8259fe2368e2b42a",
        "concepts" : "interface signals ; AMBA protocols",
        "documenttype" : "html",
        "isattachment" : "3525069",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148632000,
        "permanentid" : "da264beac90a3abc16929cf2daf4eed9ceffb501a8117a72cd9bdc28e88c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b44a",
        "transactionid" : 864255,
        "title" : "Interfaces ",
        "products" : [ "CoreLink XHB-400 Bridge" ],
        "date" : 1649148632000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0523:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148632661271217,
        "sysisattachment" : "3525069",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3525069,
        "size" : 380,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148425487,
        "syssize" : 380,
        "sysdate" : 1649148632000,
        "haslayout" : "1",
        "topparent" : "3525069",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3525069,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148632000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0523/a/functional-description/interfaces?lang=en",
        "modified" : 1639139218000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148632661271217,
        "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/interfaces",
      "Excerpt" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. ... XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional ... See Clocks. Reset signal.",
      "FirstSentences" : "Interfaces Figure 2.2 shows the XHB-400 external interfaces. Figure 2.2. XHB-400 interfaces The XHB-400 interfaces are: AMBA protocols that include some additional extension signals. See AXI4 ..."
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Address alignment ",
      "document_number" : "ddi0523",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3525069",
      "sysurihash" : "1T4xx8promCrekPQ",
      "urihash" : "1T4xx8promCrekPQ",
      "sysuri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1422963890000,
      "topparentid" : 3525069,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531916000,
      "sysconcepts" : "AHB-Lite transfer ; address alignment ; transactions ; returns SLVERR ; memory locations ; system error ; byte-strobes ; BRESP",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3525069,
      "parentitem" : "5e908e4c8259fe2368e2b42a",
      "concepts" : "AHB-Lite transfer ; address alignment ; transactions ; returns SLVERR ; memory locations ; system error ; byte-strobes ; BRESP",
      "documenttype" : "html",
      "isattachment" : "3525069",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148682000,
      "permanentid" : "962916a70d3816ab238cdaea836c94cacea52a1362a9fa11259fc8a03dd3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b447",
      "transactionid" : 864256,
      "title" : "Address alignment ",
      "products" : [ "CoreLink XHB-400 Bridge" ],
      "date" : 1649148682000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0523:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148682089908444,
      "sysisattachment" : "3525069",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3525069,
      "size" : 722,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148425487,
      "syssize" : 722,
      "sysdate" : 1649148682000,
      "haslayout" : "1",
      "topparent" : "3525069",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3525069,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink AXI4 to AHB-Lite XHB-400 Bridge.",
      "wordcount" : 63,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148682000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
      "modified" : 1639139218000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148682089908444,
      "uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
      "syscollection" : "default"
    },
    "Title" : "Address alignment",
    "Uri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0523/a/functional-description/xhb-behavior/address-alignment?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0523/a/en/functional-description/xhb-behavior/address-alignment",
    "Excerpt" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs ... For read transactions, if the XHB receives an unaligned ARADDR value, then it aligns the ...",
    "FirstSentences" : "Address alignment The AHB-Lite protocol does not support unaligned transfers so the XHB performs address alignment. For read transactions, if the XHB receives an unaligned ARADDR value, then it ..."
  }, {
    "title" : "SMC memory initialization",
    "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
    "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
      "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "HTKqTlMKðHusEQYi",
        "urihash" : "HTKqTlMKðHusEQYi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148620000,
        "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b6a",
        "transactionid" : 864255,
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148620000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148620441325411,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1960,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 1960,
        "sysdate" : 1649148620000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 148,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148620000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148620441325411,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
      "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "BDE5N0jñArðñUf16",
        "urihash" : "BDE5N0jñArðñUf16",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "functional operation ; major components",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "functional operation ; major components",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148677000,
        "permanentid" : "73e8ff46b711adf4648b5756d810d3fd09a5d9fe9b3dd0c577dd57bd5503",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b81",
        "transactionid" : 864256,
        "title" : "Functional Overview ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148677000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148677728238643,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 307,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 307,
        "sysdate" : 1649148677000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148677000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148677728238643,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
    }, {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "UEAx8oaLEMUfiññm",
        "urihash" : "UEAx8oaLEMUfiññm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
        "systransactionid" : 864256,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; maximum latency ; round-robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; maximum latency ; round-robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148657000,
        "permanentid" : "dfc418b69091f96f22c89664058efcb34f73d4e558fb016d4a3958b4c98f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b88",
        "transactionid" : 864256,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148649000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148649877763859,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 1198,
        "sysdate" : 1649148649000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148657000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview/dmc?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148649877763859,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC functional operation",
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "excerpt" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter ... DMC functional operation SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter operation Memory manager operation APB slave interface operation Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "document_number" : "ddi0392",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494387",
          "sysurihash" : "HTKqTlMKðHusEQYi",
          "urihash" : "HTKqTlMKðHusEQYi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "systransactionid" : 864255,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1182954205000,
          "topparentid" : 3494387,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376143000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148620000,
          "permanentid" : "d6d1348f829a1f42a14b7e6a2b33a726d92f4ad9b583358ec98a1a36c28c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2dcf88295d1e18d38b6a",
          "transactionid" : 864255,
          "title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649148620000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0392:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148620441325411,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1960,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148373901,
          "syssize" : 1960,
          "sysdate" : 1649148620000,
          "haslayout" : "1",
          "topparent" : "3494387",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494387,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
          "wordcount" : 148,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148620000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0392/b/?lang=en",
          "modified" : 1639049736000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148620441325411,
          "uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en",
        "Excerpt" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "PrimeCell AHB DDR and NAND Memory Controller (PL244) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMC functional operation ",
        "document_number" : "ddi0392",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494387",
        "sysurihash" : "DBo7u4JNTKvwCrt9",
        "urihash" : "DBo7u4JNTKvwCrt9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1182954205000,
        "topparentid" : 3494387,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376143000,
        "sysconcepts" : "interface operation ; usage model ; Power-down support ; Miscellaneous signals ; Clocking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3494387,
        "parentitem" : "5e8e2dcf88295d1e18d38b6a",
        "concepts" : "interface operation ; usage model ; Power-down support ; Miscellaneous signals ; Clocking",
        "documenttype" : "html",
        "isattachment" : "3494387",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148646000,
        "permanentid" : "e300d7808a0f5254411a338533cfed9f1158f80f7bd0ea88802270daa787",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2dcf88295d1e18d38b9c",
        "transactionid" : 864255,
        "title" : "DMC functional operation ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649148646000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0392:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148646671158457,
        "sysisattachment" : "3494387",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494387,
        "size" : 348,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148373901,
        "syssize" : 348,
        "sysdate" : 1649148646000,
        "haslayout" : "1",
        "topparent" : "3494387",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494387,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148646000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
        "modified" : 1639049736000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148646671158457,
        "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
        "syscollection" : "default"
      },
      "Title" : "DMC functional operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/functional-overview/dmc-functional-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/functional-overview/dmc-functional-operation",
      "Excerpt" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter ... DMC functional operation SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC functional operation This section describes: Clocking and resets Miscellaneous signals DMC slave interface Arbiter operation Memory manager operation APB slave interface operation Memory ..."
    } ],
    "totalNumberOfChildResults" : 91,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "SMC memory initialization ",
      "document_number" : "ddi0392",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494387",
      "sysurihash" : "HzcqowYRTjNZdLMr",
      "urihash" : "HzcqowYRTjNZdLMr",
      "sysuri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
      "systransactionid" : 864256,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1182954205000,
      "topparentid" : 3494387,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376143000,
      "sysconcepts" : "memory initialization ; chip select ; show the sequence of events",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3494387,
      "parentitem" : "5e8e2dcf88295d1e18d38b6a",
      "concepts" : "memory initialization ; chip select ; show the sequence of events",
      "documenttype" : "html",
      "isattachment" : "3494387",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148678000,
      "permanentid" : "ff30baa20b6a470345ed572fa50c833684192b78c9185f363de3bf9cbbf6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2dd088295d1e18d38c22",
      "transactionid" : 864256,
      "title" : "SMC memory initialization ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649148678000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0392:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148678267767475,
      "sysisattachment" : "3494387",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3494387,
      "size" : 492,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148373901,
      "syssize" : 492,
      "sysdate" : 1649148678000,
      "haslayout" : "1",
      "topparent" : "3494387",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494387,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and NAND Memory Controller.",
      "wordcount" : 45,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148678000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "modified" : 1639049736000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148678267767475,
      "uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
      "syscollection" : "default"
    },
    "Title" : "SMC memory initialization",
    "Uri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0392/b/device-driver-requirements/smc-memory-initialization?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0392/b/en/device-driver-requirements/smc-memory-initialization",
    "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must ... NAND memory devices only require the memory controller registers to be updated with ...",
    "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.4 show the sequence of events that a device driver must carry out to initialize the memory controller. NAND memory devices only require the memory ..."
  }, {
    "title" : "ARM926EJ-S Development Chip Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "excerpt" : "However, there is no guarantee that interference will not occur in a particular ... Note ... All rights reserved. iii ... iv ... Copyright © 2004, 2006 ARM Limited. ... About this document",
    "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited. All rights reserved. ARM DDI 0287B ii ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM926EJ-S Development Chip Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "4FG1euUbWiuWhY83",
        "urihash" : "4FG1euUbWiuWhY83",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263e88295d1e18d37acb",
        "transactionid" : 861224,
        "title" : "ARM926EJ-S Development Chip Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822121007234,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742500,
        "syssize" : 3044,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822121007234,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Development Chip Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "ARM926EJ-S Development Chip Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "4FG1euUbWiuWhY83",
        "urihash" : "4FG1euUbWiuWhY83",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263e88295d1e18d37acb",
        "transactionid" : 861224,
        "title" : "ARM926EJ-S Development Chip Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822121007234,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3044,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742500,
        "syssize" : 3044,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 235,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822121007234,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM926EJ-S Development Chip Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
      "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    }, {
      "title" : "Full-compliance mode",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "excerpt" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot ... The operations requiring support code are: Any CDP operation involving a subnormal ...",
      "firstSentences" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot be processed according to the IEEE 754 standard use support code for assistance. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Development Chip Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
          "document_number" : "ddi0287",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490542",
          "sysurihash" : "4FG1euUbWiuWhY83",
          "urihash" : "4FG1euUbWiuWhY83",
          "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180626487000,
          "topparentid" : 3490542,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374206000,
          "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715822000,
          "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263e88295d1e18d37acb",
          "transactionid" : 861224,
          "title" : "ARM926EJ-S Development Chip Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715822000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0287:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715822121007234,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3044,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715742500,
          "syssize" : 3044,
          "sysdate" : 1648715822000,
          "haslayout" : "1",
          "topparent" : "3490542",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490542,
          "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
          "wordcount" : 235,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715822000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0287/b/?lang=en",
          "modified" : 1638978300000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715822121007234,
          "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Development Chip Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Full-compliance mode ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "yIe9XFñn6HZXvALñ",
        "urihash" : "yIe9XFñn6HZXvALñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "sysconcepts" : "Flush-to-Zero mode ; support code ; trap handler ; register ; determines ; float-to-integer conversion ; underflow condition ; subnormal input",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3490542,
        "parentitem" : "5e8e263e88295d1e18d37acb",
        "concepts" : "Flush-to-Zero mode ; support code ; trap handler ; register ; determines ; float-to-integer conversion ; underflow condition ; subnormal input",
        "documenttype" : "html",
        "isattachment" : "3490542",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "432f0a46c9b52b012fec90373478af3255d8d9048a67f62552ed33929a17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e264088295d1e18d37c83",
        "transactionid" : 861224,
        "title" : "Full-compliance mode ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822117375004,
        "sysisattachment" : "3490542",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490542,
        "size" : 1667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742451,
        "syssize" : 1667,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822117375004,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
        "syscollection" : "default"
      },
      "Title" : "Full-compliance mode",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/arm-vector-floating-point-coprocessor--vfp9-/modes-of-operation/full-compliance-mode",
      "Excerpt" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot ... The operations requiring support code are: Any CDP operation involving a subnormal ...",
      "FirstSentences" : "Full-compliance mode When the VFP9-S coprocessor is in Full-compliance mode, all operations that cannot be processed according to the IEEE 754 standard use support code for assistance. The ..."
    }, {
      "title" : "Synchronous Serial Port (SSP)",
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "excerpt" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development ... It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "firstSentences" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development chip. It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM926EJ-S Development Chip Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "firstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
          "document_number" : "ddi0287",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490542",
          "sysurihash" : "4FG1euUbWiuWhY83",
          "urihash" : "4FG1euUbWiuWhY83",
          "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "systransactionid" : 861224,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180626487000,
          "topparentid" : 3490542,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374206000,
          "sysconcepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; development chip ; harmful interference ; equipment ; radio ; receiving ; conformance ; communications ; television reception ; frequency energy ; terms of the agreement ; installation ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715822000,
          "permanentid" : "5f6a5ca92117d20709cdbdaa44f26bd3cdb479061ede7c01383d9eb58382",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263e88295d1e18d37acb",
          "transactionid" : 861224,
          "title" : "ARM926EJ-S Development Chip Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715822000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0287:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715822121007234,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3044,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715742500,
          "syssize" : 3044,
          "sysdate" : 1648715822000,
          "haslayout" : "1",
          "topparent" : "3490542",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490542,
          "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
          "wordcount" : 235,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715822000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0287/b/?lang=en",
          "modified" : 1638978300000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715822121007234,
          "uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM926EJ-S Development Chip Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. The right to use, copy and disclose this document may be subject to license ... ARM926EJ-S Development Chip Reference Manual Arm9",
        "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Synchronous Serial Port (SSP) ",
        "document_number" : "ddi0287",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490542",
        "sysurihash" : "quTX5No10OmJ2EGp",
        "urihash" : "quTX5No10OmJ2EGp",
        "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
        "systransactionid" : 861224,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180626487000,
        "topparentid" : 3490542,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374206000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3490542,
        "parentitem" : "5e8e263e88295d1e18d37acb",
        "documenttype" : "html",
        "isattachment" : "3490542",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715822000,
        "permanentid" : "8cd085b729fab898e0fa929f156d21277870ceaf9b75cb8cf24a8429faba",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e264088295d1e18d37c41",
        "transactionid" : 861224,
        "title" : "Synchronous Serial Port (SSP) ",
        "products" : [ "Arm9" ],
        "date" : 1648715822000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0287:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715822112929172,
        "sysisattachment" : "3490542",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490542,
        "size" : 258,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715742402,
        "syssize" : 258,
        "sysdate" : 1648715822000,
        "haslayout" : "1",
        "topparent" : "3490542",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490542,
        "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
        "wordcount" : 27,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715822000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
        "modified" : 1638978300000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715822112929172,
        "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
        "syscollection" : "default"
      },
      "Title" : "Synchronous Serial Port (SSP)",
      "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0287/b/controllers-and-peripherals/synchronous-serial-port--ssp-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/controllers-and-peripherals/synchronous-serial-port--ssp-",
      "Excerpt" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development ... It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ...",
      "FirstSentences" : "Chapter 14. Synchronous Serial Port (SSP) This chapter describes the SSP in the ARM926PXP development chip. It contains the following sections: About the ARM PrimeCell SSP (PL022) Functional ..."
    } ],
    "totalNumberOfChildResults" : 218,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM926EJ-S Development Chip Reference Manual ",
      "document_number" : "ddi0287",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490542",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V35ðJswYIlwRPqeG",
      "urihash" : "V35ðJswYIlwRPqeG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
      "systransactionid" : 861224,
      "copyright" : "Copyright © 2004, 2006 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180626487000,
      "topparentid" : 3490542,
      "numberofpages" : 332,
      "sysconcepts" : "development chip ; configurations ; controller ; peripherals ; signals ; counters ; registers ; system controller ; ARM926EJ ; frequencies ; bursts ; AHB ; memory ; applications ; wait states ; track DBGACK",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3490542,
      "parentitem" : "5e8e263e88295d1e18d37acb",
      "concepts" : "development chip ; configurations ; controller ; peripherals ; signals ; counters ; registers ; system controller ; ARM926EJ ; frequencies ; bursts ; AHB ; memory ; applications ; wait states ; track DBGACK",
      "documenttype" : "pdf",
      "isattachment" : "3490542",
      "sysindexeddate" : 1648715825000,
      "permanentid" : "2e655df91b34be97cce569c37f59e13609d0f57691c4475b30eeca11c862",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e264188295d1e18d37d3f",
      "transactionid" : 861224,
      "title" : "ARM926EJ-S Development Chip Reference Manual ",
      "date" : 1648715825000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0287:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715825365116053,
      "sysisattachment" : "3490542",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490542,
      "size" : 2396988,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715745586,
      "syssize" : 2396988,
      "sysdate" : 1648715825000,
      "topparent" : "3490542",
      "author" : "ARM Limited",
      "label_version" : "1.0",
      "systopparentid" : 3490542,
      "content_description" : "This document provides an overview of the ARM926PXP development chip and a description of the modules in it.",
      "wordcount" : 4645,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715825000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715825365116053,
      "uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM926EJ-S Development Chip Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e264188295d1e18d37d3f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0287/b/en/pdf/DDI0287B_arm926ejs_dev_chip_technical_reference_manual.pdf",
    "Excerpt" : "However, there is no guarantee that interference will not occur in a particular ... Note ... All rights reserved. iii ... iv ... Copyright © 2004, 2006 ARM Limited. ... About this document",
    "FirstSentences" : "ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited. All rights reserved. ARM DDI 0287B ii ARM926EJ-S Development Chip Reference Manual Copyright © 2004, 2006 ARM Limited."
  }, {
    "title" : "External clocks",
    "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "firstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreTile Express A5x2 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "pmt17Tftv6e0MdPq",
        "urihash" : "pmt17Tftv6e0MdPq",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148488000,
        "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df199f",
        "transactionid" : 864252,
        "title" : "CoreTile Express A5x2 Technical Reference Manual ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148487000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148487985344164,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3058,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 3058,
        "sysdate" : 1649148487000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 241,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148488000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148487985344164,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreTile Express A5x2 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
      "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Clocks",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "firstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocks ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "arf24S21ZM3PNtUS",
        "urihash" : "arf24S21ZM3PNtUS",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "daughterboard clocks ; subsections",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "daughterboard clocks ; subsections",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148644000,
        "permanentid" : "e5c3b0968b83364aa78565de8235df34e1953789ef549b7433c12d6e3255",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19be",
        "transactionid" : 864255,
        "title" : "Clocks ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148644000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148644593776354,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 177,
        "sysdate" : 1649148644000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148644000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description/clocks?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148644593776354,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
        "syscollection" : "default"
      },
      "Title" : "Clocks",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks",
      "Excerpt" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5",
      "FirstSentences" : "Clocks This section describes the daughterboard clocks. It contains the following subsections. Overview of clocks Programmable clock generators External clocks. Clocks Cortex-A5"
    }, {
      "title" : "Hardware Description",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "firstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Hardware Description ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "XaGeBhpAgNP2QXf4",
        "urihash" : "XaGeBhpAgNP2QXf4",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "bce3a1659509e3ea91904f7c6a8eeeb4ae59eff427b4b80c2a90515e009f",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19b0",
        "transactionid" : 864255,
        "title" : "Hardware Description ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595410665432,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 435,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 435,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/hardware-description?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595410665432,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
        "syscollection" : "default"
      },
      "Title" : "Hardware Description",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description",
      "Excerpt" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard ... It contains the following sections: Overview of the CoreTile Express A5x2 ...",
      "FirstSentences" : "Chapter 2. Hardware Description This chapter describes the hardware on the CoreTile Express A5x2 daughterboard. It contains the following sections: Overview of the CoreTile Express A5x2 ..."
    }, {
      "title" : "AC characteristics",
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "firstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreTile Express A5x2 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "firstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreTile Express A5x2 Technical Reference Manual ",
          "document_number" : "dui0541",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3634256",
          "sysurihash" : "pmt17Tftv6e0MdPq",
          "urihash" : "pmt17Tftv6e0MdPq",
          "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1365286575000,
          "topparentid" : 3634256,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1588077407000,
          "sysconcepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
          "concepts" : "proprietary notice ; harmful interference ; equipment ; ARM ; radio ; cables ; communications ; receiving antenna ; television reception ; frequency energy ; terms of the agreement ; installation ; daughterboard ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148488000,
          "permanentid" : "a0880a15822d23d4262e10cd73a8c9050ad176a67f88cb4feb99b9bc9bdd",
          "syslanguage" : [ "English" ],
          "itemid" : "5ea8235f9931941038df199f",
          "transactionid" : 864252,
          "title" : "CoreTile Express A5x2 Technical Reference Manual ",
          "products" : [ "Cortex-A5" ],
          "date" : 1649148487000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dui0541:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148487985344164,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3058,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148293891,
          "syssize" : 3058,
          "sysdate" : 1649148487000,
          "haslayout" : "1",
          "topparent" : "3634256",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3634256,
          "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
          "wordcount" : 241,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148488000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dui0541/c/?lang=en",
          "modified" : 1642160733000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148487985344164,
          "uri" : "https://developer.arm.com/documentation/dui0541/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreTile Express A5x2 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed ... Revision History Revision A 28 March 2011 First release Revision B 14 August 2012 ...",
        "FirstSentences" : "CoreTile Express A5x2 Technical Reference Manual Cortex-A5 MPCore (V2P-CA5s) Copyright 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AC characteristics ",
        "document_number" : "dui0541",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3634256",
        "sysurihash" : "gOðbPBKZ79aOR7nn",
        "urihash" : "gOðbPBKZ79aOR7nn",
        "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "systransactionid" : 864255,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1365286575000,
        "topparentid" : 3634256,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1588077407000,
        "sysconcepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
        "attachmentparentid" : 3634256,
        "parentitem" : "5ea8235f9931941038df199f",
        "concepts" : "rising edge ; Output hold ; Input setup ; Cmin ; Cmax ; interface ; Symbol Minimum Maximum ; reference manual",
        "documenttype" : "html",
        "isattachment" : "3634256",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148595000,
        "permanentid" : "0cef894383d43708eb44699afea231f828eb51cfe3b69b3dba94998a95ca",
        "syslanguage" : [ "English" ],
        "itemid" : "5ea8235f9931941038df19e6",
        "transactionid" : 864255,
        "title" : "AC characteristics ",
        "products" : [ "Cortex-A5" ],
        "date" : 1649148595000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dui0541:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148595376085780,
        "sysisattachment" : "3634256",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3634256,
        "size" : 1377,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148293891,
        "syssize" : 1377,
        "sysdate" : 1649148595000,
        "haslayout" : "1",
        "topparent" : "3634256",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3634256,
        "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148595000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
        "modified" : 1642160733000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148595376085780,
        "uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "AC characteristics",
      "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/electrical-specifications/ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/electrical-specifications/ac-characteristics",
      "Excerpt" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 ... For more information on each interface that Table C.1 describes, see the appropriate ...",
      "FirstSentences" : "AC characteristics Table C.1 shows the recommended AC operating characteristics for the Cortex-A5 MPCore test chip. For more information on each interface that Table C.1 describes, see the ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "External clocks ",
      "document_number" : "dui0541",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3634256",
      "sysurihash" : "hwñWzðztStpVu5mð",
      "urihash" : "hwñWzðztStpVu5mð",
      "sysuri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "systransactionid" : 864255,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1365286575000,
      "topparentid" : 3634256,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1588077407000,
      "sysconcepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "navigationhierarchies" : [ "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2582" ],
      "attachmentparentid" : 3634256,
      "parentitem" : "5ea8235f9931941038df199f",
      "concepts" : "motherboard ; clocks ; test chip ; FPGA daughterboard ; AXI ; Technical Reference Manual ; Frequency range ; CLKO",
      "documenttype" : "html",
      "isattachment" : "3634256",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148644000,
      "permanentid" : "cd6a3f43580bc02c3c4717701bb902f234c68cad1fcfa8c6fd8a39fefb28",
      "syslanguage" : [ "English" ],
      "itemid" : "5ea8235f9931941038df19c1",
      "transactionid" : 864255,
      "title" : "External clocks ",
      "products" : [ "Cortex-A5" ],
      "date" : 1649148644000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dui0541:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148644724677183,
      "sysisattachment" : "3634256",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3634256,
      "size" : 860,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148293891,
      "syssize" : 860,
      "sysdate" : 1649148644000,
      "haslayout" : "1",
      "topparent" : "3634256",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3634256,
      "content_description" : "This book is for the CoreTile Express A5x2 daughterboard.",
      "wordcount" : 70,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Cortex-A|Cortex-A5", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A5" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148644000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
      "modified" : 1642160733000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148644724677183,
      "uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
      "syscollection" : "default"
    },
    "Title" : "External clocks",
    "Uri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "PrintableUri" : "https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "ClickUri" : "https://developer.arm.com/documentation/dui0541/c/hardware-description/clocks/external-clocks?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dui0541/c/en/hardware-description/clocks/external-clocks",
    "Excerpt" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 ... Between the CoreTile Express A5x2 daughterboard and the optional FPGA daughterboard ...",
    "FirstSentences" : "External clocks Table 2.3 shows the external bus clocks that connect: Between the CoreTile Express A5x2 daughterboard and the motherboard. Between the CoreTile Express A5x2 daughterboard and the ..."
  }, {
    "title" : "Addressing signals",
    "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "firstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 720T Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM 720T Technical Reference Manual ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oQK9POGRkRcDB4ej",
        "urihash" : "oQK9POGRkRcDB4ej",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "systransactionid" : 864252,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148482000,
        "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3a9f88295d1e18d3a6d3",
        "transactionid" : 864252,
        "title" : "ARM 720T Technical Reference Manual ",
        "products" : [ "ARM720T" ],
        "date" : 1649148482000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148482180585201,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1798,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 1798,
        "sysdate" : 1649148482000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148482000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148482180585201,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 720T Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
      "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
    },
    "childResults" : [ {
      "title" : "Default bus master",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "firstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Default bus master ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "d9uLUf2HxcNjy4Cð",
        "urihash" : "d9uLUf2HxcNjy4Cð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "bus master ; ARM720T ; AREQ signal ; transfer BLOK ; BTRAN",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148562000,
        "permanentid" : "16bd8961a5b2b73ecfd98acbca5c42d17c73102624bfc6a8e55d531b0832",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa188295d1e18d3a7c2",
        "transactionid" : 864254,
        "title" : "Default bus master ",
        "products" : [ "ARM720T" ],
        "date" : 1649148562000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148562232891801,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 468,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 468,
        "sysdate" : 1649148562000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148562000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/default-bus-master?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148562232891801,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
        "syscollection" : "default"
      },
      "Title" : "Default bus master",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/default-bus-master?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/default-bus-master",
      "Excerpt" : "Default bus master Every system must be designed with a single default bus master, which is granted ... The default bus master is responsible for driving the following signals to ensure the ...",
      "FirstSentences" : "Default bus master Every system must be designed with a single default bus master, which is granted when no other bus master is requesting the bus. The default bus master is responsible for ..."
    }, {
      "title" : "ASB bus interface signals",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "firstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ASB bus interface signals ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "oJz1o0j0uñitSv6a",
        "urihash" : "oJz1o0j0uñitSv6a",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "ARM ; controls ; slave ; bus ; signals provided ; Data sampled ; DSEL ; ARM720T",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0ca24b9ffab2143be5e90617dc8d500504de0e005ba7a0afff0651b20358",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7ac",
        "transactionid" : 864254,
        "title" : "ASB bus interface signals ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561885280592,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 522,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561885280592,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
        "syscollection" : "default"
      },
      "Title" : "ASB bus interface signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/asb-bus-interface-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/asb-bus-interface-signals",
      "Excerpt" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: ... Memory request BTRAN[1:0]. Data sampled BD[31:0]. Slave response BERROR BWAIT BLAST.",
      "FirstSentences" : "ASB bus interface signals The signals in the ASB interface can be grouped into four categories: Addressing BA[31:0] BWRITE BSIZE[1:0] BLOK BPROT[1:0]. Memory request BTRAN[1:0]. Data sampled BD[31 ..."
    }, {
      "title" : "Little-endian and big-endian operation",
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "firstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM 720T Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM 720T Technical Reference Manual ",
          "document_number" : "ddi0192",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3507249",
          "sysurihash" : "oQK9POGRkRcDB4ej",
          "urihash" : "oQK9POGRkRcDB4ej",
          "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "systransactionid" : 864252,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1177355678000,
          "topparentid" : 3507249,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586379423000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148482000,
          "permanentid" : "49f2ebb9261b80ed0ab522a1be3c7bbd3cee26a7cc1c603084f878415ef1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3a9f88295d1e18d3a6d3",
          "transactionid" : 864252,
          "title" : "ARM 720T Technical Reference Manual ",
          "products" : [ "ARM720T" ],
          "date" : 1649148482000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0192:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148482180585201,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1798,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148174207,
          "syssize" : 1798,
          "sysdate" : 1649148482000,
          "haslayout" : "1",
          "topparent" : "3507249",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3507249,
          "content_description" : "This document is a technical reference manual for the ARM720T.",
          "wordcount" : 138,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148482000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0192/a/?lang=en",
          "modified" : 1638975410000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148482180585201,
          "uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
          "syscollection" : "default"
        },
        "Title" : "ARM 720T Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en",
        "Excerpt" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM 720T Technical Reference Manual Rev 3 Copyright ARM Limited1997, 1998, 2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Little-endian and big-endian operation ",
        "document_number" : "ddi0192",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3507249",
        "sysurihash" : "EN6WZiyXggOL1Idc",
        "urihash" : "EN6WZiyXggOL1Idc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "systransactionid" : 864254,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1177355678000,
        "topparentid" : 3507249,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586379423000,
        "sysconcepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
        "attachmentparentid" : 3507249,
        "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
        "concepts" : "instructions ; formats ; memory ; big-endian ; little-endian ; Architecture Reference Manual ; control register ; ARM720T treats",
        "documenttype" : "html",
        "isattachment" : "3507249",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148561000,
        "permanentid" : "0a2e536a29acf17083e5830da42881085efff8b1253c2afc7cd1a9db758c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3aa088295d1e18d3a7b9",
        "transactionid" : 864254,
        "title" : "Little-endian and big-endian operation ",
        "products" : [ "ARM720T" ],
        "date" : 1649148561000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0192:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148561724162126,
        "sysisattachment" : "3507249",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3507249,
        "size" : 422,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148174207,
        "syssize" : 422,
        "sysdate" : 1649148561000,
        "haslayout" : "1",
        "topparent" : "3507249",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3507249,
        "content_description" : "This document is a technical reference manual for the ARM720T.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148561000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
        "modified" : 1638975410000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148561724162126,
        "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
        "syscollection" : "default"
      },
      "Title" : "Little-endian and big-endian operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/little-endian-and-big-endian-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/little-endian-and-big-endian-operation",
      "Excerpt" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little- ... Load and store are the only instructions affected by the endianness.",
      "FirstSentences" : "Little-endian and big-endian operation The ARM720T treats words in memory as being stored in big-endian or little-endian format depending on the value of the bigend bit in the control register ( ..."
    } ],
    "totalNumberOfChildResults" : 220,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Addressing signals ",
      "document_number" : "ddi0192",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3507249",
      "sysurihash" : "iaEBH8kjd8B7WTsx",
      "urihash" : "iaEBH8kjd8B7WTsx",
      "sysuri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "systransactionid" : 864254,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1177355678000,
      "topparentid" : 3507249,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586379423000,
      "sysconcepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c3791d71f0e06cc73f812" ],
      "attachmentparentid" : 3507249,
      "parentitem" : "5e8e3a9f88295d1e18d3a6d3",
      "concepts" : "accesses ; addressing signals ; BSIZE ; cycles ; power consumption ; halfword ; bus",
      "documenttype" : "html",
      "isattachment" : "3507249",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148562000,
      "permanentid" : "98e981ab8728de948386d28aa6766b2d7776c3020349f7568cda62e62e43",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3aa088295d1e18d3a7b1",
      "transactionid" : 864254,
      "title" : "Addressing signals ",
      "products" : [ "ARM720T" ],
      "date" : 1649148562000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0192:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148562270324401,
      "sysisattachment" : "3507249",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3507249,
      "size" : 994,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148174207,
      "syssize" : 994,
      "sysdate" : 1649148562000,
      "haslayout" : "1",
      "topparent" : "3507249",
      "label_version" : "3.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3507249,
      "content_description" : "This document is a technical reference manual for the ARM720T.",
      "wordcount" : 91,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM720T" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148562000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0192/a/amba-interface/addressing-signals?lang=en",
      "modified" : 1638975410000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148562270324401,
      "uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
      "syscollection" : "default"
    },
    "Title" : "Addressing signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0192/a/amba-interface/addressing-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0192/a/en/amba-interface/addressing-signals",
    "Excerpt" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is ...",
    "FirstSentences" : "Addressing signals Memory accesses can be read or write, and are differentiated by the signal BWRITE. BWRITE cannot change during a sequential access, so if a read from address A is followed ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "excerpt" : "Accept Q-channel requests when there is no incoming transfer. ... 1 1 0 Generate Error response for incoming transfers. ... AHB5 access control gate Functional description CoreLink SIE-200",
    "firstSentences" : "Functional description The AHB5 Access Control Gate (ACG) IP component can be placed on a clock or power domain boundary to pass or block AHB5 transfers whenever the receiving side of the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "BS6yDDxYMVY0lgDC",
        "urihash" : "BS6yDDxYMVY0lgDC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90990f8259fe2368e2b57e",
        "transactionid" : 861310,
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093441183440,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088307,
        "syssize" : 4272,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093441183440,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "BS6yDDxYMVY0lgDC",
        "urihash" : "BS6yDDxYMVY0lgDC",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90990f8259fe2368e2b57e",
        "transactionid" : 861310,
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093441183440,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088307,
        "syssize" : 4272,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 292,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093441183440,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
      "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
    }, {
      "title" : "Functional description",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "excerpt" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to ... It performs read and write operations with zero wait states. ... Figure 2.15.",
      "firstSentences" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to attach to an AHB5 interface. It performs read and write operations with zero wait states.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "document_number" : "ddi0571",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992561",
          "sysurihash" : "BS6yDDxYMVY0lgDC",
          "urihash" : "BS6yDDxYMVY0lgDC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1497728443000,
          "topparentid" : 4992561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586534671000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720093000,
          "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90990f8259fe2368e2b57e",
          "transactionid" : 861310,
          "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-200" ],
          "date" : 1648720093000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0571:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720093441183440,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720088307,
          "syssize" : 4272,
          "sysdate" : 1648720093000,
          "haslayout" : "1",
          "topparent" : "4992561",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992561,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0571/g/?lang=en",
          "modified" : 1639141401000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720093441183440,
          "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional description ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "5ibCYW0iooV7xRyM",
        "urihash" : "5ibCYW0iooV7xRyM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "wait states ; interface module ; formats ; invariant ; endianness parameter ; synchronous RAM ; memory ; idle ; Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "attachmentparentid" : 4992561,
        "parentitem" : "5e90990f8259fe2368e2b57e",
        "concepts" : "wait states ; interface module ; formats ; invariant ; endianness parameter ; synchronous RAM ; memory ; idle ; Functional",
        "documenttype" : "html",
        "isattachment" : "4992561",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "7821193bbc91e9d9304018969f00a62e9777e247e8351659b533bf002934",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9099108259fe2368e2b61a",
        "transactionid" : 861310,
        "title" : "Functional description ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093417536058,
        "sysisattachment" : "4992561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992561,
        "size" : 857,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088216,
        "syssize" : 857,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 87,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093417536058,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional description",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-to-internal-sram-interface-module/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-to-internal-sram-interface-module/functional-description",
      "Excerpt" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to ... It performs read and write operations with zero wait states. ... Figure 2.15.",
      "FirstSentences" : "Functional description The AHB5 to internal SRAM interface module enables on-chip synchronous RAM blocks to attach to an AHB5 interface. It performs read and write operations with zero wait states."
    }, {
      "title" : "AHB5 bus properties",
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "excerpt" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_ ...",
      "firstSentences" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_Transfers ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "firstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "document_number" : "ddi0571",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992561",
          "sysurihash" : "BS6yDDxYMVY0lgDC",
          "urihash" : "BS6yDDxYMVY0lgDC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1497728443000,
          "topparentid" : 4992561,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586534671000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720093000,
          "permanentid" : "7f08a7a7278107b996856880a7a82e670b5d0bf8cfb3f20b0a277fbf037e",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90990f8259fe2368e2b57e",
          "transactionid" : 861310,
          "title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-200" ],
          "date" : 1648720093000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0571:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720093441183440,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4272,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720088307,
          "syssize" : 4272,
          "sysdate" : 1648720093000,
          "haslayout" : "1",
          "topparent" : "4992561",
          "label_version" : "r3p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992561,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
          "wordcount" : 292,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720093000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0571/g/?lang=en",
          "modified" : 1639141401000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720093441183440,
          "uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 4 March 2016 First release of r0p0 Revision B 24 June 2016 Beta release ...",
        "FirstSentences" : "ARM CoreLink SIE-200 System IP for Embedded Technical Reference Manual Copyright 2016-2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Proprietary Notice This document ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AHB5 bus properties ",
        "document_number" : "ddi0571",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992561",
        "sysurihash" : "7uñVEñOJ8B5DkhñX",
        "urihash" : "7uñVEñOJ8B5DkhñX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1497728443000,
        "topparentid" : 4992561,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586534671000,
        "sysconcepts" : "AHB5 ; wrapper model",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
        "attachmentparentid" : 4992561,
        "parentitem" : "5e90990f8259fe2368e2b57e",
        "concepts" : "AHB5 ; wrapper model",
        "documenttype" : "html",
        "isattachment" : "4992561",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720093000,
        "permanentid" : "9c9c186a00d782787577ec634ec09cff989bc7e0fea6957ef914226d417b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9099118259fe2368e2b750",
        "transactionid" : 861310,
        "title" : "AHB5 bus properties ",
        "products" : [ "CoreLink SIE-200" ],
        "date" : 1648720093000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0571:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720093380002805,
        "sysisattachment" : "4992561",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992561,
        "size" : 493,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720088186,
        "syssize" : 493,
        "sysdate" : 1648720093000,
        "haslayout" : "1",
        "topparent" : "4992561",
        "label_version" : "r3p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992561,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720093000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
        "modified" : 1639141401000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720093380002805,
        "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
        "syscollection" : "default"
      },
      "Title" : "AHB5 bus properties",
      "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ram-wrapper-model/ahb5-bus-properties?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ram-wrapper-model/ahb5-bus-properties",
      "Excerpt" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_ ...",
      "FirstSentences" : "AHB5 bus properties The following table shows the AHB5 properties of the RAM wrapper model Table 2.69. AHB5 properties Property Value Comment Extended_Memory_Types FALSE Not used Secure_Transfers ..."
    } ],
    "totalNumberOfChildResults" : 113,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0571",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992561",
      "sysurihash" : "06QM9Tg9q883veur",
      "urihash" : "06QM9Tg9q883veur",
      "sysuri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1497728443000,
      "topparentid" : 4992561,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586534671000,
      "sysconcepts" : "power domains ; transfers ; ACG ; responses ; clock ; controllers ; requests ; wake-up sequence ; explicitly asked ; IP component ; mode of operation ; Optionally ; transaction ; Functional",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2626" ],
      "attachmentparentid" : 4992561,
      "parentitem" : "5e90990f8259fe2368e2b57e",
      "concepts" : "power domains ; transfers ; ACG ; responses ; clock ; controllers ; requests ; wake-up sequence ; explicitly asked ; IP component ; mode of operation ; Optionally ; transaction ; Functional",
      "documenttype" : "html",
      "isattachment" : "4992561",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720094000,
      "permanentid" : "a0632c6e0b2e2f037e17b04a90ed4a646571996d63211a03fd2ee5e2ab93",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9099108259fe2368e2b631",
      "transactionid" : 861310,
      "title" : "Functional description ",
      "products" : [ "CoreLink SIE-200" ],
      "date" : 1648720094000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0571:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720094617829409,
      "sysisattachment" : "4992561",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4992561,
      "size" : 2052,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720088307,
      "syssize" : 2052,
      "sysdate" : 1648720094000,
      "haslayout" : "1",
      "topparent" : "4992561",
      "label_version" : "r3p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992561,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink SIE-200 System IP for Embedded product.",
      "wordcount" : 136,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200", "System IP|CoreLink Interconnect|CoreLink SIE-200" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-200" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720094000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
      "modified" : 1639141401000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720094617829409,
      "uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0571/g/functional-description/ahb5-access-control-gate/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0571/g/en/functional-description/ahb5-access-control-gate/functional-description",
    "Excerpt" : "Accept Q-channel requests when there is no incoming transfer. ... 1 1 0 Generate Error response for incoming transfers. ... AHB5 access control gate Functional description CoreLink SIE-200",
    "FirstSentences" : "Functional description The AHB5 Access Control Gate (ACG) IP component can be placed on a clock or power domain boundary to pass or block AHB5 transfers whenever the receiving side of the ..."
  }, {
    "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "firstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "ZqMtN2vkmbðchbwh",
        "urihash" : "ZqMtN2vkmbðchbwh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc28729",
        "transactionid" : 864253,
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518869293680,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 5590,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131276,
        "syssize" : 5590,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 377,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518869293680,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
      "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "SYS_FLAG Registers",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "firstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYS_FLAG Registers ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "P3BFZ5w3pL9suanh",
        "urihash" : "P3BFZ5w3pL9suanh",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "flags ; SYS ; reset push ; non-volatile ; volatile",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "121d3172377e6667f287600418dadbbaf749b4da337250e48757ba524912",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800bf3ce30357bc2877f",
        "transactionid" : 864253,
        "title" : "SYS_FLAG Registers ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518822639277,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1838,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131197,
        "syssize" : 1838,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518822639277,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
        "syscollection" : "default"
      },
      "Title" : "SYS_FLAG Registers",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-system-registers/SYS-FLAG-Registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-system-registers/SYS-FLAG-Registers",
      "Excerpt" : "Write 0b1 to clear the associated flag. ... Write 0b1 to set the associated flag. ... Write 0b0 to leave the associated flag unchanged. SYS_FLAG Registers Juno Development Board",
      "FirstSentences" : "SYS_FLAG Registers The SYS_FLAG Registers characteristics are: Purpose Provide two 32-bit registers, SYS_FLAGS and SYS_NVFLAGS, that contain general-purpose flags. The application software defines ..."
    }, {
      "title" : "SYS_POW_A72 Register",
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "printableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "clickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "firstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "printableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "clickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "firstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "document_number" : "100114",
          "document_version" : "0200",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4711024",
          "sysurihash" : "ZqMtN2vkmbðchbwh",
          "urihash" : "ZqMtN2vkmbðchbwh",
          "sysuri" : "https://developer.arm.com/documentation/100114/0200/en",
          "systransactionid" : 864253,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1491918507000,
          "topparentid" : 4711024,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596096523000,
          "sysconcepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
          "concepts" : "arm ; harmful interference ; written agreement ; export laws ; party patents ; equipment ; radio ; provisions ; receiving antenna ; television reception ; frequency energy ; ESD precautions ; internal classification ; Declaration of Conformity The system ; installation ; Non-Confidential",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148518000,
          "permanentid" : "cf29f1cf5c6fd49cbea84496b206ebde6880b44fbb7ebb9c271cdc34d2cb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f22800bf3ce30357bc28729",
          "transactionid" : 864253,
          "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
          "products" : [ "Juno Development Board" ],
          "date" : 1649148518000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100114:0200:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
          "audience" : [ "siliconSpecialists" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148518869293680,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 5590,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649148131276,
          "syssize" : 5590,
          "sysdate" : 1649148518000,
          "haslayout" : "1",
          "topparent" : "4711024",
          "label_version" : "2.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4711024,
          "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
          "wordcount" : 377,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
          "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148518000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100114/0200/?lang=en",
          "modified" : 1635950249000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148518869293680,
          "uri" : "https://developer.arm.com/documentation/100114/0200/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100114/0200/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en",
        "ClickUri" : "https://developer.arm.com/documentation/100114/0200/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is Final, that is for a developed ...",
        "FirstSentences" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright \\u00A9 2015\\u20132017 ARM Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "SYS_POW_A72 Register ",
        "document_number" : "100114",
        "document_version" : "0200",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4711024",
        "sysurihash" : "mðoññqilpacwkNA6",
        "urihash" : "mðoññqilpacwkNA6",
        "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "systransactionid" : 864253,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1491918507000,
        "topparentid" : 4711024,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596096523000,
        "sysconcepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
        "attachmentparentid" : 4711024,
        "parentitem" : "5f22800bf3ce30357bc28729",
        "concepts" : "A72 Register ; SYS ; POW ; assignments ; configurations ; Cortex ; power consumption ; reset ; r2 motherboard ; representation",
        "documenttype" : "html",
        "isattachment" : "4711024",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148518000,
        "permanentid" : "75bc1467259954d971e67250b63360127cf99b3c567b803a725df70d07ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5f22800cf3ce30357bc28799",
        "transactionid" : 864253,
        "title" : "SYS_POW_A72 Register ",
        "products" : [ "Juno Development Board" ],
        "date" : 1649148518000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100114:0200:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
        "audience" : [ "siliconSpecialists" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148518758911270,
        "sysisattachment" : "4711024",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4711024,
        "size" : 1062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649148131213,
        "syssize" : 1062,
        "sysdate" : 1649148518000,
        "haslayout" : "1",
        "topparent" : "4711024",
        "label_version" : "2.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4711024,
        "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
        "wordcount" : 80,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
        "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148518000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
        "modified" : 1635950249000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148518758911270,
        "uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
        "syscollection" : "default"
      },
      "Title" : "SYS_POW_A72 Register",
      "Uri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "ClickUri" : "https://developer.arm.com/documentation/100114/0200/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/Programmers-Model/APB-energy-meter-registers/SYS-POW-A72-Register",
      "Excerpt" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24- ... Usage constraints This register is read-only. ... The following figure shows the bit assignments.",
      "FirstSentences" : "SYS_POW_A72 Register The SYS_POW_A72 Register characteristics are: Purpose Contains a 24-bit representation of the instantaneous power consumption of the Cortex-A72 cluster. Usage constraints This ..."
    } ],
    "totalNumberOfChildResults" : 131,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "document_number" : "100114",
      "document_version" : "0200",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4711024",
      "sysauthor" : "ARM",
      "sysurihash" : "FycTvcM8EUOHtuaK",
      "urihash" : "FycTvcM8EUOHtuaK",
      "sysuri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "keywords" : "versatile express, development boards",
      "systransactionid" : 864253,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1491918507000,
      "topparentid" : 4711024,
      "numberofpages" : 150,
      "sysconcepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "navigationhierarchies" : [ "5eec70d4e24a5e02d07b26b4|5eec7242e24a5e02d07b271a|5eec7261e24a5e02d07b2722" ],
      "attachmentparentid" : 4711024,
      "parentitem" : "5f22800bf3ce30357bc28729",
      "concepts" : "Juno r2 ; V2M ; rear panels ; configuration ; connectors ; microSD card ; subsections ; Location of components ; assignments ; LogicTile daughterboard ; daughterboard ; Related concepts ; controllers ; operating-state ; standby-state ; usage constraints",
      "documenttype" : "pdf",
      "isattachment" : "4711024",
      "sysindexeddate" : 1649148522000,
      "permanentid" : "8fe427fe6bc7ff936603fc570541244311ab10ffa1b7e10fde222087bd09",
      "syslanguage" : [ "English" ],
      "itemid" : "5f22800cf3ce30357bc287e5",
      "transactionid" : 864253,
      "title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual ",
      "subject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "date" : 1649148521000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100114:0200:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists" ],
      "audience" : [ "siliconSpecialists" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148521738829328,
      "sysisattachment" : "4711024",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4711024,
      "size" : 1053164,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649148133540,
      "syssubject" : "This book describes the ARM® Versatile™ Express Juno r2 Development Platform, that is, the V2M‑Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "syssize" : 1053164,
      "sysdate" : 1649148521000,
      "topparent" : "4711024",
      "author" : "ARM",
      "label_version" : "2.0",
      "systopparentid" : 4711024,
      "content_description" : "This book describes the ARM Versatile Express Juno r2 Development Platform, that is, the V2M-Juno r2 motherboard. This development board contains the Juno r2 Development Platform SoC.",
      "wordcount" : 2663,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Tools and Software|Development Board|Juno Development Board" ],
      "navigationhierarchiesproducts" : [ "Tools and Software", "Tools and Software|Development Board", "Tools and Software|Development Board|Juno Development Board" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148522000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148521738829328,
      "uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Versatile Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f22800cf3ce30357bc287e5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100114/0200/en/pdf/arm_versatile_express_juno_r2_development_platform_(v2m_juno_r2)_technical_reference_manual_100114_0200_03_en.pdf",
    "Excerpt" : "DAMAGES. This document consists solely of commercial items. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ... All rights reserved. ... LES-PRE-20349",
    "FirstSentences" : "ARM® Versatile™ Express Juno r2 Development Platform (V2M-Juno r2) Technical Reference Manual Copyright © 2015–2017 ARM Limited or its affiliates. All rights reserved. ARM 100114_0200_03_en ARM® ..."
  }, {
    "title" : "Peripheral-to-memory transaction under SMDMAC flow control",
    "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "excerpt" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising ... Figure B.1. Peripheral-to-memory transaction comprising bursts For transactions comprising single ...",
    "firstSentences" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.1 shows. Figure B.1. Peripheral-to-memory ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
      "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "0XY4tKJGbUtkBcXi",
        "urihash" : "0XY4tKJGbUtkBcXi",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720089000,
        "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3acee",
        "transactionid" : 861310,
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720089000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720089298305610,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2094,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 2094,
        "sysdate" : 1648720089000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720089000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720089298305610,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
      "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Memory-to-peripheral transaction under SMDMAC flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "excerpt" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising ... Figure B.4. Memory-to-peripheral transaction comprising bursts For transactions comprising single ...",
      "firstSentences" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.4 shows. Figure B.4. Memory-to-peripheral ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory-to-peripheral transaction under SMDMAC flow control ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "o6KPðe6aWjYðpQAJ",
        "urihash" : "o6KPðe6aWjYðpQAJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "transactions comprising ; request signal ; shows ; DMA controller ; amount of data ; transfers ; SMDMAC flow",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "transactions comprising ; request signal ; shows ; DMA controller ; amount of data ; transfers ; SMDMAC flow",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720092000,
        "permanentid" : "facbca6b46f3963494066293ad6ae9c3f77073ddcf49b2493543d0b13811",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad55",
        "transactionid" : 861310,
        "title" : "Memory-to-peripheral transaction under SMDMAC flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720092000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720092730002207,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 1132,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 1132,
        "sysdate" : 1648720092000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 63,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720092000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720092730002207,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
        "syscollection" : "default"
      },
      "Title" : "Memory-to-peripheral transaction under SMDMAC flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/memory-to-peripheral-transaction-under-smdmac-flow-control",
      "Excerpt" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising ... Figure B.4. Memory-to-peripheral transaction comprising bursts For transactions comprising single ...",
      "FirstSentences" : "Memory-to-peripheral transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.4 shows. Figure B.4. Memory-to-peripheral ..."
    }, {
      "title" : "DMA response signals",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "excerpt" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA ... You can also use the response signals to indicate whether a complete packet has been ...",
      "firstSentences" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA request signal has completed. You can also use the response signals to indicate whether a complete ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "DMA response signals ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "Yq5u6xEvUlOSG54c",
        "urihash" : "Yq5u6xEvUlOSG54c",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "DMA response ; signals ; terminal count ; peripherals ; complete ; connection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "DMA response ; signals ; terminal count ; peripherals ; complete ; connection",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720090000,
        "permanentid" : "b9640d9b217fae121edb12ffa4392dae5de31544d0c93ac05c9a3d18ad47",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad51",
        "transactionid" : 861310,
        "title" : "DMA response signals ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720090000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720090390262894,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 667,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 667,
        "sysdate" : 1648720090000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/dma-response-signals?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720090390262894,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
        "syscollection" : "default"
      },
      "Title" : "DMA response signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/dma-response-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/dma-response-signals",
      "Excerpt" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA ... You can also use the response signals to indicate whether a complete packet has been ...",
      "FirstSentences" : "DMA response signals The DMA response signals indicate whether the transfer initiated by the DMA request signal has completed. You can also use the response signals to indicate whether a complete ..."
    }, {
      "title" : "Flow control",
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length ...",
      "firstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length before the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "firstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "document_number" : "ddi0218",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3510910",
          "sysurihash" : "0XY4tKJGbUtkBcXi",
          "urihash" : "0XY4tKJGbUtkBcXi",
          "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "systransactionid" : 861310,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260434000,
          "topparentid" : 3510910,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382486000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "ARM Limited ; Proprietary notices ; general maintenance ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648720089000,
          "permanentid" : "c80b8aaffadcdb21925cf83c06abe5a02044c7c98ecf7ec0ba7dfa9bdca7",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e469688295d1e18d3acee",
          "transactionid" : 861310,
          "title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1648720089000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0218:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648720089298305610,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2094,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648720083439,
          "syssize" : 2094,
          "sysdate" : 1648720089000,
          "haslayout" : "1",
          "topparent" : "3510910",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3510910,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648720089000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0218/e/?lang=en",
          "modified" : 1645014235000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648720089298305610,
          "uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Addressing defects and general maintenance. PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual DMA ...",
        "FirstSentences" : "PrimeCell Single Master DMA Controller (PL081) Technical Reference Manual Copyright 2001, 2003-2005 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Flow control ",
        "document_number" : "ddi0218",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3510910",
        "sysurihash" : "zN5sTZOyHatBVli9",
        "urihash" : "zN5sTZOyHatBVli9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
        "systransactionid" : 861310,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260434000,
        "topparentid" : 3510910,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382486000,
        "sysconcepts" : "flow controller ; DMA channel ; peripherals ; packet ; request ; goes active ; transaction ; unknown",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3510910,
        "parentitem" : "5e8e469688295d1e18d3acee",
        "concepts" : "flow controller ; DMA channel ; peripherals ; packet ; request ; goes active ; transaction ; unknown",
        "documenttype" : "html",
        "isattachment" : "3510910",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648720090000,
        "permanentid" : "c3567f8e810cb1cf2016d2f61e04f20107248f656b24a786b9e327fcab87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e469688295d1e18d3ad52",
        "transactionid" : 861310,
        "title" : "Flow control ",
        "products" : [ "DMA Controller" ],
        "date" : 1648720090000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0218:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648720090353624712,
        "sysisattachment" : "3510910",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3510910,
        "size" : 1045,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648720083439,
        "syssize" : 1045,
        "sysdate" : 1648720090000,
        "haslayout" : "1",
        "topparent" : "3510910",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3510910,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648720090000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0218/e/dma-interface/flow-control?lang=en",
        "modified" : 1645014235000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648720090353624712,
        "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
        "syscollection" : "default"
      },
      "Title" : "Flow control",
      "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/flow-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/flow-control",
      "Excerpt" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length ...",
      "FirstSentences" : "Flow control The peripheral that controls the length of the packet is known as the flow controller. The flow controller is usually the SMDMAC, where software programs the packet length before the ..."
    } ],
    "totalNumberOfChildResults" : 43,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Peripheral-to-memory transaction under SMDMAC flow control ",
      "document_number" : "ddi0218",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3510910",
      "sysurihash" : "lapCdvmMDðLJAnsE",
      "urihash" : "lapCdvmMDðLJAnsE",
      "sysuri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
      "systransactionid" : 861310,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158260434000,
      "topparentid" : 3510910,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382486000,
      "sysconcepts" : "transactions comprising ; request signals ; bursts ; shows ; amount of data ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3510910,
      "parentitem" : "5e8e469688295d1e18d3acee",
      "concepts" : "transactions comprising ; request signals ; bursts ; shows ; amount of data ; transfers",
      "documenttype" : "html",
      "isattachment" : "3510910",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648720092000,
      "permanentid" : "5651cfa3ce4f74b4e97b824ea50e267116f8b69f75f5c7acbc0da52766b9",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e469688295d1e18d3ad54",
      "transactionid" : 861310,
      "title" : "Peripheral-to-memory transaction under SMDMAC flow control ",
      "products" : [ "DMA Controller" ],
      "date" : 1648720092000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0218:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648720092806522254,
      "sysisattachment" : "3510910",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3510910,
      "size" : 1046,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648720083439,
      "syssize" : 1046,
      "sysdate" : 1648720092000,
      "haslayout" : "1",
      "topparent" : "3510910",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3510910,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Single Master DMA Controller (PL081) (SMDMAC).",
      "wordcount" : 60,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648720092000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
      "modified" : 1645014235000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648720092806522254,
      "uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
      "syscollection" : "default"
    },
    "Title" : "Peripheral-to-memory transaction under SMDMAC flow control",
    "Uri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0218/e/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0218/e/en/dma-interface/transfer-types/peripheral-to-memory-transaction-under-smdmac-flow-control",
    "Excerpt" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising ... Figure B.1. Peripheral-to-memory transaction comprising bursts For transactions comprising single ...",
    "FirstSentences" : "Peripheral-to-memory transaction under SMDMAC flow control For transactions comprising bursts, use the burst request signal DMACBREQ, as Figure B.1 shows. Figure B.1. Peripheral-to-memory ..."
  }, {
    "title" : "AXI responses",
    "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "excerpt" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped ... AXI responses CoreSight STM-500",
    "firstSentences" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped requests. AXI responses CoreSight STM-500",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
      "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "C3xZvsQ2JxPCo3n9",
        "urihash" : "C3xZvsQ2JxPCo3n9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715732000,
        "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed60daa596235e81f47",
        "transactionid" : 861222,
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715732000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715732751037845,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1919,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 1919,
        "sysdate" : 1648715732000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 145,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715732000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715732751037845,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "syscollection" : "default"
      },
      "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
      "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
      "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "Invariant-timing packets and overflow",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "excerpt" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port ... If there is not enough space for the generated packet in the STM buffer, the STM ...",
      "firstSentences" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port location on the software stimulus interface, the STM immediately accepts the access, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Invariant-timing packets and overflow ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "JSOaadt6taSeSdNO",
        "urihash" : "JSOaadt6taSeSdNO",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
        "systransactionid" : 861223,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "MERR packet ; buffers ; regardless ; stimulus ; invariant-timing ; master ID ; discarded transactions ; invariant timing ; trace output ; port location",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "MERR packet ; buffers ; regardless ; stimulus ; invariant-timing ; master ID ; discarded transactions ; invariant timing ; trace output ; port location",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715766000,
        "permanentid" : "567b85c0133e0893d1cd0fa524c522d1ce6ebf4f95d6742d1ac3a935076a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed70daa596235e81f77",
        "transactionid" : 861223,
        "title" : "Invariant-timing packets and overflow ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715766000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715766409812258,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 1055,
        "sysdate" : 1648715766000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 86,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715766000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715766409812258,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
        "syscollection" : "default"
      },
      "Title" : "Invariant-timing packets and overflow",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/Invariant-timing-packets-and-overflow",
      "Excerpt" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port ... If there is not enough space for the generated packet in the STM buffer, the STM ...",
      "FirstSentences" : "Invariant-timing packets and overflow If you perform a write access to an invariant-timing stimulus port location on the software stimulus interface, the STM immediately accepts the access, ..."
    }, {
      "title" : "Override using auto-flush",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "excerpt" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits ... To override this behavior, program the STMAUXCR.FIFOAF bit with 0b1, which enables ...",
      "firstSentences" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits, without waiting for sufficient data to complete a 64-bit transaction. To override this ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Override using auto-flush ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "gDGAuhSWyrðILRgc",
        "urihash" : "gDGAuhSWyrðILRgc",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "ATB transactions ; auto-flush ; FIFOs ; packets ; nibbles ; entries empty ; alignment",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "ATB transactions ; auto-flush ; FIFOs ; packets ; nibbles ; entries empty ; alignment",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715737000,
        "permanentid" : "f67b36f08335b8a0b0361ac899f2363bd9aad64505587ffc7c0f49bfbf36",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed70daa596235e81f7f",
        "transactionid" : 861222,
        "title" : "Override using auto-flush ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715737000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715737244129653,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 919,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 919,
        "sysdate" : 1648715737000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715737000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715737244129653,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
        "syscollection" : "default"
      },
      "Title" : "Override using auto-flush",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Buffer-flushing/Override-using-auto-flush?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Buffer-flushing/Override-using-auto-flush",
      "Excerpt" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits ... To override this behavior, program the STMAUXCR.FIFOAF bit with 0b1, which enables ...",
      "FirstSentences" : "Override using auto-flush You can enable the STM to output ATB transactions that are smaller than 64 bits, without waiting for sufficient data to complete a 64-bit transaction. To override this ..."
    }, {
      "title" : "Clocking and resets",
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock. ... Clocking and resets CoreSight STM-500",
      "firstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock. Resets. Clocking and resets CoreSight STM-500",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "firstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "document_number" : "ddi0528",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524868",
          "sysurihash" : "C3xZvsQ2JxPCo3n9",
          "urihash" : "C3xZvsQ2JxPCo3n9",
          "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "systransactionid" : 861222,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1403688147000,
          "topparentid" : 3524868,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594912470000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715732000,
          "permanentid" : "38024fb2f37292bae354619981dc9c85cefd1e3d5a79325e47cbd1a4c6d7",
          "syslanguage" : [ "English" ],
          "itemid" : "5f106ed60daa596235e81f47",
          "transactionid" : 861222,
          "title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual ",
          "products" : [ "CoreSight STM-500" ],
          "date" : 1648715732000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0528:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715732751037845,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1919,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715681674,
          "syssize" : 1919,
          "sysdate" : 1648715732000,
          "haslayout" : "1",
          "topparent" : "3524868",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524868,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
          "wordcount" : 145,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715732000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0528/b/?lang=en",
          "modified" : 1639139326000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715732751037845,
          "uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
          "syscollection" : "default"
        },
        "Title" : "Revision r0p1 - ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en",
        "Excerpt" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright ... All rights reserved. ... Other brands and names mentioned herein may be the trademarks of their respective ...",
        "FirstSentences" : "ARM CoreSight STM-500 System Trace Macrocell Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Clocking and resets ",
        "document_number" : "ddi0528",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524868",
        "sysurihash" : "bgTJpoykXMqsbaew",
        "urihash" : "bgTJpoykXMqsbaew",
        "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
        "systransactionid" : 861222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1403688147000,
        "topparentid" : 3524868,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594912470000,
        "sysconcepts" : "clock",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
        "attachmentparentid" : 3524868,
        "parentitem" : "5f106ed60daa596235e81f47",
        "concepts" : "clock",
        "documenttype" : "html",
        "isattachment" : "3524868",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715736000,
        "permanentid" : "0175fae58b58ddbaa491f2e7a900c79d7d42bc981ddc2161c4c37ae17624",
        "syslanguage" : [ "English" ],
        "itemid" : "5f106ed60daa596235e81f66",
        "transactionid" : 861222,
        "title" : "Clocking and resets ",
        "products" : [ "CoreSight STM-500" ],
        "date" : 1648715736000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0528:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715736612904286,
        "sysisattachment" : "3524868",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524868,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715681674,
        "syssize" : 130,
        "sysdate" : 1648715736000,
        "haslayout" : "1",
        "topparent" : "3524868",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524868,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715736000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
        "modified" : 1639139326000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715736612904286,
        "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
        "syscollection" : "default"
      },
      "Title" : "Clocking and resets",
      "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Clocking-and-resets?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Clocking-and-resets",
      "Excerpt" : "Clocking and resets The following sections describe the STM clock and resets: Clock. ... Clocking and resets CoreSight STM-500",
      "FirstSentences" : "Clocking and resets The following sections describe the STM clock and resets: Clock. Resets. Clocking and resets CoreSight STM-500"
    } ],
    "totalNumberOfChildResults" : 88,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AXI responses ",
      "document_number" : "ddi0528",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524868",
      "sysurihash" : "113ñAvhXLhPaLWc4",
      "urihash" : "113ñAvhXLhPaLWc4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
      "systransactionid" : 861223,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1403688147000,
      "topparentid" : 3524868,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594912470000,
      "sysconcepts" : "responses ; dropped requests ; error conditions ; trace output ; transfers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b2661" ],
      "attachmentparentid" : 3524868,
      "parentitem" : "5f106ed60daa596235e81f47",
      "concepts" : "responses ; dropped requests ; error conditions ; trace output ; transfers",
      "documenttype" : "html",
      "isattachment" : "3524868",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715771000,
      "permanentid" : "c582e1afb3d4931661a27b1cd188984c8aa601a083e9865ee55f4186270b",
      "syslanguage" : [ "English" ],
      "itemid" : "5f106ed70daa596235e81f72",
      "transactionid" : 861223,
      "title" : "AXI responses ",
      "products" : [ "CoreSight STM-500" ],
      "date" : 1648715771000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0528:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715771763640181,
      "sysisattachment" : "3524868",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3524868,
      "size" : 187,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715681674,
      "syssize" : 187,
      "sysdate" : 1648715771000,
      "haslayout" : "1",
      "topparent" : "3524868",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524868,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight STM-500 System Trace Macrocell.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500", "CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight STM-500" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715771000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
      "modified" : 1639139326000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715771763640181,
      "uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
      "syscollection" : "default"
    },
    "Title" : "AXI responses",
    "Uri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0528/b/Functional-Description/Extended-stimulus-port-interface/AXI-responses?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0528/b/en/Functional-Description/Extended-stimulus-port-interface/AXI-responses",
    "Excerpt" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped ... AXI responses CoreSight STM-500",
    "FirstSentences" : "AXI responses The STM gives an OKAY response for all transfers. The trace output indicates error conditions during STM operation, such as dropped requests. AXI responses CoreSight STM-500"
  }, {
    "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "excerpt" : "21 September 2018 ... 18 November 2018 ... 11 June 2020 ... 28 October 2020 ... Non-Confidential Proprietary Notice ... Confidentiality ... Non-Confidential ... First EAC release of r1p3",
    "firstSentences" : "Arm® CoreLink™ CMN-600 Coherent Mesh Network Revision: r3p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100180_0302_01_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "document_number" : "100180",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4412223",
        "sysurihash" : "OuF1ZAIm4y10xEJv",
        "urihash" : "OuF1ZAIm4y10xEJv",
        "sysuri" : "https://developer.arm.com/documentation/100180/0302/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1608731563000,
        "topparentid" : 4412223,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608733211000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649083386000,
        "permanentid" : "8ee23d0f73c21b8b94f4bc37cf87dc19106aee09a258e2234627b7fba7c0",
        "syslanguage" : [ "English" ],
        "itemid" : "5fe3521b89a395015c28e483",
        "transactionid" : 863734,
        "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "products" : [ "CoreLink CMN-600" ],
        "date" : 1649083386000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100180:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083386784243055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083268275,
        "syssize" : 230,
        "sysdate" : 1649083386000,
        "haslayout" : "1",
        "topparent" : "4412223",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4412223,
        "content_description" : "This book is for the Arm CoreLink CMN-600 Coherent Mesh Network product.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083386000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100180/0302/?lang=en",
        "modified" : 1636097599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083386784243055,
        "uri" : "https://developer.arm.com/documentation/100180/0302/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "Excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "document_number" : "100180",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4412223",
        "sysurihash" : "OuF1ZAIm4y10xEJv",
        "urihash" : "OuF1ZAIm4y10xEJv",
        "sysuri" : "https://developer.arm.com/documentation/100180/0302/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1608731563000,
        "topparentid" : 4412223,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1608733211000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649083386000,
        "permanentid" : "8ee23d0f73c21b8b94f4bc37cf87dc19106aee09a258e2234627b7fba7c0",
        "syslanguage" : [ "English" ],
        "itemid" : "5fe3521b89a395015c28e483",
        "transactionid" : 863734,
        "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
        "products" : [ "CoreLink CMN-600" ],
        "date" : 1649083386000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100180:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083386784243055,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 230,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083268275,
        "syssize" : 230,
        "sysdate" : 1649083386000,
        "haslayout" : "1",
        "topparent" : "4412223",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4412223,
        "content_description" : "This book is for the Arm CoreLink CMN-600 Coherent Mesh Network product.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083386000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100180/0302/?lang=en",
        "modified" : 1636097599000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083386784243055,
        "uri" : "https://developer.arm.com/documentation/100180/0302/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100180/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100180/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100180/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en",
      "Excerpt" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm CoreLink CMN-600 Coherent Mesh Network Technical ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
      "document_number" : "100180",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4412223",
      "sysauthor" : "ARM",
      "sysurihash" : "QO1csWfo6JGñcS6ñ",
      "urihash" : "QO1csWfo6JGñcS6ñ",
      "sysuri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 863734,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1608731563000,
      "topparentid" : 4412223,
      "numberofpages" : 1215,
      "sysconcepts" : "assignments ; lower register ; usage constraints ; higher register ; first non-configuration ; access targeting ; configurations ; registers ; phys ; transactions ; qos ; written permission ; sam ; ha ; identification information ; highest priority",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f21e24a5e02d07b261c|5eec6f21e24a5e02d07b261d" ],
      "attachmentparentid" : 4412223,
      "parentitem" : "5fe3521b89a395015c28e483",
      "concepts" : "assignments ; lower register ; usage constraints ; higher register ; first non-configuration ; access targeting ; configurations ; registers ; phys ; transactions ; qos ; written permission ; sam ; ha ; identification information ; highest priority",
      "documenttype" : "pdf",
      "isattachment" : "4412223",
      "sysindexeddate" : 1649083389000,
      "permanentid" : "f614a4234229f2a4633863aa82b8e230acd976b3fc4b6888a47872ec2d59",
      "syslanguage" : [ "English" ],
      "itemid" : "5fe3521b89a395015c28e485",
      "transactionid" : 863734,
      "title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual ",
      "subject" : "This book is for the Arm® CoreLink CMN-600 Coherent Mesh Network product.",
      "date" : 1649083388000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100180:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083388348636667,
      "sysisattachment" : "4412223",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4412223,
      "size" : 6646342,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083270801,
      "syssubject" : "This book is for the Arm® CoreLink CMN-600 Coherent Mesh Network product.",
      "syssize" : 6646342,
      "sysdate" : 1649083388000,
      "topparent" : "4412223",
      "author" : "ARM",
      "label_version" : "r3p2",
      "systopparentid" : 4412223,
      "content_description" : "This book is for the Arm CoreLink CMN-600 Coherent Mesh Network product.",
      "wordcount" : 6670,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600", "System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Coherent Mesh Network Family|CoreLink CMN-600" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083389000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083388348636667,
      "uri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreLink CMN-600 Coherent Mesh Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fe3521b89a395015c28e485",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100180/0302/en/pdf/corelink_cmn600_technical_reference_manual_100180_0302_01_en.pdf",
    "Excerpt" : "21 September 2018 ... 18 November 2018 ... 11 June 2020 ... 28 October 2020 ... Non-Confidential Proprietary Notice ... Confidentiality ... Non-Confidential ... First EAC release of r1p3",
    "FirstSentences" : "Arm® CoreLink™ CMN-600 Coherent Mesh Network Revision: r3p2 Technical Reference Manual Copyright © 2016–2018, 2020 Arm Limited or its affiliates. All rights reserved. 100180_0302_01_en Arm® ..."
  }, {
    "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "excerpt" : "Change ... Document History Second documentation release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "ARM® Cortex®-A57 MPCore Processor Revision: r1p3 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI0488H ARM DDI0488H ARM® Cortex®-A57 MPCore Processor",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "hoobr5qqMJhfT5LG",
        "urihash" : "hoobr5qqMJhfT5LG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083373000,
        "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b98c8052b1608760676",
        "transactionid" : 863734,
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083373000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083373927051443,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097262,
        "syssize" : 4507,
        "sysdate" : 1649083373000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083373000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083373927051443,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "hoobr5qqMJhfT5LG",
        "urihash" : "hoobr5qqMJhfT5LG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083373000,
        "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b98c8052b1608760676",
        "transactionid" : 863734,
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083373000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083373927051443,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097262,
        "syssize" : 4507,
        "sysdate" : 1649083373000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 297,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083373000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083373927051443,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0488",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990720",
          "sysurihash" : "hoobr5qqMJhfT5LG",
          "urihash" : "hoobr5qqMJhfT5LG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1454362509000,
          "topparentid" : 4990720,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523032000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083373000,
          "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906b98c8052b1608760676",
          "transactionid" : 863734,
          "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1649083373000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0488:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083373927051443,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083097262,
          "syssize" : 4507,
          "sysdate" : 1649083373000,
          "haslayout" : "1",
          "topparent" : "4990720",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990720,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083373000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0488/h/?lang=en",
          "modified" : 1639136932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083373927051443,
          "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "8cDvCemPoJ6KbGU3",
        "urihash" : "8cDvCemPoJ6KbGU3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A57",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990720,
        "parentitem" : "5e906b98c8052b1608760676",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A57",
        "documenttype" : "html",
        "isattachment" : "4990720",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083369000,
        "permanentid" : "52a3d91942bbda96291d6e960b538749048d0e063a27c695c61509e32b48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b9ec8052b1608760a7f",
        "transactionid" : 863734,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083369000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083369686151041,
        "sysisattachment" : "4990720",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990720,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097246,
        "syssize" : 383,
        "sysdate" : 1649083369000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083369000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083369686151041,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/aarch32-unpredictable-behaviors/debug-unpredictable-behaviors/execute-instruction-at-a-given-el-when-the-corresponding-edeccr-bit-is-1-and-halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    }, {
      "title" : "CTI Integration Test Channel In Acknowledge register",
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "excerpt" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: ... Usage constraints Accessible through the internal memory-mapped interface and the ... [3:0]",
      "firstSentences" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: Purpose Provides direct control of the channel in acknowledge signals. Usage constraints Accessible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "document_number" : "ddi0488",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4990720",
          "sysurihash" : "hoobr5qqMJhfT5LG",
          "urihash" : "hoobr5qqMJhfT5LG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1454362509000,
          "topparentid" : 4990720,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586523032000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; Non-Confidential ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083373000,
          "permanentid" : "018488ae463f2fd57a0b0a577905a1fc726d9cf2dbba91fcd278f8124879",
          "syslanguage" : [ "English" ],
          "itemid" : "5e906b98c8052b1608760676",
          "transactionid" : 863734,
          "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A57" ],
          "date" : 1649083373000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0488:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083373927051443,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083097262,
          "syssize" : 4507,
          "sysdate" : 1649083373000,
          "haslayout" : "1",
          "topparent" : "4990720",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4990720,
          "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
          "wordcount" : 297,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083373000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0488/h/?lang=en",
          "modified" : 1639136932000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083373927051443,
          "uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A57 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CTI Integration Test Channel In Acknowledge register ",
        "document_number" : "ddi0488",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4990720",
        "sysurihash" : "Cvs2slK7I55NfCðv",
        "urihash" : "Cvs2slK7I55NfCðv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1454362509000,
        "topparentid" : 4990720,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586523032000,
        "sysconcepts" : "register summary ; access conditions ; assignments ; interface ; power domain ; RO WO ; internal memory-mapped ; Usage constraints ; direct control ; Integration Test",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
        "attachmentparentid" : 4990720,
        "parentitem" : "5e906b98c8052b1608760676",
        "concepts" : "register summary ; access conditions ; assignments ; interface ; power domain ; RO WO ; internal memory-mapped ; Usage constraints ; direct control ; Integration Test",
        "documenttype" : "html",
        "isattachment" : "4990720",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083369000,
        "permanentid" : "b2b8fe0c054d534a3ac63a794368b98f6a88084ae7ad5de101857419acc4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e906b9dc8052b1608760967",
        "transactionid" : 863734,
        "title" : "CTI Integration Test Channel In Acknowledge register ",
        "products" : [ "Cortex-A57" ],
        "date" : 1649083369000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0488:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083369596836795,
        "sysisattachment" : "4990720",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4990720,
        "size" : 886,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083097219,
        "syssize" : 886,
        "sysdate" : 1649083369000,
        "haslayout" : "1",
        "topparent" : "4990720",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4990720,
        "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
        "wordcount" : 71,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083369000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
        "modified" : 1639136932000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083369596836795,
        "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
        "syscollection" : "default"
      },
      "Title" : "CTI Integration Test Channel In Acknowledge register",
      "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0488/h/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/cross-trigger/cross-trigger-register-descriptions/cti-integration-test-channel-in-acknowledge-register",
      "Excerpt" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: ... Usage constraints Accessible through the internal memory-mapped interface and the ... [3:0]",
      "FirstSentences" : "CTI Integration Test Channel In Acknowledge register The CTIITCHINACK characteristics are: Purpose Provides direct control of the channel in acknowledge signals. Usage constraints Accessible ..."
    } ],
    "totalNumberOfChildResults" : 552,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
      "document_number" : "ddi0488",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4990720",
      "sysauthor" : "ARM",
      "sysurihash" : "BvftY4AFlsOHBkhg",
      "urihash" : "BvftY4AFlsOHBkhg",
      "sysuri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
      "systransactionid" : 863734,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1454362509000,
      "topparentid" : 4990720,
      "numberofpages" : 577,
      "sysconcepts" : "assignments ; register summary ; instructions ; configurations ; reset ; registers ; usage constraints ; AArch32 states ; memory-mapped interfaces ; maintenance operations ; power domains ; accessibility ; EL1 ; A57 processors ; interfaces ; Cryptography engine",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b256a" ],
      "attachmentparentid" : 4990720,
      "parentitem" : "5e906b98c8052b1608760676",
      "concepts" : "assignments ; register summary ; instructions ; configurations ; reset ; registers ; usage constraints ; AArch32 states ; memory-mapped interfaces ; maintenance operations ; power domains ; accessibility ; EL1 ; A57 processors ; interfaces ; Cryptography engine",
      "documenttype" : "pdf",
      "isattachment" : "4990720",
      "sysindexeddate" : 1649083373000,
      "permanentid" : "1a7e3ed8a6128c44def57a66026ed069720b930b0fe73dec038280e3aef8",
      "syslanguage" : [ "English" ],
      "itemid" : "5e906b9fc8052b1608760b6b",
      "transactionid" : 863734,
      "title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual ",
      "subject" : "This document describes the ARM® Cortex®-A57 processor.",
      "date" : 1649083373000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0488:h:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083373135804587,
      "sysisattachment" : "4990720",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4990720,
      "size" : 3002982,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083102639,
      "syssubject" : "This document describes the ARM® Cortex®-A57 processor.",
      "syssize" : 3002982,
      "sysdate" : 1649083373000,
      "topparent" : "4990720",
      "author" : "ARM",
      "label_version" : "r1p3",
      "systopparentid" : 4990720,
      "content_description" : "This book is the Technical Reference Manual (TRM) for the Cortex-A57 MPCore processor.",
      "wordcount" : 6059,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A57", "Cortex-A|Cortex-A57" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A57" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083373000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083373135804587,
      "uri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A57 MPCore Processor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e906b9fc8052b1608760b6b",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0488/h/en/pdf/DDI0488H_cortex_a57_mpcore_trm.pdf",
    "Excerpt" : "Change ... Document History Second documentation release for r1p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "ARM® Cortex®-A57 MPCore Processor Revision: r1p3 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI0488H ARM DDI0488H ARM® Cortex®-A57 MPCore Processor"
  }, {
    "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "firstSentences" : "Cortex-A7 NEON Media Processing Engine Revision: r0p5 Technical Reference Manual Copyright © 2011-2013 ARM. All rights reserved. ARM DDI 0462F (ID051113) ARM DDI 0462F ID051113 Cortex-A7 NEON ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "gyfCnSKOrnepPqZw",
        "urihash" : "gyfCnSKOrnepPqZw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083364000,
        "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fab7ac3233011edae24",
        "transactionid" : 863734,
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083364000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083364680067608,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227086,
        "syssize" : 2135,
        "sysdate" : 1649083364000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083364000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083364680067608,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "gyfCnSKOrnepPqZw",
        "urihash" : "gyfCnSKOrnepPqZw",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083364000,
        "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fab7ac3233011edae24",
        "transactionid" : 863734,
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083364000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083364680067608,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2135,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227086,
        "syssize" : 2135,
        "sysdate" : 1649083364000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 164,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083364000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083364680067608,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
      "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    }, {
      "title" : "Programmers Model",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "excerpt" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. ... Register summary.",
      "firstSentences" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. Advanced SIMD and VFP register access. Register ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0462",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3513326",
          "sysurihash" : "gyfCnSKOrnepPqZw",
          "urihash" : "gyfCnSKOrnepPqZw",
          "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311644000,
          "topparentid" : 3513326,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604751275000,
          "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083364000,
          "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa68fab7ac3233011edae24",
          "transactionid" : 863734,
          "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649083364000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0462:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083364680067608,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2135,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083227086,
          "syssize" : 2135,
          "sysdate" : 1649083364000,
          "haslayout" : "1",
          "topparent" : "3513326",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3513326,
          "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083364000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0462/f/?lang=en",
          "modified" : 1639132363000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083364680067608,
          "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Programmers Model ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "NAtFRXYtqnxnnsSb",
        "urihash" : "NAtFRXYtqnxnnsSb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "register ; Advanced SIMD ; programmers model",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3513326,
        "parentitem" : "5fa68fab7ac3233011edae24",
        "concepts" : "register ; Advanced SIMD ; programmers model",
        "documenttype" : "html",
        "isattachment" : "3513326",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083360000,
        "permanentid" : "e571826605ddc7409cc10a9c0bcd5295ee22846380e4559411b6fee8e984",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fac7ac3233011edae35",
        "transactionid" : 863734,
        "title" : "Programmers Model ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083360000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083360275166981,
        "sysisattachment" : "3513326",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3513326,
        "size" : 255,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227070,
        "syssize" : 255,
        "sysdate" : 1649083360000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083360000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/Programmers-Model?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083360275166981,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
        "syscollection" : "default"
      },
      "Title" : "Programmers Model",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model",
      "Excerpt" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. ... Register summary.",
      "FirstSentences" : "Programmers Model This chapter describes the Cortex-A7 NEON MPE programmers model. It contains the following sections: About the programmers model. Advanced SIMD and VFP register access. Register ..."
    }, {
      "title" : "Media and VFP Feature Register 1",
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "excerpt" : "[19:16] A_SIMD SPFP Advanced SIMD single-precision operations supported. ... [15:12] A_SIMD integer Advanced SIMD integer operations supported. ... [11:8] ... Value is 0x1. [7:4]",
      "firstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Together with MVFR0, describes the features that the NEON MPE provides. Usage constraints This register is: Only accessible ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "firstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "document_number" : "ddi0462",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3513326",
          "sysurihash" : "gyfCnSKOrnepPqZw",
          "urihash" : "gyfCnSKOrnepPqZw",
          "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "systransactionid" : 863734,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1368311644000,
          "topparentid" : 3513326,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1604751275000,
          "sysconcepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
          "concepts" : "proprietary notice ; ARM ; u00AE ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083364000,
          "permanentid" : "c8553a8181224b7382932cab927eb107bbacaa9c2a12799dd0a7fa1df6aa",
          "syslanguage" : [ "English" ],
          "itemid" : "5fa68fab7ac3233011edae24",
          "transactionid" : 863734,
          "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
          "products" : [ "Cortex-A7" ],
          "date" : 1649083364000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0462:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083364680067608,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2135,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649083227086,
          "syssize" : 2135,
          "sysdate" : 1649083364000,
          "haslayout" : "1",
          "topparent" : "3513326",
          "label_version" : "r0p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3513326,
          "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
          "wordcount" : 164,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083364000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0462/f/?lang=en",
          "modified" : 1639132363000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083364680067608,
          "uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
          "syscollection" : "default"
        },
        "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en",
        "Excerpt" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "FirstSentences" : "Cortex\\u2122-A7 NEON\\u2122 Media Processing Engine Technical Reference Manual Revision: r0p5 Copyright \\u00A9 2011-2013 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Media and VFP Feature Register 1 ",
        "document_number" : "ddi0462",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3513326",
        "sysurihash" : "ZJzIZ5IHOJpsðHzZ",
        "urihash" : "ZJzIZ5IHOJpsðHzZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
        "systransactionid" : 863734,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1368311644000,
        "topparentid" : 3513326,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1604751275000,
        "sysconcepts" : "Advanced SIMD ; register access ; configurations ; CP11 ; CP10 ; shows the MVFR1 ; assignments ; arithmetic operations ; privileged modes ; Non-secure state ; Usage constraints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
        "attachmentparentid" : 3513326,
        "parentitem" : "5fa68fab7ac3233011edae24",
        "concepts" : "Advanced SIMD ; register access ; configurations ; CP11 ; CP10 ; shows the MVFR1 ; assignments ; arithmetic operations ; privileged modes ; Non-secure state ; Usage constraints",
        "documenttype" : "html",
        "isattachment" : "3513326",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083359000,
        "permanentid" : "b5723d31c7ee8f8ecd0efaf377bd05a7a9704c52b0fb84656d49a161a7c5",
        "syslanguage" : [ "English" ],
        "itemid" : "5fa68fac7ac3233011edae3f",
        "transactionid" : 863734,
        "title" : "Media and VFP Feature Register 1 ",
        "products" : [ "Cortex-A7" ],
        "date" : 1649083359000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0462:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083359631121687,
        "sysisattachment" : "3513326",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3513326,
        "size" : 1572,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649083227054,
        "syssize" : 1572,
        "sysdate" : 1649083359000,
        "haslayout" : "1",
        "topparent" : "3513326",
        "label_version" : "r0p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3513326,
        "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083359000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
        "modified" : 1639132363000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083359631121687,
        "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
        "syscollection" : "default"
      },
      "Title" : "Media and VFP Feature Register 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0462/f/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/Programmers-Model/Register-descriptions/Media-and-VFP-Feature-Register-1",
      "Excerpt" : "[19:16] A_SIMD SPFP Advanced SIMD single-precision operations supported. ... [15:12] A_SIMD integer Advanced SIMD integer operations supported. ... [11:8] ... Value is 0x1. [7:4]",
      "FirstSentences" : "Media and VFP Feature Register 1 The MVFR1 characteristics are: Purpose Together with MVFR0, describes the features that the NEON MPE provides. Usage constraints This register is: Only accessible ..."
    } ],
    "totalNumberOfChildResults" : 13,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
      "document_number" : "ddi0462",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3513326",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "VGYPlPivG7Eugr8K",
      "urihash" : "VGYPlPivG7Eugr8K",
      "sysuri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
      "keywords" : "Cortex-A, NEON",
      "systransactionid" : 863734,
      "copyright" : "Copyright ©€2011-2013 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1368311644000,
      "topparentid" : 3513326,
      "numberofpages" : 26,
      "sysconcepts" : "Advanced SIMD ; books ; vector operations ; ID register ; ARM ; documentation ; Cortex ; Instruction exception ; digital audio ; third parties ; extensions ; architecture ; publications ; coprocessors ; Adobe Acrobat ; active-LOW",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580", "5eec6e37e24a5e02d07b2559|5eec6e60e24a5e02d07b2580" ],
      "attachmentparentid" : 3513326,
      "parentitem" : "5fa68fab7ac3233011edae24",
      "concepts" : "Advanced SIMD ; books ; vector operations ; ID register ; ARM ; documentation ; Cortex ; Instruction exception ; digital audio ; third parties ; extensions ; architecture ; publications ; coprocessors ; Adobe Acrobat ; active-LOW",
      "documenttype" : "pdf",
      "isattachment" : "3513326",
      "sysindexeddate" : 1649083366000,
      "permanentid" : "e48e610b8b77efe1faea7b619c51d40ec4bcdca15d55170b4e625482586c",
      "syslanguage" : [ "English" ],
      "itemid" : "5fa68fac7ac3233011edae44",
      "transactionid" : 863734,
      "title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual ",
      "subject" : "The Cortex-A7 MPE implementation extends the Cortex-A7 functionality to provide full support for the ARMVector Floating-Point v4 (VFPv4) and the Advanced SIMD instruction sets.",
      "date" : 1649083366000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0462:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083366187024270,
      "sysisattachment" : "3513326",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3513326,
      "size" : 331901,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083228299,
      "syssubject" : "The Cortex-A7 MPE implementation extends the Cortex-A7 functionality to provide full support for the ARMVector Floating-Point v4 (VFPv4) and the Advanced SIMD instruction sets.",
      "syssize" : 331901,
      "sysdate" : 1649083366000,
      "topparent" : "3513326",
      "author" : "ARM Limited",
      "label_version" : "r0p5",
      "systopparentid" : 3513326,
      "content_description" : "This book is for the Cortex-A7 NEON Media Processing Engine (MPE). The book describes the external functionality of the Cortex-A7 NEON MPE.",
      "wordcount" : 875,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A7", "Cortex-A|Cortex-A7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A7" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083366000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083366187024270,
      "uri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-A7 NEON Media Processing Engine Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5fa68fac7ac3233011edae44",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0462/f/en/pdf/DDI0462F_cortex_a7_neon_mpe_r0p5_trm.pdf",
    "Excerpt" : "Neither the whole nor any part of the information contained in, or the product ... Product Status The information in this document is final, that is for a developed ... Web Address ... 1.1",
    "FirstSentences" : "Cortex-A7 NEON Media Processing Engine Revision: r0p5 Technical Reference Manual Copyright © 2011-2013 ARM. All rights reserved. ARM DDI 0462F (ID051113) ARM DDI 0462F ID051113 Cortex-A7 NEON ..."
  }, {
    "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
    "uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "firstSentences" : "ARM® CoreLink™ NIC-450 Network Interconnect Revision: r0p0 Technical Overview Copyright © 2016 ARM Limited or its affiliates. All rights reserved. ARM 100459_0000_01_en ARM® CoreLink™ NIC-450 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "v9NI3QAl1nPfXgwk",
        "urihash" : "v9NI3QAl1nPfXgwk",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715668000,
        "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5805",
        "transactionid" : 861220,
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1648715668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715668508470156,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4176,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715666954,
        "syssize" : 4176,
        "sysdate" : 1648715668000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "wordcount" : 277,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715668508470156,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "v9NI3QAl1nPfXgwk",
        "urihash" : "v9NI3QAl1nPfXgwk",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715668000,
        "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5805",
        "transactionid" : 861220,
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1648715668000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715668508470156,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4176,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715666954,
        "syssize" : 4176,
        "sysdate" : 1648715668000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "wordcount" : 277,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715668000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715668508470156,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
      "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    }, {
      "title" : "ADB-400 key features",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "excerpt" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features ... You can use the ADB-400 AMBA Domain Bridge as two different types of bridges: A ... A clock bridge.",
      "firstSentences" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features depending on how it is being utilized. You can use the ADB-400 AMBA Domain Bridge as two different types of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "document_number" : "100459",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454624",
          "sysurihash" : "v9NI3QAl1nPfXgwk",
          "urihash" : "v9NI3QAl1nPfXgwk",
          "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1487074891000,
          "topparentid" : 3454624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585324899000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715668000,
          "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2363b471823cb9de5805",
          "transactionid" : 861220,
          "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "products" : [ "CoreLink NIC-450" ],
          "date" : 1648715668000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100459:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715668508470156,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4176,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715666954,
          "syssize" : 4176,
          "sysdate" : 1648715668000,
          "haslayout" : "1",
          "topparent" : "3454624",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454624,
          "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
          "wordcount" : 277,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715668000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100459/0000/?lang=en",
          "modified" : 1636367233000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715668508470156,
          "uri" : "https://developer.arm.com/documentation/100459/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ADB-400 key features ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "W2XfbpVnBYL45vow",
        "urihash" : "W2XfbpVnBYL45vow",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
        "systransactionid" : 785786,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "ADB ; synchronizers ; Presence ; powerdown functionality ; output registers ; FIFO depths ; Address widths ; AXI4",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "attachmentparentid" : 3454624,
        "parentitem" : "5e7e2363b471823cb9de5805",
        "concepts" : "ADB ; synchronizers ; Presence ; powerdown functionality ; output registers ; FIFO depths ; Address widths ; AXI4",
        "documenttype" : "html",
        "isattachment" : "3454624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644607070000,
        "permanentid" : "0d080ba09fed27e4913984a595683c60527eae1d457c82f94f7acda7070d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de5819",
        "transactionid" : 785786,
        "title" : "ADB-400 key features ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1644607070000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644607070201061670,
        "sysisattachment" : "3454624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454624,
        "size" : 1015,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644607063522,
        "syssize" : 1015,
        "sysdate" : 1644607070000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644607070000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644607070201061670,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
        "syscollection" : "default"
      },
      "Title" : "ADB-400 key features",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/nic-450-components/adb-400-amba-domain-bridge/adb-400-key-features",
      "Excerpt" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features ... You can use the ADB-400 AMBA Domain Bridge as two different types of bridges: A ... A clock bridge.",
      "FirstSentences" : "ADB-400 key features The CoreLink ADB-400 AMBA Domain Bridge has different features depending on how it is being utilized. You can use the ADB-400 AMBA Domain Bridge as two different types of ..."
    }, {
      "title" : "About the CoreLink NIC-450 Network Interconnect",
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "printableUri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "clickUri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "excerpt" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library ... The CoreLink NIC-450 Network Interconnect is a bundle of key interconnect IP that ...",
      "firstSentences" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library of highly configurable and multi-power domain tools. The CoreLink NIC-450 Network ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "firstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "document_number" : "100459",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3454624",
          "sysurihash" : "v9NI3QAl1nPfXgwk",
          "urihash" : "v9NI3QAl1nPfXgwk",
          "sysuri" : "https://developer.arm.com/documentation/100459/0000/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1487074891000,
          "topparentid" : 3454624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585324899000,
          "sysconcepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
          "concepts" : "Non-Confidential ; r0p0 ; Confidentiality ; patents ; implementations ; arm ; written agreement ; export laws ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; trademark-usage-guidelines ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715668000,
          "permanentid" : "99d124d81d842e961c898acf9eec3d68e871d586d33bbdbf14ab652b1871",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2363b471823cb9de5805",
          "transactionid" : 861220,
          "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
          "products" : [ "CoreLink NIC-450" ],
          "date" : 1648715668000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100459:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715668508470156,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4176,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715666954,
          "syssize" : 4176,
          "sysdate" : 1648715668000,
          "haslayout" : "1",
          "topparent" : "3454624",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3454624,
          "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
          "wordcount" : 277,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715668000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100459/0000/?lang=en",
          "modified" : 1636367233000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715668508470156,
          "uri" : "https://developer.arm.com/documentation/100459/0000/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
        "Uri" : "https://developer.arm.com/documentation/100459/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/100459/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink NIC-450 Network Interconnect Technical ...",
        "FirstSentences" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview Copyright 2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the CoreLink NIC-450 Network Interconnect ",
        "document_number" : "100459",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3454624",
        "sysurihash" : "HLW9q0dRv9ukooig",
        "urihash" : "HLW9q0dRv9ukooig",
        "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
        "systransactionid" : 785786,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1487074891000,
        "topparentid" : 3454624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585324899000,
        "sysconcepts" : "CoreLink NIC ; network ; configurability ; Domain Bridge ; IP ; Advanced Quality ; design requirements ; employs algorithms ; low-power interfaces ; Low Power Distributor ; bundle of key ; optimization",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
        "attachmentparentid" : 3454624,
        "parentitem" : "5e7e2363b471823cb9de5805",
        "concepts" : "CoreLink NIC ; network ; configurability ; Domain Bridge ; IP ; Advanced Quality ; design requirements ; employs algorithms ; low-power interfaces ; Low Power Distributor ; bundle of key ; optimization",
        "documenttype" : "html",
        "isattachment" : "3454624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644607068000,
        "permanentid" : "4971fbfd999d665521a84a160431036fc840dc03597be4b3121e72676e5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2363b471823cb9de580b",
        "transactionid" : 785786,
        "title" : "About the CoreLink NIC-450 Network Interconnect ",
        "products" : [ "CoreLink NIC-450" ],
        "date" : 1644607067000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100459:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644607067621648944,
        "sysisattachment" : "3454624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3454624,
        "size" : 1216,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644607063522,
        "syssize" : 1216,
        "sysdate" : 1644607067000,
        "haslayout" : "1",
        "topparent" : "3454624",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3454624,
        "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644607068000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
        "modified" : 1636367233000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644607067621648944,
        "uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
        "syscollection" : "default"
      },
      "Title" : "About the CoreLink NIC-450 Network Interconnect",
      "Uri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "ClickUri" : "https://developer.arm.com/documentation/100459/0000/introduction/about-the-corelink-nic-450-network-interconnect?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/introduction/about-the-corelink-nic-450-network-interconnect",
      "Excerpt" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library ... The CoreLink NIC-450 Network Interconnect is a bundle of key interconnect IP that ...",
      "FirstSentences" : "About the CoreLink NIC-450 Network Interconnect The ARM CoreLink NIC-450 Network Interconnect is a library of highly configurable and multi-power domain tools. The CoreLink NIC-450 Network ..."
    } ],
    "totalNumberOfChildResults" : 18,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
      "document_number" : "100459",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3454624",
      "sysauthor" : "ARM",
      "sysurihash" : "ZL4UhCDIBzNV6ðe3",
      "urihash" : "ZL4UhCDIBzNV6ðe3",
      "sysuri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
      "keywords" : "Network Interconnect, NIC-450, NIC-400, Interconnect, Corelink",
      "systransactionid" : 861220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1487074891000,
      "topparentid" : 3454624,
      "numberofpages" : 28,
      "sysconcepts" : "configurations ; networks ; implementations ; interfaces ; CoreLink ; NIC ; CoreLink NIC ; arm ; documentation ; third parties ; books ; written agreement ; export laws ; provisions ; optimization ; integrators",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|5eec6f22e24a5e02d07b2624" ],
      "attachmentparentid" : 3454624,
      "parentitem" : "5e7e2363b471823cb9de5805",
      "concepts" : "configurations ; networks ; implementations ; interfaces ; CoreLink ; NIC ; CoreLink NIC ; arm ; documentation ; third parties ; books ; written agreement ; export laws ; provisions ; optimization ; integrators",
      "documenttype" : "pdf",
      "isattachment" : "3454624",
      "sysindexeddate" : 1648715669000,
      "permanentid" : "f88d1f2671e2a9221098c4d341984d4a147a9a6e906bfac615ed5b5d4de4",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2363b471823cb9de5825",
      "transactionid" : 861220,
      "title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview ",
      "subject" : "This book is for the ARM® CoreLink NIC-450 Network Interconnect.",
      "date" : 1648715669000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100459:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715669485781080,
      "sysisattachment" : "3454624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3454624,
      "size" : 456042,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715668255,
      "syssubject" : "This book is for the ARM® CoreLink NIC-450 Network Interconnect.",
      "syssize" : 456042,
      "sysdate" : 1648715669000,
      "topparent" : "3454624",
      "author" : "ARM",
      "label_version" : "r0p0",
      "systopparentid" : 3454624,
      "content_description" : "This book is for the ARM CoreLink NIC-450 Network Interconnect.",
      "wordcount" : 1031,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450", "System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink NIC-450" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715669000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715669485781080,
      "uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink NIC-450 Network Interconnect Technical Overview",
    "Uri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e2363b471823cb9de5825",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100459/0000/en/pdf/corelink_nic450_network_interconnect_technical_overview_100459_0000_01_en.pdf",
    "Excerpt" : "English version of this document and any translation, the terms of the English ... ARM Limited. Company 02557590 registered in England. 110 Fulbourn Road, Cambridge, England CB1 9NJ.",
    "FirstSentences" : "ARM® CoreLink™ NIC-450 Network Interconnect Revision: r0p0 Technical Overview Copyright © 2016 ARM Limited or its affiliates. All rights reserved. ARM 100459_0000_01_en ARM® CoreLink™ NIC-450 ..."
  }, {
    "title" : "Introduction",
    "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "clickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "excerpt" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options ...",
    "firstSentences" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options Product ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "LL50ð9QgXtScñSdP",
        "urihash" : "LL50ð9QgXtScñSdP",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715654000,
        "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c761",
        "transactionid" : 861220,
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715654000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715654231992447,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4477,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 4477,
        "sysdate" : 1648715654000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 299,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715654000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715654231992447,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
    },
    "childResults" : [ {
      "title" : "Intra-bridge Q-Channels",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "excerpt" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for ... The intra-bridge Q-Channel interface coordinates the powering down of the entire ...",
      "firstSentences" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for power control. The intra-bridge Q-Channel interface coordinates the powering down of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50ð9QgXtScñSdP",
          "urihash" : "LL50ð9QgXtScñSdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Intra-bridge Q-Channels ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "4uQ7r7lCðvC4xAP1",
        "urihash" : "4uQ7r7lCðvC4xAP1",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "quiescence request ; external gating ; powering ; interface ; bridge ; intra-bridge ; extra signal ; communication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "quiescence request ; external gating ; powering ; interface ; bridge ; intra-bridge ; extra signal ; communication",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "52cac02e814acda4e7e3773d6f9840708ac87543288fb4c4de4ee555a745",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c789",
        "transactionid" : 861220,
        "title" : "Intra-bridge Q-Channels ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658451580444,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 866,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 866,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 61,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658451580444,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
        "syscollection" : "default"
      },
      "Title" : "Intra-bridge Q-Channels",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/Intra-bridge-Q-Channels",
      "Excerpt" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for ... The intra-bridge Q-Channel interface coordinates the powering down of the entire ...",
      "FirstSentences" : "Intra-bridge Q-Channels The sides of each Bridge component communicate using a Q-Channel interface for power control. The intra-bridge Q-Channel interface coordinates the powering down of the ..."
    }, {
      "title" : "About the AXI5 System IP for Embedded",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "excerpt" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of ... The components can protect peripherals and memories that are unaware of security, so that a ...",
      "firstSentences" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of configurable AXI5 security-aware components. The components can protect peripherals and memories ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50ð9QgXtScñSdP",
          "urihash" : "LL50ð9QgXtScñSdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the AXI5 System IP for Embedded ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "CSEñrBFeIzic0XfZ",
        "urihash" : "CSEñrBFeIzic0XfZ",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "security ; transactions ; access control ; clocks ; memories ; peripherals ; bridges ; synchronizing ; frequency ratio ; AXI5 interfaces ; downstream ; explicitly asked ; domain boundary",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "security ; transactions ; access control ; clocks ; memories ; peripherals ; bridges ; synchronizing ; frequency ratio ; AXI5 interfaces ; downstream ; explicitly asked ; domain boundary",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "4d37fbad9178aeb1f1d7b23f4268b9eb1fe35baf2571bfe6bcc7ec7869a0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c767",
        "transactionid" : 861220,
        "title" : "About the AXI5 System IP for Embedded ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658387354706,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 1862,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 1862,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658387354706,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
        "syscollection" : "default"
      },
      "Title" : "About the AXI5 System IP for Embedded",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction/About-the-AXI5-System-IP-for-Embedded?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction/About-the-AXI5-System-IP-for-Embedded",
      "Excerpt" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of ... The components can protect peripherals and memories that are unaware of security, so that a ...",
      "FirstSentences" : "About the AXI5 System IP for Embedded The SIE-300 AXI5 System IP for Embedded provides a set of configurable AXI5 security-aware components. The components can protect peripherals and memories ..."
    }, {
      "title" : "External gating of the AXI interface (upstream)",
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "printableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "clickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "excerpt" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q- ... An external device can use the Q-Channel interface to gate transactions on the AXI ...",
      "firstSentences" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q-Channel device interface. An external device can use the Q-Channel interface to gate transactions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "document_number" : "101526",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4964032",
          "sysurihash" : "LL50ð9QgXtScñSdP",
          "urihash" : "LL50ð9QgXtScñSdP",
          "sysuri" : "https://developer.arm.com/documentation/101526/0101/en",
          "systransactionid" : 861220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1594982456000,
          "topparentid" : 4964032,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1595515898000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
          "concepts" : "Non-Confidential First ; r0p0 ; Confidentiality ; Proprietary ; arm ; written agreement ; export laws ; party patents ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715654000,
          "permanentid" : "7fff8d84599fa15abee063d453f61a59289d53ffc7b937e549dbb6874b6d",
          "syslanguage" : [ "English" ],
          "itemid" : "5f19a3fa20b7cf4bc524c761",
          "transactionid" : 861220,
          "title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual ",
          "products" : [ "CoreLink SIE-300" ],
          "date" : 1648715654000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101526:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715654231992447,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4477,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715649853,
          "syssize" : 4477,
          "sysdate" : 1648715654000,
          "haslayout" : "1",
          "topparent" : "4964032",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4964032,
          "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
          "wordcount" : 299,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
          "document_revision" : "03",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715654000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101526/0101/?lang=en",
          "modified" : 1636639531000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715654231992447,
          "uri" : "https://developer.arm.com/documentation/101526/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink SIE-300 AXI5 System IP for Embedded Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101526/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101526/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 SIE-300 AXI5 System IP for Embedded Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "External gating of the AXI interface (upstream) ",
        "document_number" : "101526",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4964032",
        "sysurihash" : "yqitð7rlsBvFPiYm",
        "urihash" : "yqitð7rlsBvFPiYm",
        "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
        "systransactionid" : 861220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1594982456000,
        "topparentid" : 4964032,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595515898000,
        "sysconcepts" : "bridge component ; gating request ; AXI transactions ; upstream ; qreqn ; signals ; goes ; resp ; slave error ; internal buffers ; ongoing transfer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
        "attachmentparentid" : 4964032,
        "parentitem" : "5f19a3fa20b7cf4bc524c761",
        "concepts" : "bridge component ; gating request ; AXI transactions ; upstream ; qreqn ; signals ; goes ; resp ; slave error ; internal buffers ; ongoing transfer",
        "documenttype" : "html",
        "isattachment" : "4964032",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715658000,
        "permanentid" : "3d89be0d6b83d0f5b33794d3e39cfe49f64704795445c5373fdafc9e720f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19a3fa20b7cf4bc524c78a",
        "transactionid" : 861220,
        "title" : "External gating of the AXI interface (upstream) ",
        "products" : [ "CoreLink SIE-300" ],
        "date" : 1648715658000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101526:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715658314365352,
        "sysisattachment" : "4964032",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4964032,
        "size" : 1148,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715649853,
        "syssize" : 1148,
        "sysdate" : 1648715658000,
        "haslayout" : "1",
        "topparent" : "4964032",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4964032,
        "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
        "wordcount" : 83,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
        "document_revision" : "03",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715658000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
        "modified" : 1636639531000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715658314365352,
        "uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
        "syscollection" : "default"
      },
      "Title" : "External gating of the AXI interface (upstream)",
      "Uri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "ClickUri" : "https://developer.arm.com/documentation/101526/0101/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/ACG--SDB--and-SUB-functional-description/External-gating-of-the-AXI-interface--upstream-",
      "Excerpt" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q- ... An external device can use the Q-Channel interface to gate transactions on the AXI ...",
      "FirstSentences" : "External gating of the AXI interface (upstream) The upstream side of each bridge component has a Q-Channel device interface. An external device can use the Q-Channel interface to gate transactions ..."
    } ],
    "totalNumberOfChildResults" : 73,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Introduction ",
      "document_number" : "101526",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4964032",
      "sysurihash" : "ltcñWf87rQIelSyh",
      "urihash" : "ltcñWf87rQIelSyh",
      "sysuri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
      "systransactionid" : 861220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1594982456000,
      "topparentid" : 4964032,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1595515898000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37", "5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5f1adfe8aca7a833c4904b37" ],
      "attachmentparentid" : 4964032,
      "parentitem" : "5f19a3fa20b7cf4bc524c761",
      "documenttype" : "html",
      "isattachment" : "4964032",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715658000,
      "permanentid" : "744c02a344de1e383de45bfc21046c92c77ce5b869a297d363010a10e677",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19a3fa20b7cf4bc524c766",
      "transactionid" : 861220,
      "title" : "Introduction ",
      "products" : [ "CoreLink SIE-300" ],
      "date" : 1648715658000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101526:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715658549702258,
      "sysisattachment" : "4964032",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4964032,
      "size" : 253,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715649853,
      "syssize" : 253,
      "sysdate" : 1648715658000,
      "haslayout" : "1",
      "topparent" : "4964032",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4964032,
      "content_description" : "This book describes the functionality of the components in the Arm CoreLink SIE-300 AXI5 System IP for Embedded. It also provides the programming information and the signal descriptions.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300", "System IP|CoreLink Interconnect|CoreLink SIE-300" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink SIE-300" ],
      "document_revision" : "03",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715658000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101526/0101/Introduction?lang=en",
      "modified" : 1636639531000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715658549702258,
      "uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
      "syscollection" : "default"
    },
    "Title" : "Introduction",
    "Uri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "PrintableUri" : "https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "ClickUri" : "https://developer.arm.com/documentation/101526/0101/Introduction?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101526/0101/en/Introduction",
    "Excerpt" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options ...",
    "FirstSentences" : "Introduction This chapter introduces the SIE-300 AXI5 System IP for Embedded. It contains the following sections: About the AXI5 System IP for Embedded Compliance Configurable options Product ..."
  }, {
    "title" : "AC Parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "firstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM968E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ARM968E-S Technical Reference Manual ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "53fxN2b47ijwqUYP",
        "urihash" : "53fxN2b47ijwqUYP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d17fd977155116a70ec",
        "transactionid" : 864250,
        "title" : "ARM968E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338168918826,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2050,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939135,
        "syssize" : 2050,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 163,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338168918826,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "syscollection" : "default"
      },
      "Title" : "ARM968E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
      "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Communications using the debug comms channel",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "firstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Communications using the debug comms channel ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "GcRPxh2PQdKPsoes",
        "urihash" : "GcRPxh2PQdKPsoes",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "comms channel ; Data Register ; debugger ; previously written ; CP14 ; instruction ; sent ; Communications",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148338000,
        "permanentid" : "e21c87b13e55b86aa06c111143b438058dbd10aa02236575f372f4c72f4a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d19fd977155116a7178",
        "transactionid" : 864250,
        "title" : "Communications using the debug comms channel ",
        "products" : [ "Arm9" ],
        "date" : 1649148338000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148338132926939,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939103,
        "syssize" : 2024,
        "sysdate" : 1649148338000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148338000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148338132926939,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
        "syscollection" : "default"
      },
      "Title" : "Communications using the debug comms channel",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/debug-support/the-debug-comms-channel/communications-using-the-debug-comms-channel",
      "Excerpt" : "Receiving a message from the debugger Transferring a message from the debugger to the processor is similar ... The write sets the R bit. ... Communications using the debug comms channel Arm9",
      "FirstSentences" : "Communications using the debug comms channel Messages can be sent and received using the debug comms channel as described in: Sending a message to the debugger Receiving a message from the debugger."
    }, {
      "title" : "CP15 c15 Configuration Control Register",
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "firstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM968E-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "firstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ARM968E-S Technical Reference Manual ",
          "document_number" : "ddi0311",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3495247",
          "sysurihash" : "53fxN2b47ijwqUYP",
          "urihash" : "53fxN2b47ijwqUYP",
          "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "systransactionid" : 864250,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1165339622000,
          "topparentid" : 3495247,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375959000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; bus widths ; warranties implied ; copyright holder ; material form ; r0p1 ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148338000,
          "permanentid" : "18fd4c13e6204a343bd51e25976b1af452661f6ece1318cd2225ce201f44",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2d17fd977155116a70ec",
          "transactionid" : 864250,
          "title" : "ARM968E-S Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1649148338000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0311:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148338168918826,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2050,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147939135,
          "syssize" : 2050,
          "sysdate" : 1649148338000,
          "haslayout" : "1",
          "topparent" : "3495247",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3495247,
          "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
          "wordcount" : 163,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148338000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0311/d/?lang=en",
          "modified" : 1639042878000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148338168918826,
          "uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM968E-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en",
        "Excerpt" : "All rights reserved. ... This document is intended only to assist the reader in the use of the product. ... Maintenance release. ARM968E-S Technical Reference Manual Arm9",
        "FirstSentences" : "ARM968E-S Technical Reference Manual Copyright 2004, 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CP15 c15 Configuration Control Register ",
        "document_number" : "ddi0311",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3495247",
        "sysurihash" : "tð42ylIU8ryJf8Df",
        "urihash" : "tð42ylIU8ryJf8Df",
        "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1165339622000,
        "topparentid" : 3495247,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375959000,
        "sysconcepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3495247,
        "parentitem" : "5e8e2d17fd977155116a70ec",
        "concepts" : "processor clocks ; instruction prefetch ; accesses ; subsequent reads ; Reset ; nIRQ ; IRQ ; exit ; nonsequential transfers ; Asserting",
        "documenttype" : "html",
        "isattachment" : "3495247",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "74a86a071bc44dcab57ad091b320ec61f84941432a2ea056f4a4271397e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2d18fd977155116a711e",
        "transactionid" : 864250,
        "title" : "CP15 c15 Configuration Control Register ",
        "products" : [ "Arm9" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0311:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337685061856,
        "sysisattachment" : "3495247",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3495247,
        "size" : 2510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147939025,
        "syssize" : 2510,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3495247",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3495247,
        "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
        "wordcount" : 127,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
        "modified" : 1639042878000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337685061856,
        "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
        "syscollection" : "default"
      },
      "Title" : "CP15 c15 Configuration Control Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/system-control-coprocessor/cp15-register-descriptions/cp15-c15-configuration-control-register",
      "Excerpt" : "Reset clears the D bit. ... [15:3] - Should Be Zero. ... Reset sets the FM bit. ... Reset clears the IM bit. [0] - Should Be Zero. CP15 c15 Configuration Control Register Arm9",
      "FirstSentences" : "CP15 c15 Configuration Control Register Use the read\\/write Configuration Control Register to: stall ITCM or DTCM accesses when the ITCM or DTCM write buffer contains data disable the Instruction ..."
    } ],
    "totalNumberOfChildResults" : 154,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AC Parameters ",
      "document_number" : "ddi0311",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3495247",
      "sysurihash" : "gc3fpTpVpcy0UuzG",
      "urihash" : "gc3fpTpVpcy0UuzG",
      "sysuri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1165339622000,
      "topparentid" : 3495247,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375959000,
      "sysconcepts" : "timing parameters ; INTEST wrapper ; bus master",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3495247,
      "parentitem" : "5e8e2d17fd977155116a70ec",
      "concepts" : "timing parameters ; INTEST wrapper ; bus master",
      "documenttype" : "html",
      "isattachment" : "3495247",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148340000,
      "permanentid" : "7b57ff7241e90bbe56207cc74ef145e59e7a53599204d75bb58c05243248",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2d19fd977155116a7193",
      "transactionid" : 864250,
      "title" : "AC Parameters ",
      "products" : [ "Arm9" ],
      "date" : 1649148340000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0311:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148340274675975,
      "sysisattachment" : "3495247",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3495247,
      "size" : 504,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147939135,
      "syssize" : 504,
      "sysdate" : 1649148340000,
      "haslayout" : "1",
      "topparent" : "3495247",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3495247,
      "content_description" : "This manual is the Technical Reference Manual (TRM) for the ARM968E-S processor.",
      "wordcount" : 35,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148340000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0311/d/ac-parameters?lang=en",
      "modified" : 1639042878000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148340274675975,
      "uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
      "syscollection" : "default"
    },
    "Title" : "AC Parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0311/d/ac-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0311/d/en/ac-parameters",
    "Excerpt" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ... It contains the following sections: About AC timing parameters CLK, HCLKEN, and ... AC Parameters Arm9",
    "FirstSentences" : "Appendix B. AC Parameters This appendix describes the AC timing parameters for the ARM968E-S processor. It contains the following sections: About AC timing parameters CLK, HCLKEN, and HRESETn ..."
  }, {
    "title" : "Design for Test",
    "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "firstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "About DFT",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "firstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About DFT ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "ZHowVeaycBqmað72",
        "urihash" : "ZHowVeaycBqmað72",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "systransactionid" : 864250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "functional core ; design units ; test wrapper ; control ; scan ; minimal amount ; quality measurement ; tester",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148337000,
        "permanentid" : "14e4384fb79576d56ab097b350569d5e5b5fdb8f658d9ad84690e929e578",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a433e",
        "transactionid" : 864250,
        "title" : "About DFT ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148337651860630,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 697,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 697,
        "sysdate" : 1649148337000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/design-for-test/about-dft?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148337651860630,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
        "syscollection" : "default"
      },
      "Title" : "About DFT",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test/about-dft?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test/about-dft",
      "Excerpt" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test ... The wrapper provides a single serial scan ring around the entire periphery, and ...",
      "FirstSentences" : "About DFT For the purposes of scan testing, the ETM10RV comprises a functional core surrounded by a test wrapper. The wrapper provides a single serial scan ring around the entire periphery, and ..."
    }, {
      "title" : "Debug interface",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "firstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM10RV Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "ETM10RV Technical Reference Manual ",
          "document_number" : "ddi0245",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3477311",
          "sysurihash" : "C8Ddpqhv8RbQWNYB",
          "urihash" : "C8Ddpqhv8RbQWNYB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "systransactionid" : 864249,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172757129000,
          "topparentid" : 3477311,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371115000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649148302000,
          "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1a2bfd977155116a4313",
          "transactionid" : 864249,
          "title" : "ETM10RV Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1649148302000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0245:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649148302506861077,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1802,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147936872,
          "syssize" : 1802,
          "sysdate" : 1649148302000,
          "haslayout" : "1",
          "topparent" : "3477311",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3477311,
          "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649148302000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0245/b/?lang=en",
          "modified" : 1638977215000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649148302506861077,
          "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
          "syscollection" : "default"
        },
        "Title" : "ETM10RV Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
        "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug interface ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "XAR5fTcDrx4vLNPm",
        "urihash" : "XAR5fTcDrx4vLNPm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 3477311,
        "parentitem" : "5e8e1a2bfd977155116a4313",
        "concepts" : "ETM10RV DAP ; registers ; interface ; scan ; controller ; data field ; UPDATE-DR state ; ETM system ; single ARM10 ; Access Port ; extension of the ARM",
        "documenttype" : "html",
        "isattachment" : "3477311",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "1dbd3babe48d37c9937bf6eefef9e4fb988b8302dfbce7f24f65d3229c82",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4323",
        "transactionid" : 864249,
        "title" : "Debug interface ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302543492094,
        "sysisattachment" : "3477311",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3477311,
        "size" : 996,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 996,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 84,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302543492094,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
        "syscollection" : "default"
      },
      "Title" : "Debug interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/accessing-the-etm10rv-registers/debug-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/accessing-the-etm10rv-registers/debug-interface",
      "Excerpt" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan ...",
      "FirstSentences" : "Debug interface All registers in the ETM10RV are programmed through a Debug interface. The interface is an extension of the ARM Debug Access Port (DAP) controller, and is assigned scan chain 6."
    }, {
      "title" : "ETM10RV Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ETM10RV Technical Reference Manual ",
        "document_number" : "ddi0245",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3477311",
        "sysurihash" : "C8Ddpqhv8RbQWNYB",
        "urihash" : "C8Ddpqhv8RbQWNYB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "systransactionid" : 864249,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172757129000,
        "topparentid" : 3477311,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371115000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649148302000,
        "permanentid" : "d081c2ccfed476b5fd67b0e76d703ef0e7f99b7540c74d035f385a77b9dc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1a2bfd977155116a4313",
        "transactionid" : 864249,
        "title" : "ETM10RV Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1649148302000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0245:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649148302506861077,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1802,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147936872,
        "syssize" : 1802,
        "sysdate" : 1649148302000,
        "haslayout" : "1",
        "topparent" : "3477311",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3477311,
        "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
        "wordcount" : 139,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649148302000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0245/b/?lang=en",
        "modified" : 1638977215000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649148302506861077,
        "uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
        "syscollection" : "default"
      },
      "Title" : "ETM10RV Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en",
      "Excerpt" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ETM10RV Technical Reference Manual Copyright 2002, 2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    } ],
    "totalNumberOfChildResults" : 79,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Design for Test ",
      "document_number" : "ddi0245",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3477311",
      "sysurihash" : "ñnJBXYSaGWZR8LMw",
      "urihash" : "ñnJBXYSaGWZR8LMw",
      "sysuri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "systransactionid" : 864250,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1172757129000,
      "topparentid" : 3477311,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371115000,
      "sysconcepts" : "ports IDDQ",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 3477311,
      "parentitem" : "5e8e1a2bfd977155116a4313",
      "concepts" : "ports IDDQ",
      "documenttype" : "html",
      "isattachment" : "3477311",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649148338000,
      "permanentid" : "bb3d72451e3cce94c1481c4eceecd8c934cdc4729186e54baf8a20535755",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1a2bfd977155116a433d",
      "transactionid" : 864250,
      "title" : "Design for Test ",
      "products" : [ "CoreSight ETM11" ],
      "date" : 1649148338000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0245:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649148338205655297,
      "sysisattachment" : "3477311",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3477311,
      "size" : 226,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147936872,
      "syssize" : 226,
      "sysdate" : 1649148338000,
      "haslayout" : "1",
      "topparent" : "3477311",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3477311,
      "content_description" : "This is the technical reference manual for the ARM10 Embedded Trace MacrocellRealView (ETM10RV) Revision r0p0. This product is referred to as ETM10RV throughout this manual.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649148338000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0245/b/design-for-test?lang=en",
      "modified" : 1638977215000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649148338205655297,
      "uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
      "syscollection" : "default"
    },
    "Title" : "Design for Test",
    "Uri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0245/b/design-for-test?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0245/b/en/design-for-test",
    "Excerpt" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ...",
    "FirstSentences" : "Chapter 4. Design for Test This chapter describes the Design for Test (DFT) features of the ETM10RV. It contains the following sections: About DFT ETM10RV test wrapper Test modes and ports IDDQ."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "excerpt" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation.",
    "firstSentences" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description CoreLink DMC-340",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
      "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "QFANC604fO8GMjdr",
        "urihash" : "QFANC604fO8GMjdr",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "systransactionid" : 863730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083184000,
        "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3424fd977155116a85cd",
        "transactionid" : 863730,
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083184000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083184982621322,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2302,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 2302,
        "sysdate" : 1649083184000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083184000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083184982621322,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "syscollection" : "default"
      },
      "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
      "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
    },
    "childResults" : [ {
      "title" : "Functional operation",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "excerpt" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals ... Functional operation CoreLink DMC-340",
      "firstSentences" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals Miscellaneous signals Controller management ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "document_number" : "ddi0331",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505141",
          "sysurihash" : "QFANC604fO8GMjdr",
          "urihash" : "QFANC604fO8GMjdr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "systransactionid" : 863730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1258572249000,
          "topparentid" : 3505141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377764000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083184000,
          "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3424fd977155116a85cd",
          "transactionid" : 863730,
          "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "products" : [ "CoreLink DMC-340" ],
          "date" : 1649083184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0331:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083184982621322,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082983966,
          "syssize" : 2302,
          "sysdate" : 1649083184000,
          "haslayout" : "1",
          "topparent" : "3505141",
          "label_version" : "r4p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505141,
          "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
          "wordcount" : 180,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0331/g/?lang=en",
          "modified" : 1639043320000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083184982621322,
          "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional operation ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "f7AqSQDfcQgKp8TH",
        "urihash" : "f7AqSQDfcQgKp8TH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
        "systransactionid" : 863731,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "slave interface ; signals ; low-power ; AXI ; technology support ; Controller management ; Clocking",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "attachmentparentid" : 3505141,
        "parentitem" : "5e8e3424fd977155116a85cd",
        "concepts" : "slave interface ; signals ; low-power ; AXI ; technology support ; Controller management ; Clocking",
        "documenttype" : "html",
        "isattachment" : "3505141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083236000,
        "permanentid" : "cf5d0f650c5f017d8307d25270e4a68a1f062531c276e0b96ec71d5ce1f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3425fd977155116a8611",
        "transactionid" : 863731,
        "title" : "Functional operation ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083236892805434,
        "sysisattachment" : "3505141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505141,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 349,
        "sysdate" : 1649083236000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/functional-description/functional-operation?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083236892805434,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
        "syscollection" : "default"
      },
      "Title" : "Functional operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description/functional-operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description/functional-operation",
      "Excerpt" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals ... Functional operation CoreLink DMC-340",
      "FirstSentences" : "Functional operation This section describes: Clocking and resets AXI slave interface AXI low-power interface APB slave interface Tie-off signals Miscellaneous signals Controller management ..."
    }, {
      "title" : "Memory state control and status",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "excerpt" : "Memory state control and status You can change the state of the controller by programming ... See Table 3.4. A typical sequence is: Read the memc_status Register to check the status of the ...",
      "firstSentences" : "Memory state control and status You can change the state of the controller by programming the memc_cmd Register. See Table 3.4. A typical sequence is: Read the memc_status Register to check the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "document_number" : "ddi0331",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505141",
          "sysurihash" : "QFANC604fO8GMjdr",
          "urihash" : "QFANC604fO8GMjdr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "systransactionid" : 863730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1258572249000,
          "topparentid" : 3505141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377764000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083184000,
          "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3424fd977155116a85cd",
          "transactionid" : 863730,
          "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "products" : [ "CoreLink DMC-340" ],
          "date" : 1649083184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0331:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083184982621322,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082983966,
          "syssize" : 2302,
          "sysdate" : 1649083184000,
          "haslayout" : "1",
          "topparent" : "3505141",
          "label_version" : "r4p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505141,
          "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
          "wordcount" : 180,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0331/g/?lang=en",
          "modified" : 1639043320000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083184982621322,
          "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory state control and status ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "8vQDdQO7ð0ws6ghq",
        "urihash" : "8vQDdQO7ð0ws6ghq",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
        "systransactionid" : 863731,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "controller ; initialization ; memc ; Register ; typical sequence ; Go ; Config",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "attachmentparentid" : 3505141,
        "parentitem" : "5e8e3424fd977155116a85cd",
        "concepts" : "controller ; initialization ; memc ; Register ; typical sequence ; Go ; Config",
        "documenttype" : "html",
        "isattachment" : "3505141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083236000,
        "permanentid" : "df3c65a94c9b48ff8f14214862e969072afc7cd7825023b696a1754ae2f6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3426fd977155116a8669",
        "transactionid" : 863731,
        "title" : "Memory state control and status ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083236521357857,
        "sysisattachment" : "3505141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505141,
        "size" : 588,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 588,
        "sysdate" : 1649083236000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083236521357857,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
        "syscollection" : "default"
      },
      "Title" : "Memory state control and status",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-state-control-and-status?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-state-control-and-status",
      "Excerpt" : "Memory state control and status You can change the state of the controller by programming ... See Table 3.4. A typical sequence is: Read the memc_status Register to check the status of the ...",
      "FirstSentences" : "Memory state control and status You can change the state of the controller by programming the memc_cmd Register. See Table 3.4. A typical sequence is: Read the memc_status Register to check the ..."
    }, {
      "title" : "Memory device initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "excerpt" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. ... Set Extended Mode Register.",
      "firstSentences" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. To initialize the mode registers in a memory device you must perform ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "firstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "document_number" : "ddi0331",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3505141",
          "sysurihash" : "QFANC604fO8GMjdr",
          "urihash" : "QFANC604fO8GMjdr",
          "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "systransactionid" : 863730,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1258572249000,
          "topparentid" : 3505141,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377764000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; warranties implied ; copyright holder ; written permission ; material form ; party ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649083184000,
          "permanentid" : "31b130b0fb50d4d4011b38dd87f11fa0ce8c7e2c8867cc1260b41c70b9b9",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3424fd977155116a85cd",
          "transactionid" : 863730,
          "title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ",
          "products" : [ "CoreLink DMC-340" ],
          "date" : 1649083184000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0331:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649083184982621322,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2302,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082983966,
          "syssize" : 2302,
          "sysdate" : 1649083184000,
          "haslayout" : "1",
          "topparent" : "3505141",
          "label_version" : "r4p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3505141,
          "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
          "wordcount" : 180,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649083184000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0331/g/?lang=en",
          "modified" : 1639043320000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649083184982621322,
          "uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
          "syscollection" : "default"
        },
        "Title" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual ...",
        "FirstSentences" : "AMBA DDR, LPDDR, and SDR Dynamic Memory Controller DMC-340 Technical Reference Manual Copyright 2004-2007, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Memory device initialization ",
        "document_number" : "ddi0331",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3505141",
        "sysurihash" : "HY3EWoXVvwIyWZpñ",
        "urihash" : "HY3EWoXVvwIyWZpñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
        "systransactionid" : 863731,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1258572249000,
        "topparentid" : 3505141,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377764000,
        "sysconcepts" : "memory initialization ; Extended Mode Register ; PRECHARGEALL command ; sequence ; AUTO ; controller ; multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
        "attachmentparentid" : 3505141,
        "parentitem" : "5e8e3424fd977155116a85cd",
        "concepts" : "memory initialization ; Extended Mode Register ; PRECHARGEALL command ; sequence ; AUTO ; controller ; multiple",
        "documenttype" : "html",
        "isattachment" : "3505141",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083236000,
        "permanentid" : "23433a7c1821b0dd7f474fea250a1efb74ee4436c1886d4261ae4b19eb6e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3426fd977155116a8668",
        "transactionid" : 863731,
        "title" : "Memory device initialization ",
        "products" : [ "CoreLink DMC-340" ],
        "date" : 1649083236000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0331:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083236484914255,
        "sysisattachment" : "3505141",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3505141,
        "size" : 810,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082983966,
        "syssize" : 810,
        "sysdate" : 1649083236000,
        "haslayout" : "1",
        "topparent" : "3505141",
        "label_version" : "r4p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3505141,
        "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083236000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
        "modified" : 1639043320000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083236484914255,
        "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
        "syscollection" : "default"
      },
      "Title" : "Memory device initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/device-driver/sample-device-driver/memory-device-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/device-driver/sample-device-driver/memory-device-initialization",
      "Excerpt" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. ... Set Extended Mode Register.",
      "FirstSentences" : "Memory device initialization Memory initialization involves writing to the direct_cmd Register. See Direct Command Register. To initialize the mode registers in a memory device you must perform ..."
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "ddi0331",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3505141",
      "sysurihash" : "D1NlpWLn5GbhKzxs",
      "urihash" : "D1NlpWLn5GbhKzxs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
      "systransactionid" : 863732,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1258572249000,
      "topparentid" : 3505141,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377764000,
      "sysconcepts" : "Functional",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b262a" ],
      "attachmentparentid" : 3505141,
      "parentitem" : "5e8e3424fd977155116a85cd",
      "concepts" : "Functional",
      "documenttype" : "html",
      "isattachment" : "3505141",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083258000,
      "permanentid" : "960ee21b8db89164d0e0e8a1824e969dd81beee25fccf0b94a979cb53495",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3425fd977155116a85fc",
      "transactionid" : 863732,
      "title" : "Functional Description ",
      "products" : [ "CoreLink DMC-340" ],
      "date" : 1649083258000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0331:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083258453076786,
      "sysisattachment" : "3505141",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3505141,
      "size" : 193,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082983966,
      "syssize" : 193,
      "sysdate" : 1649083258000,
      "haslayout" : "1",
      "topparent" : "3505141",
      "label_version" : "r4p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3505141,
      "content_description" : "This is the Technical Reference Manual for the AMBA DDR, LPDDR, and SDR Dynamic Memory Controller. The memory controller is highly configurable to support multiple types and sizes of SDRAM.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|Memory Controllers", "System IP|Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|Memory Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083258000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0331/g/functional-description?lang=en",
      "modified" : 1639043320000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083258453076786,
      "uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0331/g/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0331/g/en/functional-description",
    "Excerpt" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation.",
    "FirstSentences" : "Chapter 2. Functional Description This chapter describes the DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description CoreLink DMC-340"
  }, {
    "title" : "Arm CortexA510 Core Cryptographic Extension",
    "uri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "excerpt" : "Issue: 14 ... Second early access release for r0p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "firstSentences" : "Arm® Cortex®‑A510 Core Cryptographic Extension Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 14 101606_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CortexA510 Core Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/101606/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/101606/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en",
      "excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm  CortexA510 Core Cryptographic Extension ",
        "document_number" : "101606",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4837131",
        "sysurihash" : "DRmhoxWCYoK4if9S",
        "urihash" : "DRmhoxWCYoK4if9S",
        "sysuri" : "https://developer.arm.com/documentation/101606/0003/en",
        "systransactionid" : 910250,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1621900800000,
        "topparentid" : 4837131,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1624633756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; industry ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; u2019s customers ; Confidentiality ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1656438653000,
        "permanentid" : "d5d01fe133983fbdd860892c744518fbf6b11879f5318f02b647bd46aec6",
        "syslanguage" : [ "English" ],
        "itemid" : "60d5f19c677cf7536a55c2dc",
        "transactionid" : 910250,
        "title" : "Arm  CortexA510 Core Cryptographic Extension ",
        "products" : [ "Cortex-A510" ],
        "date" : 1656438653000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101606:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
        "audience" : [ "socDesigners", "softwareDevelopers" ],
        "product_quality" : "EAC",
        "sourcetype" : "Push",
        "rowid" : 1656438653545921460,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4864,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1656438620848,
        "syssize" : 4864,
        "sysdate" : 1656438653000,
        "haslayout" : "1",
        "topparent" : "4837131",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4837131,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A510 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 326,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
        "document_revision" : "0003-14",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1656438653000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101606/0003/?lang=en",
        "modified" : 1645007906000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1656438653545921460,
        "uri" : "https://developer.arm.com/documentation/101606/0003/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CortexA510 Core Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/101606/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101606/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/101606/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en",
      "Excerpt" : "Please follow Arm\\u2019s trademark usage guidelines at https:\\/\\/www.arm.com\\/company\\/ ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE\\u2011A510 Core Cryptographic Extension Technical Reference Manual Revision: r0p3 Release Information Issue Date Confidentiality Change 0000-01 20 December 2019 Confidential ..."
    },
    "childResults" : [ ],
    "totalNumberOfChildResults" : 1,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm  CortexA510 Core Cryptographic Extension ",
      "document_number" : "101606",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4837131",
      "sysauthor" : "Arm Ltd.",
      "sysurihash" : "vFBQZdiSyRwX8RbK",
      "urihash" : "vFBQZdiSyRwX8RbK",
      "sysuri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
      "systransactionid" : 863730,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1621900800000,
      "topparentid" : 4837131,
      "numberofpages" : 17,
      "sysconcepts" : "documentation ; arm ; system failure ; cryptographic instructions ; written agreement ; export laws ; third party ; meanings ; provisions ; functionality ; active-LOW ; conventions ; conflicting ; acceptance ; instructions ; Cryptographic Extensions",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7", "5eec6e37e24a5e02d07b2559|60acf23a7d1ce214ec8dc9b7" ],
      "attachmentparentid" : 4837131,
      "parentitem" : "60d5f19c677cf7536a55c2dc",
      "concepts" : "documentation ; arm ; system failure ; cryptographic instructions ; written agreement ; export laws ; third party ; meanings ; provisions ; functionality ; active-LOW ; conventions ; conflicting ; acceptance ; instructions ; Cryptographic Extensions",
      "documenttype" : "pdf",
      "isattachment" : "4837131",
      "sysindexeddate" : 1649083208000,
      "permanentid" : "ae92863f07e9526c425490b69b0c45a54c2e29d22367b89f56e66411866f",
      "syslanguage" : [ "English" ],
      "itemid" : "60d5f19d677cf7536a55c2f4",
      "transactionid" : 863730,
      "title" : "Arm  CortexA510 Core Cryptographic Extension ",
      "subject" : "This document describes the optional cryptographic features of the\n\t\t\tCortex-A510 core. It includes descriptions of the registers used by the Cryptographic\n\t\t\tExtension.",
      "date" : 1649083208000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101606:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Software Developers" ],
      "audience" : [ "socDesigners", "softwareDevelopers" ],
      "product_quality" : "EAC",
      "sourcetype" : "Push",
      "rowid" : 1649083208892870845,
      "sysisattachment" : "4837131",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4837131,
      "size" : 312862,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649083003921,
      "syssubject" : "This document describes the optional cryptographic features of the\n\t\t\tCortex-A510 core. It includes descriptions of the registers used by the Cryptographic\n\t\t\tExtension.",
      "syssize" : 312862,
      "sysdate" : 1649083208000,
      "topparent" : "4837131",
      "author" : "Arm Ltd.",
      "label_version" : "r0p3",
      "systopparentid" : 4837131,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A510 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 865,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A510", "Cortex-A|Cortex-A510" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A510" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083208000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083208892870845,
      "uri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CortexA510 Core Cryptographic Extension",
    "Uri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/60d5f19d677cf7536a55c2f4",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101606/0003/en/pdf/arm_cortex_a510_core_crypto_trm_101606_0003_14_en.pdf",
    "Excerpt" : "Issue: 14 ... Second early access release for r0p3 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... DOCUMENT. For the avoidance of doubt, Arm makes no representation with respect to, and has ...",
    "FirstSentences" : "Arm® Cortex®‑A510 Core Cryptographic Extension Revision: r0p3 Technical Reference Manual Non-Conﬁdential Copyright © 2019–2021 Arm Limited (or its aﬃliates). All rights reserved. Issue 14 101606_ ..."
  }, {
    "title" : "AArch32 register descriptions",
    "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "printableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "clickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "excerpt" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point ... Table 14-15 AArch32 Advanced SIMD and floating-point system registers provides cross- ...",
    "firstSentences" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point system registers in the Cortex-A73 processor. Table 14-15 AArch32 Advanced SIMD and floating-point ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysurihash" : "o06EQGjwOAeg4ZQe",
        "urihash" : "o06EQGjwOAeg4ZQe",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
        "systransactionid" : 863724,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147008000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082921000,
        "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c807158f500bd5c0111",
        "transactionid" : 863724,
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082921000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082921442065985,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4474,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082815453,
        "syssize" : 4474,
        "sysdate" : 1649082921000,
        "haslayout" : "1",
        "topparent" : "3430217",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100048/0100/?lang=en",
        "modified" : 1635935158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082921442065985,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    },
    "childResults" : [ {
      "title" : "Advanced SIMD and Floating-point Support",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "clickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "excerpt" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features ... It contains the following sections: About the Advanced SIMD and Floating-point ...",
      "firstSentences" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features and registers in the Cortex-A73 processor. It contains the following sections: About ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "document_number" : "100048",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3430217",
          "sysurihash" : "o06EQGjwOAeg4ZQe",
          "urihash" : "o06EQGjwOAeg4ZQe",
          "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
          "systransactionid" : 863724,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1529604901000,
          "topparentid" : 3430217,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147008000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082921000,
          "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6c807158f500bd5c0111",
          "transactionid" : 863724,
          "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082921000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100048:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082921442065985,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4474,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082815453,
          "syssize" : 4474,
          "sysdate" : 1649082921000,
          "haslayout" : "1",
          "topparent" : "3430217",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3430217,
          "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082921000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100048/0100/?lang=en",
          "modified" : 1635935158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082921442065985,
          "uri" : "https://developer.arm.com/documentation/100048/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Advanced SIMD and Floating-point Support ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysurihash" : "r5GElTUKTñxKuJbK",
        "urihash" : "r5GElTUKTñxKuJbK",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
        "systransactionid" : 863730,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147008000,
        "sysconcepts" : "Advanced SIMD ; floating-point ; A73 processor ; Cortex",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3430217,
        "parentitem" : "5e7b6c807158f500bd5c0111",
        "concepts" : "Advanced SIMD ; floating-point ; A73 processor ; Cortex",
        "documenttype" : "html",
        "isattachment" : "3430217",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649083168000,
        "permanentid" : "6370a191d11ceb5539a9ae0bc38057c72e685d1d83d4f7b14e48af1102d7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c827158f500bd5c030f",
        "transactionid" : 863730,
        "title" : "Advanced SIMD and Floating-point Support ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649083168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649083168201284262,
        "sysisattachment" : "3430217",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3430217,
        "size" : 478,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082815453,
        "syssize" : 478,
        "sysdate" : 1649083168000,
        "haslayout" : "1",
        "topparent" : "3430217",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649083168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100048/0100/advanced-simd-and-floating-point-support?lang=en",
        "modified" : 1635935158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649083168201284262,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
        "syscollection" : "default"
      },
      "Title" : "Advanced SIMD and Floating-point Support",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "ClickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support",
      "Excerpt" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features ... It contains the following sections: About the Advanced SIMD and Floating-point ...",
      "FirstSentences" : "Advanced SIMD and Floating-point Support This chapter describes the Advanced SIMD and floating-point features and registers in the Cortex-A73 processor. It contains the following sections: About ..."
    }, {
      "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "firstSentences" : "Arm® Cortex®-A73 MPCore Processor Revision: r1p0 Technical Reference Manual Copyright © 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. 100048_0100_06_en Arm® Cortex®-A73 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "document_number" : "100048",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3430217",
          "sysurihash" : "o06EQGjwOAeg4ZQe",
          "urihash" : "o06EQGjwOAeg4ZQe",
          "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
          "systransactionid" : 863724,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1529604901000,
          "topparentid" : 3430217,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147008000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082921000,
          "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6c807158f500bd5c0111",
          "transactionid" : 863724,
          "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A73" ],
          "date" : 1649082921000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100048:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082921442065985,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4474,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082815453,
          "syssize" : 4474,
          "sysdate" : 1649082921000,
          "haslayout" : "1",
          "topparent" : "3430217",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3430217,
          "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082921000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100048/0100/?lang=en",
          "modified" : 1635935158000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082921442065985,
          "uri" : "https://developer.arm.com/documentation/100048/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
        "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysauthor" : "ARM",
        "sysurihash" : "h31rbtEtOB2udCPn",
        "urihash" : "h31rbtEtOB2udCPn",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
        "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A73",
        "systransactionid" : 863724,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "numberofpages" : 617,
        "sysconcepts" : "registers ; assignments ; instructions ; translations ; A73 processors ; reset ; interfaces ; exceptions ; Advanced SIMD ; configurations ; Non-secure states ; memory system ; data caches ; performance monitors ; exception levels ; maintenance operations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "attachmentparentid" : 3430217,
        "parentitem" : "5e7b6c807158f500bd5c0111",
        "concepts" : "registers ; assignments ; instructions ; translations ; A73 processors ; reset ; interfaces ; exceptions ; Advanced SIMD ; configurations ; Non-secure states ; memory system ; data caches ; performance monitors ; exception levels ; maintenance operations",
        "documenttype" : "pdf",
        "isattachment" : "3430217",
        "sysindexeddate" : 1649082927000,
        "permanentid" : "5f3cf591473a16c02ead93ba691cd336cad92d6ee8e0e4543e803a048a2f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c837158f500bd5c03fc",
        "transactionid" : 863724,
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "subject" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "date" : 1649082926000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082926152719907,
        "sysisattachment" : "3430217",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3430217,
        "size" : 3840696,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082821724,
        "syssubject" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "syssize" : 3840696,
        "sysdate" : 1649082926000,
        "topparent" : "3430217",
        "author" : "ARM",
        "label_version" : "r1p0",
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 5853,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082927000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082926152719907,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7b6c837158f500bd5c03fc",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/pdf/cortex_a73_trm_100048_0100_06_en.pdf",
      "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
      "FirstSentences" : "Arm® Cortex®-A73 MPCore Processor Revision: r1p0 Technical Reference Manual Copyright © 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. 100048_0100_06_en Arm® Cortex®-A73 ..."
    }, {
      "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "firstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "document_number" : "100048",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3430217",
        "sysurihash" : "o06EQGjwOAeg4ZQe",
        "urihash" : "o06EQGjwOAeg4ZQe",
        "sysuri" : "https://developer.arm.com/documentation/100048/0100/en",
        "systransactionid" : 863724,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1529604901000,
        "topparentid" : 3430217,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147008000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; implementations ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082921000,
        "permanentid" : "b40c370aeb9c83cbaf0333fe0bb1247af6f888667ab36b50375f0e477d5b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6c807158f500bd5c0111",
        "transactionid" : 863724,
        "title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A73" ],
        "date" : 1649082921000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100048:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082921442065985,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4474,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082815453,
        "syssize" : 4474,
        "sysdate" : 1649082921000,
        "haslayout" : "1",
        "topparent" : "3430217",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3430217,
        "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082921000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100048/0100/?lang=en",
        "modified" : 1635935158000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082921442065985,
        "uri" : "https://developer.arm.com/documentation/100048/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100048/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100048/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A73 MPCore Processor Technical Reference ...",
      "FirstSentences" : "Arm Cortex-A73 MPCore Processor Technical Reference Manual Copyright 2015, 2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History ..."
    } ],
    "totalNumberOfChildResults" : 555,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "AArch32 register descriptions ",
      "document_number" : "100048",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3430217",
      "sysurihash" : "K9gtofWRð2zsAGRV",
      "urihash" : "K9gtofWRð2zsAGRV",
      "sysuri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
      "systransactionid" : 863730,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1529604901000,
      "topparentid" : 3430217,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585147008000,
      "sysconcepts" : "floating-point system ; Advanced SIMD ; registers ; A73 processor ; subsections ; cross-references ; Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562", "5eec6e37e24a5e02d07b2559|5eec6e52e24a5e02d07b2562" ],
      "attachmentparentid" : 3430217,
      "parentitem" : "5e7b6c807158f500bd5c0111",
      "concepts" : "floating-point system ; Advanced SIMD ; registers ; A73 processor ; subsections ; cross-references ; Cortex",
      "documenttype" : "html",
      "isattachment" : "3430217",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649083171000,
      "permanentid" : "207a384be690555c0a4d8131ffd9e88e040ee4b0698638d3a05e4d794847",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6c827158f500bd5c031c",
      "transactionid" : 863730,
      "title" : "AArch32 register descriptions ",
      "products" : [ "Cortex-A73" ],
      "date" : 1649083170000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100048:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649083171002197339,
      "sysisattachment" : "3430217",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3430217,
      "size" : 611,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082815453,
      "syssize" : 611,
      "sysdate" : 1649083170000,
      "haslayout" : "1",
      "topparent" : "3430217",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3430217,
      "content_description" : "This document gives reference documentation for the Cortex-A73 processor. It contains programming details for registers and describes the memory system, caches, debug trace, and interrupts.",
      "wordcount" : 38,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A73", "Cortex-A|Cortex-A73" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A73" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649083171000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
      "modified" : 1635935158000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649083171002197339,
      "uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
      "syscollection" : "default"
    },
    "Title" : "AArch32 register descriptions",
    "Uri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "PrintableUri" : "https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "ClickUri" : "https://developer.arm.com/documentation/100048/0100/advanced-simd-and-floating-point-support/aarch32-register-descriptions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100048/0100/en/advanced-simd-and-floating-point-support/aarch32-register-descriptions",
    "Excerpt" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point ... Table 14-15 AArch32 Advanced SIMD and floating-point system registers provides cross- ...",
    "FirstSentences" : "AArch32 register descriptions This section describes the AArch32 Advanced SIMD and floating-point system registers in the Cortex-A73 processor. Table 14-15 AArch32 Advanced SIMD and floating-point ..."
  }, {
    "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® Cortex®-A32 Processor Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. 100242_0100_00_en Arm® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "HsUTBxjKaYXSvð0E",
        "urihash" : "HsUTBxjKaYXSvð0E",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082744000,
        "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525c8",
        "transactionid" : 863721,
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082744573980530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 4332,
        "sysdate" : 1649082744000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082744573980530,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r0p1 There are no functional changes in this revision. ... Revisions Cortex-A32",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r0p1 There are no functional changes in this revision. r1p0 There are no functional ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100242",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3445118",
          "sysurihash" : "HsUTBxjKaYXSvð0E",
          "urihash" : "HsUTBxjKaYXSvð0E",
          "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549007212000,
          "topparentid" : 3445118,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082744000,
          "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca3fcbfe76649ba525c8",
          "transactionid" : 863721,
          "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1649082744000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100242:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082744573980530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4332,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082459462,
          "syssize" : 4332,
          "sysdate" : 1649082744000,
          "haslayout" : "1",
          "topparent" : "3445118",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3445118,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082744000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100242/0100/?lang=en",
          "modified" : 1636123220000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082744573980530,
          "uri" : "https://developer.arm.com/documentation/100242/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "BkkrYiTfux5nn3CK",
        "urihash" : "BkkrYiTfux5nn3CK",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "sysconcepts" : "functionality ; r1p0 ; r0p1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3445118,
        "parentitem" : "5e7dca3fcbfe76649ba525c8",
        "concepts" : "functionality ; r1p0 ; r0p1",
        "documenttype" : "html",
        "isattachment" : "3445118",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082744000,
        "permanentid" : "47b90dd1b6e0e6bd85b0aa116005c310ca8835a7d8f4a5901c6e70afc425",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525cf",
        "transactionid" : 863721,
        "title" : "Revisions ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082744618906381,
        "sysisattachment" : "3445118",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3445118,
        "size" : 243,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 243,
        "sysdate" : 1649082744000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/functional-description/revisions?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082744618906381,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/functional-description/revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/functional-description/revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r0p1 There are no functional changes in this revision. ... Revisions Cortex-A32",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r0p1 There are no functional changes in this revision. r1p0 There are no functional ..."
    }, {
      "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "HsUTBxjKaYXSvð0E",
        "urihash" : "HsUTBxjKaYXSvð0E",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082744000,
        "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525c8",
        "transactionid" : 863721,
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082744000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082744573980530,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4332,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 4332,
        "sysdate" : 1649082744000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082744000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082744573980530,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "Preface",
      "uri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "printableUri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "clickUri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/preface",
      "excerpt" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback.",
      "firstSentences" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface Cortex-A32",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100242",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3445118",
          "sysurihash" : "HsUTBxjKaYXSvð0E",
          "urihash" : "HsUTBxjKaYXSvð0E",
          "sysuri" : "https://developer.arm.com/documentation/100242/0100/en",
          "systransactionid" : 863721,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549007212000,
          "topparentid" : 3445118,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585302079000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649082744000,
          "permanentid" : "13cc555499179826cc8d0303e36a4392ccdee0d448c1d0ff113726f58153",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dca3fcbfe76649ba525c8",
          "transactionid" : 863721,
          "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A32" ],
          "date" : 1649082744000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100242:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649082744573980530,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4332,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649082459462,
          "syssize" : 4332,
          "sysdate" : 1649082744000,
          "haslayout" : "1",
          "topparent" : "3445118",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3445118,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649082744000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100242/0100/?lang=en",
          "modified" : 1636123220000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649082744573980530,
          "uri" : "https://developer.arm.com/documentation/100242/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100242/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100242/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A32 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual Copyright 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Preface ",
        "document_number" : "100242",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3445118",
        "sysurihash" : "gJfoMAiqNRWWt5XA",
        "urihash" : "gJfoMAiqNRWWt5XA",
        "sysuri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
        "systransactionid" : 863721,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1549007212000,
        "topparentid" : 3445118,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585302079000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
        "attachmentparentid" : 3445118,
        "parentitem" : "5e7dca3fcbfe76649ba525c8",
        "documenttype" : "html",
        "isattachment" : "3445118",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649082743000,
        "permanentid" : "c6c676aa5e11856ccfed2fbc19922780330f4cce780001ad984e32f653aa",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dca3fcbfe76649ba525ca",
        "transactionid" : 863721,
        "title" : "Preface ",
        "products" : [ "Cortex-A32" ],
        "date" : 1649082743000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100242:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649082743077115517,
        "sysisattachment" : "3445118",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3445118,
        "size" : 185,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649082459462,
        "syssize" : 185,
        "sysdate" : 1649082743000,
        "haslayout" : "1",
        "topparent" : "3445118",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3445118,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649082743000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100242/0100/preface?lang=en",
        "modified" : 1636123220000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649082743077115517,
        "uri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
        "syscollection" : "default"
      },
      "Title" : "Preface",
      "Uri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en/preface",
      "ClickUri" : "https://developer.arm.com/documentation/100242/0100/preface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/preface",
      "Excerpt" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback.",
      "FirstSentences" : "Preface This preface introduces the Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual. It contains the following: About this book. Feedback. Preface Cortex-A32"
    } ],
    "totalNumberOfChildResults" : 14,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
      "document_number" : "100242",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3445118",
      "sysauthor" : "ARM",
      "sysurihash" : "tdññOoLMR568SxkR",
      "urihash" : "tdññOoLMR568SxkR",
      "sysuri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
      "systransactionid" : 863721,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1549007212000,
      "topparentid" : 3445118,
      "numberofpages" : 19,
      "sysconcepts" : "Cryptographic extensions ; documentation ; arm ; instructions ; A32 processor ; written agreement ; export laws ; third party ; AArch32 state ; functionality ; provisions ; active-LOW ; conflicting ; acceptance ; applications ; implementations",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2574" ],
      "attachmentparentid" : 3445118,
      "parentitem" : "5e7dca3fcbfe76649ba525c8",
      "concepts" : "Cryptographic extensions ; documentation ; arm ; instructions ; A32 processor ; written agreement ; export laws ; third party ; AArch32 state ; functionality ; provisions ; active-LOW ; conflicting ; acceptance ; applications ; implementations",
      "documenttype" : "pdf",
      "isattachment" : "3445118",
      "sysindexeddate" : 1649082747000,
      "permanentid" : "6bb7d578025225fd7a19917a497d93b1c629331d07f2ad5f10be4f5a4d06",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dca3fcbfe76649ba525d8",
      "transactionid" : 863721,
      "title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual ",
      "subject" : "A technical reference document that describes the optional cryptographic features of the Cortex®‑A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "date" : 1649082747000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100242:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649082747490141220,
      "sysisattachment" : "3445118",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3445118,
      "size" : 365103,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649082460731,
      "syssubject" : "A technical reference document that describes the optional cryptographic features of the Cortex®‑A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "syssize" : 365103,
      "sysdate" : 1649082747000,
      "topparent" : "3445118",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3445118,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A32 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 671,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A32", "Cortex-A|Cortex-A32" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A32" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649082747000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649082747490141220,
      "uri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A32 Processor Cryptographic Extension Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7dca3fcbfe76649ba525d8",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100242/0100/en/pdf/cortex_a32_crypto_trm_100242_0100_00_en.pdf",
    "Excerpt" : "DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create or ... All rights reserved. ... Copyright © 2016, 2017, 2019 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® Cortex®-A32 Processor Cryptographic Extension Revision: r1p0 Technical Reference Manual Copyright © 2016, 2017, 2019 Arm Limited or its affiliates. All rights reserved. 100242_0100_00_en Arm® ..."
  }, {
    "title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "firstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "F7ewkdnWRAldUkoF",
        "urihash" : "F7ewkdnWRAldUkoF",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "registers ; TPIU-Lite ; power-on reset ; Unpredictable behavior ; memory map ; RO ; WO ; accesses ; programmer",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "63c7103d822c6bca920b63aea881f0586ccc824e702978f0a15796b567b9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7ae5",
        "transactionid" : 864241,
        "title" : "About the programmers model ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910691353451,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 879,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646189,
        "syssize" : 879,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910691353451,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed.",
      "FirstSentences" : "About the programmer's model The TPIU-Lite has a 4KB location block in the memory map. The base address of the registers is not fixed but the address offsets are fixed. The following apply to all ..."
    }, {
      "title" : "Debug APB ports",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "firstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Debug APB ports ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "hDby9ñ7atpyTVfr2",
        "urihash" : "hDby9ñ7atpyTVfr2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Programming ; accesses ; data bus ; Output Read ; interface reset ; cycles ; subsequent ; window",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "9474099dd692586f8445a7ec3370624babf03b7e6dadd4f27672016832d5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b01",
        "transactionid" : 864241,
        "title" : "Debug APB ports ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910217283951,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 739,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 739,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910217283951,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
        "syscollection" : "default"
      },
      "Title" : "Debug APB ports",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/debug-apb-ports?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/debug-apb-ports",
      "Excerpt" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. ... Only a 4K window is required.",
      "FirstSentences" : "Debug APB ports Table A.2 shows the debug APB ports. Name Type Description PCLKDBG Input Debug APB clock. PCLKENDBG Input Debug APB clock enable. PRESETDBGn Input Debug APB interface reset, ..."
    }, {
      "title" : "ATB port",
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "firstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "document_number" : "ddi0317",
          "document_version" : "a",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985731",
          "sysurihash" : "KLtNCRnxMVyrj3IC",
          "urihash" : "KLtNCRnxMVyrj3IC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1178111120000,
          "topparentid" : 4985731,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376588000,
          "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
          "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147920000,
          "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2f8cfd977155116a7abb",
          "transactionid" : 864241,
          "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
          "products" : [ "CoreSight TPIU-M" ],
          "date" : 1649147920000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0317:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147920667231576,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1649,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147646201,
          "syssize" : 1649,
          "sysdate" : 1649147920000,
          "haslayout" : "1",
          "topparent" : "4985731",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985731,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
          "wordcount" : 126,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147920000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0317/a/?lang=en",
          "modified" : 1639043125000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147920667231576,
          "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
        "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "ATB port ",
        "document_number" : "ddi0317",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985731",
        "sysurihash" : "UA2MgItgQKurCfðx",
        "urihash" : "UA2MgItgQKurCfðx",
        "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1178111120000,
        "topparentid" : 4985731,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376588000,
        "sysconcepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
        "attachmentparentid" : 4985731,
        "parentitem" : "5e8e2f8cfd977155116a7abb",
        "concepts" : "Input Trace ; ATB ; clock ; interface ; ATCLK ; cycle ; internals of the TPIU ; buffers ; formatter ; TPIU-Lite",
        "documenttype" : "html",
        "isattachment" : "4985731",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147910000,
        "permanentid" : "4c894749a172b2888fec16e4765b714ac5cafed9acba2c27b3050b499ca6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2f8cfd977155116a7b00",
        "transactionid" : 864241,
        "title" : "ATB port ",
        "products" : [ "CoreSight TPIU-M" ],
        "date" : 1649147910000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0317:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147910176438940,
        "sysisattachment" : "4985731",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985731,
        "size" : 835,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147646170,
        "syssize" : 835,
        "sysdate" : 1649147910000,
        "haslayout" : "1",
        "topparent" : "4985731",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985731,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147910000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
        "modified" : 1639043125000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147910176438940,
        "uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
        "syscollection" : "default"
      },
      "Title" : "ATB port",
      "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/tpiu-lite-ports/atb-port?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en/tpiu-lite-ports/atb-port",
      "Excerpt" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface.",
      "FirstSentences" : "ATB port The TPIU-Lite can only be connected to a single trace source such as an ETM. There is no provision for tracing from multiple sources. Table A.1 shows the full interface. Name Type ..."
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "document_number" : "ddi0317",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985731",
      "sysurihash" : "KLtNCRnxMVyrj3IC",
      "urihash" : "KLtNCRnxMVyrj3IC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1178111120000,
      "topparentid" : 4985731,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376588000,
      "sysconcepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|60dd852a237e4e09d0d3cd2f" ],
      "concepts" : "ARM Limited ; Proprietary notices ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147920000,
      "permanentid" : "4c3008a3c7fdceca259094d7a87189e69a41d9092d8cf9a9965bb42ea97a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2f8cfd977155116a7abb",
      "transactionid" : 864241,
      "title" : "CoreSight TPIU-Lite Technical Reference Manual ",
      "products" : [ "CoreSight TPIU-M" ],
      "date" : 1649147920000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0317:a:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147920667231576,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1649,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147646201,
      "syssize" : 1649,
      "sysdate" : 1649147920000,
      "haslayout" : "1",
      "topparent" : "4985731",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4985731,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Trace Port Interface Unit Lite (TPIU-Lite).",
      "wordcount" : 126,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M", "CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight TPIU-M" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147920000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0317/a/?lang=en",
      "modified" : 1639043125000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147920667231576,
      "uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
      "syscollection" : "default"
    },
    "Title" : "CoreSight TPIU-Lite Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0317/a/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0317/a/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0317/a/en",
    "Excerpt" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "CoreSight TPIU-Lite Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
  }, {
    "title" : "Debug APB registers and interface to SRAM",
    "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "firstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "56qcdfFbJeoybfk0",
        "urihash" : "56qcdfFbJeoybfk0",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
        "systransactionid" : 864240,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147834000,
        "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25ae",
        "transactionid" : 864240,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147834000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147834583421588,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4662,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 4662,
        "sysdate" : 1649147834000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 301,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147834000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147834583421588,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
      "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Second trace comparator on Trigger State 4",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "firstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Second trace comparator on Trigger State 4 ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "gp4R3HHKnt3Li4cN",
        "urihash" : "gp4R3HHKnt3Li4cN",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "Trigger States ; trace ; cycle ; SIGNALGRPs ; TRIGCTRL4 ; counters ; reset ; RUN ; stays asserted ; filtering options ; destination ; precedence",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147906000,
        "permanentid" : "7843cdf195bd371a4e0ad9c966fc882f35bc1c6371719de8bc9d84771217",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e5",
        "transactionid" : 864241,
        "title" : "Second trace comparator on Trigger State 4 ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147906000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147906298616198,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 2894,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 2894,
        "sysdate" : 1649147906000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 180,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147906000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147906298616198,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
        "syscollection" : "default"
      },
      "Title" : "Second trace comparator on Trigger State 4",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/second-trace-comparator-on-trigger-state-4",
      "Excerpt" : "The TSSR Trigger State TRIGCTRL4.WATCHRST = 1 sets Final State when the counter value in COUNTCOMP4 is matched. ... Second trace comparator on Trigger State 4 CoreSight ELA-500",
      "FirstSentences" : "Second trace comparator on Trigger State 4 Trigger State 4 includes additional capability that allows Trigger State 4 to trace SIGNALGRP<n> data while the other four Trigger States are programmed ..."
    }, {
      "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "firstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysauthor" : "ARM",
        "sysurihash" : "tuw35w9ed5mññyIV",
        "urihash" : "tuw35w9ed5mññyIV",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "keywords" : "On-chip Debug & Trace, CoreSight Architecture, CoreSight SoC Components, ELA-500, CoreSight ELA-500, Embedded Logic Analyzer",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "numberofpages" : 96,
        "sysconcepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "signals ; trigger state ; cross-triggering ; ELA ; assignments ; output actions ; subsections ; logic analyzer ; reads ; trigger inputs ; SRAM ; subsequent ; registers ; trace ; registers summary ; base address",
        "documenttype" : "pdf",
        "isattachment" : "3439026",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "87510e9231c634eb2ac6c9071ff63998c89b7097f9156b0de81df5faafad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c263f",
        "transactionid" : 864241,
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
        "subject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894815041661,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 769062,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147642257,
        "syssubject" : "This book is for the Arm® CoreSight ELA-500 Embedded Logic Analyzer.",
        "syssize" : 769062,
        "sysdate" : 1649147894000,
        "topparent" : "3439026",
        "author" : "ARM",
        "label_version" : "r2p2",
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 1787,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894815041661,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e7c6a4b7158f500bd5c263f",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/pdf/coresight_ela500_technical_reference_manual_100127_0202_01_en.pdf",
      "Excerpt" : "Change ... First release for r2p0 ... Second release for r2p2 ... THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ...",
      "FirstSentences" : "Arm® CoreSight™ ELA-500 Embedded Logic Analyzer Revision: r2p2 Technical Reference Manual Copyright © 2014–2016, 2018 Arm Limited or its affiliates. All rights reserved. 100127_0202_01_en Arm® ..."
    }, {
      "title" : "Triggering",
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "printableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "clickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "firstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "printableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "clickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "firstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "document_number" : "100127",
          "document_version" : "0202",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439026",
          "sysurihash" : "56qcdfFbJeoybfk0",
          "urihash" : "56qcdfFbJeoybfk0",
          "sysuri" : "https://developer.arm.com/documentation/100127/0202/en",
          "systransactionid" : 864240,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1538388016000,
          "topparentid" : 3439026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585211979000,
          "sysconcepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
          "concepts" : "Non-Confidential First ; r0p0 ; arm ; written agreement ; export laws ; party patents ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147834000,
          "permanentid" : "c409ec6db72b014d0c6f0c9ec9d018a932954d877904f6b89a5833ed5449",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c6a4b7158f500bd5c25ae",
          "transactionid" : 864240,
          "title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual ",
          "products" : [ "CoreSight ELA-500" ],
          "date" : 1649147834000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100127:0202:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147834583421588,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4662,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147639709,
          "syssize" : 4662,
          "sysdate" : 1649147834000,
          "haslayout" : "1",
          "topparent" : "3439026",
          "label_version" : "r2p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439026,
          "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
          "wordcount" : 301,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147834000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100127/0202/?lang=en",
          "modified" : 1635950906000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147834583421588,
          "uri" : "https://developer.arm.com/documentation/100127/0202/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100127/0202/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en",
        "ClickUri" : "https://developer.arm.com/documentation/100127/0202/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm CoreSight ELA-500 Embedded Logic Analyzer ...",
        "FirstSentences" : "Arm CoreSight ELA-500 Embedded Logic Analyzer Technical Reference Manual Copyright 2014-2016, 2018 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Triggering ",
        "document_number" : "100127",
        "document_version" : "0202",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439026",
        "sysurihash" : "duUqZy4LFNñzE8V8",
        "urihash" : "duUqZy4LFNñzE8V8",
        "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1538388016000,
        "topparentid" : 3439026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585211979000,
        "sysconcepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
        "attachmentparentid" : 3439026,
        "parentitem" : "5e7c6a4b7158f500bd5c25ae",
        "concepts" : "trigger states ; Output Action ; Compare register ; SIGNALGRPs ; ELA ; counts ; zeros ; subsections ; limitation",
        "documenttype" : "html",
        "isattachment" : "3439026",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147894000,
        "permanentid" : "57304dc44b8fd18c92d46cd26180d7b2c32ae9f912c723ed323e78ef59bf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c6a4b7158f500bd5c25e9",
        "transactionid" : 864241,
        "title" : "Triggering ",
        "products" : [ "CoreSight ELA-500" ],
        "date" : 1649147894000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100127:0202:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147894740213206,
        "sysisattachment" : "3439026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439026,
        "size" : 3018,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147639709,
        "syssize" : 3018,
        "sysdate" : 1649147894000,
        "haslayout" : "1",
        "topparent" : "3439026",
        "label_version" : "r2p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439026,
        "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
        "wordcount" : 183,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147894000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100127/0202/functional-description/triggering?lang=en",
        "modified" : 1635950906000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147894740213206,
        "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
        "syscollection" : "default"
      },
      "Title" : "Triggering",
      "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/triggering?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/triggering",
      "Excerpt" : "This causes an always true condition. External Trigger Input Signals only This is achieved by masking out all the debug signals ... Transaction ID capture. Triggering CoreSight ELA-500",
      "FirstSentences" : "Triggering Triggering is the process of causing an Output Action signal to be driven, or advancing to the next Trigger State, when a Trigger Signal Comparison or a Trigger Counter Comparison match ..."
    } ],
    "totalNumberOfChildResults" : 45,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Debug APB registers and interface to SRAM ",
      "document_number" : "100127",
      "document_version" : "0202",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439026",
      "sysurihash" : "83dcgmWnd1HVUm4y",
      "urihash" : "83dcgmWnd1HVUm4y",
      "sysuri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1538388016000,
      "topparentid" : 3439026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585211979000,
      "sysconcepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7ae24a5e02d07b2657" ],
      "attachmentparentid" : 3439026,
      "parentitem" : "5e7c6a4b7158f500bd5c25ae",
      "concepts" : "SRAM ; registers ; trace ; signal groups ; chunks ; reads ; maximum depth ; incremented automatically ; integration ; integration-testing purposes ; Implementation Manual ; scrambling system ; configuration parameter ; exposure of designs",
      "documenttype" : "html",
      "isattachment" : "3439026",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147906000,
      "permanentid" : "997aee16ef6b1d389348b250f4053973496f5524609087d66c2ee05e6db6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c6a4b7158f500bd5c25e8",
      "transactionid" : 864241,
      "title" : "Debug APB registers and interface to SRAM ",
      "products" : [ "CoreSight ELA-500" ],
      "date" : 1649147906000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100127:0202:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147906695210506,
      "sysisattachment" : "3439026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439026,
      "size" : 2937,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147639709,
      "syssize" : 2937,
      "sysdate" : 1649147906000,
      "haslayout" : "1",
      "topparent" : "3439026",
      "label_version" : "r2p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439026,
      "content_description" : "This book is for the Arm CoreSight ELA-500 Embedded Logic Analyzer.",
      "wordcount" : 163,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer", "CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight ELA-500 Embedded Logic Analyzer" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147906000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
      "modified" : 1635950906000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147906695210506,
      "uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
      "syscollection" : "default"
    },
    "Title" : "Debug APB registers and interface to SRAM",
    "Uri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "PrintableUri" : "https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "ClickUri" : "https://developer.arm.com/documentation/100127/0202/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100127/0202/en/functional-description/trace-control-and-capture/debug-apb-registers-and-interface-to-sram",
    "Excerpt" : "This continues until all the payload data has been read, that is, two chunks if GRP_WIDTH = 64, four chunks if GRP_WIDTH = 128, ... Debug APB registers and interface to SRAM CoreSight ELA-500",
    "FirstSentences" : "Debug APB registers and interface to SRAM When configured with TRACE_GEN = 1, the SRAM is accessible through the debug APB registers. The SRAM is 72 bits, 136 bits, or 264 bits wide, depending on ..."
  }, {
    "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "3DUxToHDiWYVuy8R",
        "urihash" : "3DUxToHDiWYVuy8R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "Functional",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "Functional",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "30f50814595abbbc273b622235269d3a238e4e6318b46b7dd4f35326a153",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730c",
        "transactionid" : 864241,
        "title" : "Functional Description ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899184299686,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 205,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 205,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899184299686,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation.",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the CoreLink DDR2 DMC operation. It contains the following sections: Functional overview Functional operation. Functional Description DMA ..."
    }, {
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "tD55yHHvK3AEWreð",
        "urihash" : "tD55yHHvK3AEWreð",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d372d9",
        "transactionid" : 864241,
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899143500920,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2062,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679436,
        "syssize" : 2062,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899143500920,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
      "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
    }, {
      "title" : "AXI low-power interface",
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "firstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "document_number" : "ddi0418",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4982920",
          "sysurihash" : "tD55yHHvK3AEWreð",
          "urihash" : "tD55yHHvK3AEWreð",
          "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1281368456000,
          "topparentid" : 4982920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372711000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147899000,
          "permanentid" : "c0501a5c41aa69b7b2cc06ecb75fba9aa6f9e34345f1e8d2cf4e6ce1efb3",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e206788295d1e18d372d9",
          "transactionid" : 864241,
          "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649147899000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0418:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147899143500920,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2062,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147679436,
          "syssize" : 2062,
          "sysdate" : 1649147899000,
          "haslayout" : "1",
          "topparent" : "4982920",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4982920,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147899000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0418/e/?lang=en",
          "modified" : 1639128729000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147899143500920,
          "uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en",
        "Excerpt" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual Copyright 2007, 2009-2010 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AXI low-power interface ",
        "document_number" : "ddi0418",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4982920",
        "sysurihash" : "W3jNy2UJerqcñpiV",
        "urihash" : "W3jNy2UJerqcñpiV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1281368456000,
        "topparentid" : 4982920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372711000,
        "sysconcepts" : "low-power interface ; channel signals",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 4982920,
        "parentitem" : "5e8e206788295d1e18d372d9",
        "concepts" : "low-power interface ; channel signals",
        "documenttype" : "html",
        "isattachment" : "4982920",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147899000,
        "permanentid" : "923a995a36443754bbc79a27cb25df468ac1203cf73896bcfb44fb4b6f4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e206788295d1e18d3730f",
        "transactionid" : 864241,
        "title" : "AXI low-power interface ",
        "products" : [ "DMA Controller" ],
        "date" : 1649147899000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0418:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147899108403453,
        "sysisattachment" : "4982920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4982920,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147679405,
        "syssize" : 226,
        "sysdate" : 1649147899000,
        "haslayout" : "1",
        "topparent" : "4982920",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4982920,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147899000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
        "modified" : 1639128729000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147899108403453,
        "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
        "syscollection" : "default"
      },
      "Title" : "AXI low-power interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0418/e/functional-description/functional-overview/axi-low-power-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/functional-description/functional-overview/axi-low-power-interface",
      "Excerpt" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. ... AXI low-power interface channel signals See AXI low-power interface for more information.",
      "FirstSentences" : "AXI low-power interface Figure 2.3 shows the AXI low-power interface channel signals. Figure 2.3. AXI low-power interface channel signals See AXI low-power interface for more information. AXI low- ..."
    } ],
    "totalNumberOfChildResults" : 96,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "document_number" : "ddi0418",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4982920",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "TOMbmt3g8jEqGgñY",
      "urihash" : "TOMbmt3g8jEqGgñY",
      "sysuri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "keywords" : "Dynamic Memory, Memory Controllers, AMBA",
      "systransactionid" : 864241,
      "copyright" : "Copyright ©€2007, 2009-2010 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1281368456000,
      "topparentid" : 4982920,
      "numberofpages" : 109,
      "sysconcepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 4982920,
      "parentitem" : "5e8e206788295d1e18d372d9",
      "concepts" : "DDR2 ; controlling ; registers ; signals ; power states ; configurations ; pad interface ; assignments ; banks ; timings ; commands ; memory interface ; AXI low-power ; read transactions ; AXI ; power-down",
      "documenttype" : "pdf",
      "isattachment" : "4982920",
      "sysindexeddate" : 1649147901000,
      "permanentid" : "28bc696a7931716e70e22857c0050f824f82339c2577d357e5ae94c522de",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e206888295d1e18d373a7",
      "transactionid" : 864241,
      "title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual ",
      "subject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "date" : 1649147901000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0418:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147901194872853,
      "sysisattachment" : "4982920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4982920,
      "size" : 1242771,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147681615,
      "syssubject" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual documentation. This datasheet describes the operation of the DDR2 DMC and provides the register information in the programmers guide section. Includes the AXI, DDR2, DFI, ECC signals. PDF format.",
      "syssize" : 1242771,
      "sysdate" : 1649147901000,
      "topparent" : "4982920",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4982920,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DDR2 Dynamic Memory Controller (DDR2 DMC). The DDR2 DMC comprises various systems that you can render to support a single type and size of DDR2 SDRAM on the memory interface.",
      "wordcount" : 1821,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147901000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147901194872853,
      "uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e206888295d1e18d373a7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0418/e/en/pdf/DDI0418E_ddr2_dmc_341_r1p1_trm.pdf",
    "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Web Address ... http://www.arm.com ... Copyright © 2007, 2009-2010 ARM Limited. All rights reserved.",
    "FirstSentences" : "CoreLink DDR2 Dynamic Memory Controller (DMC-341) Revision: r1p1 Technical Reference Manual Copyright © 2007, 2009-2010 ARM Limited. All rights reserved. ARM DDI 0418E (ID080910) ARM DDI 0418E"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "firstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2347,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    },
    "childResults" : [ {
      "title" : "AMBA APB interface",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "firstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "AMBA APB interface ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "8g6KñMWawneIoPF7",
        "urihash" : "8g6KñMWawneIoPF7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "APB interface ; control registers ; FIFOs ; accesses",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147897000,
        "permanentid" : "0c3bd4fc73baed7d823b17a6d76978e999e9a829ceba92c1b44fe18047ef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9066",
        "transactionid" : 864241,
        "title" : "AMBA APB interface ",
        "products" : [ "UART" ],
        "date" : 1649147897000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147897572248295,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 177,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 177,
        "sysdate" : 1649147897000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147897000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147897572248295,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
        "syscollection" : "default"
      },
      "Title" : "AMBA APB interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/amba-apb-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/amba-apb-interface",
      "Excerpt" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART",
      "FirstSentences" : "AMBA APB interface The AMBA APB interface generates read and write decodes for accesses to status\\/control registers, and the transmit and receive FIFOs. AMBA APB interface UART"
    }, {
      "title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "evAqcMtiX8lrPYX5",
        "urihash" : "evAqcMtiX8lrPYX5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a9050",
        "transactionid" : 864241,
        "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
        "products" : [ "UART" ],
        "date" : 1649147886000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886101587367,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2408,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597124,
        "syssize" : 2408,
        "sysdate" : 1649147886000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 194,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886101587367,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
      "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
      "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
    }, {
      "title" : "Receive logic",
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "firstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2347,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "firstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
        "raw" : {
          "systitle" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "document_number" : "ddi0183",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503493",
          "sysurihash" : "evAqcMtiX8lrPYX5",
          "urihash" : "evAqcMtiX8lrPYX5",
          "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "systransactionid" : 864241,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1201188134000,
          "topparentid" : 3503493,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378433000,
          "sysconcepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; FIFOs increased ; Buffer depth ; First release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147886000,
          "permanentid" : "f7553155dc2ca54423d1f832d7051e443ec3b33729f787b2023ea14e97bc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e36c1fd977155116a9050",
          "transactionid" : 864241,
          "title" : "PrimeCell UART (PL011) Technical Reference Manual ",
          "products" : [ "UART" ],
          "date" : 1649147886000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0183:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147886101587367,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2408,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649147597124,
          "syssize" : 2408,
          "sysdate" : 1649147886000,
          "haslayout" : "1",
          "topparent" : "3503493",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503493,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
          "wordcount" : 194,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147886000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0183/g/?lang=en",
          "modified" : 1638975217000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147886101587367,
          "uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell UART (PL011) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en",
        "Excerpt" : "The right to use, copy and disclose this document may be subject to license ... Revision G 18 December 2007 Update for r1p5. ... PrimeCell UART (PL011) Technical Reference Manual UART",
        "FirstSentences" : "PrimeCell UART (PL011) Technical Reference Manual Copyright 2000, 2001, 2005, 2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
      "raw" : {
        "systitle" : "Receive logic ",
        "document_number" : "ddi0183",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503493",
        "sysurihash" : "2tPxXNNJigð97vJj",
        "urihash" : "2tPxXNNJigð97vJj",
        "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "systransactionid" : 864241,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1201188134000,
        "topparentid" : 3503493,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378433000,
        "sysconcepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 3503493,
        "parentitem" : "5e8e36c1fd977155116a9050",
        "concepts" : "break detection ; frame error ; start pulse ; serial-to-parallel conversion ; FIFO ; parity ; Overrun ; stream",
        "documenttype" : "html",
        "isattachment" : "3503493",
        "sysindexeddate" : 1649147886000,
        "permanentid" : "b72d7c90e3a76eef0abc55528cc63c4a683b627274049781016fd6fcccec",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e36c1fd977155116a906c",
        "transactionid" : 864241,
        "title" : "Receive logic ",
        "products" : [ "UART" ],
        "date" : 1649147885000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0183:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147886003058542,
        "sysisattachment" : "3503493",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503493,
        "size" : 320,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649147597107,
        "syssize" : 320,
        "sysdate" : 1649147885000,
        "haslayout" : "1",
        "topparent" : "3503493",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503493,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
        "wordcount" : 41,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147886000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
        "modified" : 1638975217000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147886003058542,
        "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
        "syscollection" : "default"
      },
      "Title" : "Receive logic",
      "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description/receive-logic?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description/receive-logic",
      "Excerpt" : "Receive logic The receive logic performs serial-to-parallel conversion on the ... Overrun, parity, frame error checking, and line break detection are also performed, and ... Receive logic UART",
      "FirstSentences" : "Receive logic The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line break ..."
    } ],
    "totalNumberOfChildResults" : 83,
    "absentTerms" : [ "permanentid:6b79f5e1b292d9ea6ecc50e9754704367272339c2f1f035f928a20106dd9" ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0183",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503493",
      "sysurihash" : "XyrZKD3TFSNqlmBT",
      "urihash" : "XyrZKD3TFSNqlmBT",
      "sysuri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "systransactionid" : 864241,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1201188134000,
      "topparentid" : 3503493,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378433000,
      "sysconcepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 3503493,
      "parentitem" : "5e8e36c1fd977155116a9050",
      "concepts" : "block diagram ; registers ; UART ; FIFO ; interface ; Baud rate ; clarity ; shows",
      "documenttype" : "html",
      "isattachment" : "3503493",
      "sysindexeddate" : 1649147897000,
      "permanentid" : "362536c6909eb3a6e838fa5fd7f11e70e8df281ac01005eef2f3c8c5c2c6",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e36c1fd977155116a9065",
      "transactionid" : 864241,
      "title" : "Functional description ",
      "products" : [ "UART" ],
      "date" : 1649147897000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0183:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147897683149332,
      "sysisattachment" : "3503493",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503493,
      "size" : 447,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649147597124,
      "syssize" : 447,
      "sysdate" : 1649147897000,
      "haslayout" : "1",
      "topparent" : "3503493",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503493,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell UART (PL011).",
      "wordcount" : 42,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147897000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0183/g/functional-overview/functional-description?lang=en",
      "modified" : 1638975217000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147897683149332,
      "uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0183/g/functional-overview/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0183/g/en/functional-overview/functional-description",
    "Excerpt" : "Functional description Figure 2.1 shows a block diagram of the UART. ... UART block diagram Note Test logic is not shown for clarity.",
    "FirstSentences" : "Functional description Figure 2.1 shows a block diagram of the UART. Figure 2.1. UART block diagram Note Test logic is not shown for clarity. The functions of the UART are described in the ..."
  } ]
}