[{"DBLP title": "Call for papers: Verification issue and challenges with multicore systems.", "DBLP authors": ["Massoud Pedram"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929944", "OA papers": [{"PaperId": "https://openalex.org/W1972157316", "PaperTitle": "Call for papers", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": []}]}, {"DBLP title": "Dimension-reducible Boolean functions based on affine spaces.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929945", "OA papers": [{"PaperId": "https://openalex.org/W1975130924", "PaperTitle": "Dimension-reducible Boolean functions based on affine spaces", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pisa": 1.0, "University of Milan": 1.0}, "Authors": ["Anna Bernasconi", "Anna Bernasconi"]}]}, {"DBLP title": "Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip.", "DBLP authors": ["Yi Wang", "Hui Liu", "Duo Liu", "Zhiwei Qin", "Zili Shao", "Edwin Hsing-Mean Sha"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929946", "OA papers": [{"PaperId": "https://openalex.org/W2012569660", "PaperTitle": "Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip", "Year": 2011, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Hong Kong Polytechnic University": 4.0, "Xidian University": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Yi Wang", "Hui Liu", "Duo Liu", "Zhiwei Qin", "Zili Shao", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Automatic memory partitioning and scheduling for throughput and power optimization.", "DBLP authors": ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929947", "OA papers": [{"PaperId": "https://openalex.org/W1988382391", "PaperTitle": "Automatic memory partitioning and scheduling for throughput and power optimization", "Year": 2011, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of California, Los Angeles": 4.0}, "Authors": ["Jason Cong", "Wei Jiang", "Bin Liu", "Yi Zou"]}]}, {"DBLP title": "MicroFix: Using timing interpolation and delay sensors for power reduction.", "DBLP authors": ["Guihai Yan", "Yinhe Han", "Hui Liu", "Xiaoyao Liang", "Xiaowei Li"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929948", "OA papers": [{"PaperId": "https://openalex.org/W2102781011", "PaperTitle": "MicroFix", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Chinese Academy of Sciences": 3.0, "Nvidia (United States)": 1.0}, "Authors": ["Yinhe Han", "Hui Liu", "Xiaoyao Liang", "Xiaowei Li"]}]}, {"DBLP title": "Reducing the switching activity of test sequences under transparent-scan.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929949", "OA papers": [{"PaperId": "https://openalex.org/W2015088363", "PaperTitle": "Reducing the switching activity of test sequences under transparent-scan", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University Northwest": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "A parallel branch-and-cut approach for detailed placement.", "DBLP authors": ["Stephen Cauley", "Venkataramanan Balakrishnan", "Y. Charlie Hu", "Cheng-Kok Koh"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929950", "OA papers": [{"PaperId": "https://openalex.org/W1994553019", "PaperTitle": "A parallel branch-and-cut approach for detailed placement", "Year": 2011, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Purdue University Northwest": 4.0}, "Authors": ["Stephen F. Cauley", "Venkataramanan Balakrishnan", "Y. Hu", "Cheng-Kok Koh"]}]}, {"DBLP title": "A gridless routing system with nonslicing floorplanning-based crosstalk reduction on gridless track assignment.", "DBLP authors": ["Yih-Lang Li", "Yu-Ning Chang", "Wen-Nai Cheng"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929951", "OA papers": [{"PaperId": "https://openalex.org/W1975619379", "PaperTitle": "A gridless routing system with nonslicing floorplanning-based crosstalk reduction on gridless track assignment", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Yih-Lang Li", "Yuning Chang", "Wen-Nai Cheng"]}]}, {"DBLP title": "Scan-based attacks on linear feedback shift register based stream ciphers.", "DBLP authors": ["Yu Liu", "Kaijie Wu", "Ramesh Karri"], "year": 2011, "doi": "https://doi.org/10.1145/1929943.1929952", "OA papers": [{"PaperId": "https://openalex.org/W2116881166", "PaperTitle": "Scan-based attacks on linear feedback shift register based stream ciphers", "Year": 2011, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Illinois at Chicago": 2.0, "Polytechnic Institute of New York University; Brooklyn; NY": 1.0}, "Authors": ["Yu Liu", "Kaijie Wu", "Ramesh Karri"]}]}, {"DBLP title": "Efficient and Deterministic Parallel Placement for FPGAs.", "DBLP authors": ["Adrian Ludwin", "Vaughn Betz"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970355", "OA papers": [{"PaperId": "https://openalex.org/W2114820519", "PaperTitle": "Efficient and Deterministic Parallel Placement for FPGAs", "Year": 2011, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Altera (United States)": 2.0}, "Authors": ["Adrian Ludwin", "Vaughn Betz"]}]}, {"DBLP title": "Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm.", "DBLP authors": ["Yiding Han", "Koushik Chakraborty", "Sanghamitra Roy", "Vilasita Kuntamukkala"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970356", "OA papers": [{"PaperId": "https://openalex.org/W2064869192", "PaperTitle": "Design and Implementation of a Throughput-Optimized GPU Floorplanning Algorithm", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Yiding Han", "Koushik Chakraborty", "Sanghamitra Roy", "Vilasita Kuntamukkala"]}]}, {"DBLP title": "GPU-Based Parallelization for Fast Circuit Optimization.", "DBLP authors": ["Yifang Liu", "Jiang Hu"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970357", "OA papers": [{"PaperId": "https://openalex.org/W2089299404", "PaperTitle": "GPU-Based Parallelization for Fast Circuit Optimization", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&amp;M University": 2.0}, "Authors": ["Yifang Liu", "Jiang Hu"]}]}, {"DBLP title": "Multithreaded Simulation for Synchronous Dataflow Graphs.", "DBLP authors": ["Chia-Jui Hsu", "Jos\u00e9 Luis Pino", "Shuvra S. Bhattacharyya"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970358", "OA papers": [{"PaperId": "https://openalex.org/W2029163387", "PaperTitle": "Multithreaded Simulation for Synchronous Dataflow Graphs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Agilent Technologies (Germany)": 2.0, "University of Maryland, College Park": 1.0}, "Authors": ["Chia-Jui Hsu", "Jos\u00e9 A. Pino", "Shuvra S. Bhattacharyya"]}]}, {"DBLP title": "Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore Platforms.", "DBLP authors": ["Xiongfei Liao", "Thambipillai Srikanthan"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970359", "OA papers": [{"PaperId": "https://openalex.org/W1965490579", "PaperTitle": "Accelerating UNISIM-Based Cycle-Level Microarchitectural Simulations on Multicore Platforms", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 2.0}, "Authors": ["Xiongfei Liao", "Thambipillai Srikanthan"]}]}, {"DBLP title": "A New Algorithm for VHDL Parallel Simulation.", "DBLP authors": ["Antonio Garc\u00eda Dopico", "Antonio P\u00e9rez", "Santiago Rodr\u00edguez", "Maria Isabel Garc\u00eda"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970360", "OA papers": [{"PaperId": "https://openalex.org/W2081530434", "PaperTitle": "A New Algorithm for VHDL Parallel Simulation", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technical University of Madrid": 4.0}, "Authors": ["Antonio Garc\u00eda-Dopico", "Antonio P\u00e9rez", "Rafael Tormo-Molina", "Mar\u00eda Luisa Sevillano Garc\u00eda"]}]}, {"DBLP title": "Locality-Driven Parallel Static Analysis for Power Delivery Networks.", "DBLP authors": ["Zhiyu Zeng", "Zhuo Feng", "Peng Li", "Vivek Sarin"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970361", "OA papers": [{"PaperId": "https://openalex.org/W2060266578", "PaperTitle": "Locality-Driven Parallel Static Analysis for Power Delivery Networks", "Year": 2011, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Texas A&M University": 3.0, "Michigan Technological University": 1.0}, "Authors": ["Zhiyu Zeng", "Zhuo Feng", "Peng Li", "Vivek Sarin"]}]}, {"DBLP title": "Massively Parallel Logic Simulation with GPUs.", "DBLP authors": ["Yuhao Zhu", "Bo D. Wang", "Yangdong Deng"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970362", "OA papers": [{"PaperId": "https://openalex.org/W2095266728", "PaperTitle": "Massively Parallel Logic Simulation with GPUs", "Year": 2011, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Beihang University": 1.0, "Tsinghua University": 2.0}, "Authors": ["Yuhao Zhu", "Bo Wang", "Yangdong Deng"]}]}, {"DBLP title": "Gate-Level Simulation with GPU Computing.", "DBLP authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970363", "OA papers": [{"PaperId": "https://openalex.org/W2059896017", "PaperTitle": "Gate-Level Simulation with GPU Computing", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Debapriya Chatterjee", "Andrew DeOrio", "Valeria Bertacco"]}]}, {"DBLP title": "Hardware-Software Codesign of an Embedded Multiple-Supply Power Management Unit for Multicore SoCs Using an Adaptive Global/Local Power Allocation and Processing Scheme.", "DBLP authors": ["Rajdeep Bondade", "Dongsheng Ma"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970364", "OA papers": [{"PaperId": "https://openalex.org/W2050695540", "PaperTitle": "Hardware-Software Codesign of an Embedded Multiple-Supply Power Management Unit for Multicore SoCs Using an Adaptive Global/Local Power Allocation and Processing Scheme", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Rajdeep Bondade", "Dongsheng Ma"]}]}, {"DBLP title": "Thread Warping: Dynamic and Transparent Synthesis of Thread Accelerators.", "DBLP authors": ["Greg Stitt", "Frank Vahid"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970365", "OA papers": [{"PaperId": "https://openalex.org/W1982377660", "PaperTitle": "Thread Warping", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Florida": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Greg Stitt", "Frank Vahid"]}]}, {"DBLP title": "Chassis: A Platform for Verifying PMU Integration Using Autogenerated Behavioral Models.", "DBLP authors": ["Antara Ain", "Debjit Pal", "Pallab Dasgupta", "Siddhartha Mukhopadhyay", "Rajdeep Mukhopadhyay", "John Gough"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970367", "OA papers": [{"PaperId": "https://openalex.org/W2070939580", "PaperTitle": "Chassis", "Year": 2011, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Kharagpur": 4.0, "National Semiconductor Corporation": 2.0}, "Authors": ["Antara Ain", "Debjit Pal", "Pallab Dasgupta", "Siddhartha Mukhopadhyay", "Rajdeep Mukhopadhyay", "John Gough"]}]}, {"DBLP title": "A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time Systems.", "DBLP authors": ["Yue Yu", "Shangping Ren", "Xiaobo Sharon Hu"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970368", "OA papers": [{"PaperId": "https://openalex.org/W1971506061", "PaperTitle": "A Metric for Quantifying Similarity between Timing Constraint Sets in Real-Time Systems", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Illinois Institute of Technology": 2.0, "University of Notre Dame": 1.0}, "Authors": ["Yue Yu", "Shangping Ren", "Xiaobo Sharon Hu"]}]}, {"DBLP title": "40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications.", "DBLP authors": ["Fady Abouzeid", "Sylvain Clerc", "Fabian Firmin", "Marc Renaudin", "Tiempo Sas", "Gilles Sicard"], "year": 2011, "doi": "https://doi.org/10.1145/1970353.1970369", "OA papers": [{"PaperId": "https://openalex.org/W2012616521", "PaperTitle": "40nm CMOS 0.35V-Optimized Standard Cell Libraries for Ultra-Low Power Applications", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"STMicroelectronics (Czechia)": 3.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Fady Abouzeid", "Sylvain Clerc", "Fabian Firmin", "Marc Renaudin", "Tiempo Sas", "Gilles Sicard"]}]}, {"DBLP title": "2011 ACM TODAES best paper award.", "DBLP authors": ["Meikang Qiu", "Edwin Hsing-Mean Sha"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003696", "OA papers": [{"PaperId": "https://openalex.org/W2031155920", "PaperTitle": "2011 ACM TODAES best paper award", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of New Orleans": 2.0}, "Authors": ["Meikang Qiu", "Edwin H.-M. Sha"]}]}, {"DBLP title": "Concurrency-oriented verification and coverage of system-level designs.", "DBLP authors": ["Alper Sen"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003697", "OA papers": [{"PaperId": "https://openalex.org/W2082066754", "PaperTitle": "Concurrency-oriented verification and coverage of system-level designs", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Bo\u011fazi\u00e7i University": 1.0}, "Authors": ["Alper Sen"]}]}, {"DBLP title": "A probabilistic analysis of coverage methods.", "DBLP authors": ["Laurent Fournier", "Avi Ziv", "Ekaterina Kutsy", "Ofer Strichman"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003698", "OA papers": [{"PaperId": "https://openalex.org/W2025340003", "PaperTitle": "A probabilistic analysis of coverage methods", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM Research - Haifa": 2.0, "Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Laurent S\u00e9bastien Fournier", "Avi Ziv", "Ekaterina Kutsy", "Ofer Strichman"]}]}, {"DBLP title": "GALS-Designer: A design framework for GALS software systems.", "DBLP authors": ["Wei-Tsun Sun", "Zoran Salcic"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003699", "OA papers": [{"PaperId": "https://openalex.org/W2045792879", "PaperTitle": "GALS-Designer", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Auckland": 2.0}, "Authors": ["Wei-Tsun Sun", "Zoran Salcic"]}]}, {"DBLP title": "Timing variation-aware scheduling and resource binding in high-level synthesis.", "DBLP authors": ["Kartikey Mittal", "Arpit Joshi", "Madhu Mutyam"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003700", "OA papers": [{"PaperId": "https://openalex.org/W2063400142", "PaperTitle": "Timing variation-aware scheduling and resource binding in high-level synthesis", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Madras": 3.0}, "Authors": ["Kartikey Mittal", "Arpit Joshi", "Madhu Mutyam"]}]}, {"DBLP title": "Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs.", "DBLP authors": ["Xiaofang (Maggie) Wang", "Pallav Gupta"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003701", "OA papers": [{"PaperId": "https://openalex.org/W2132993912", "PaperTitle": "Resource-constrained multiprocessor synthesis for floating-point applications on FPGAs", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Villanova University": 2.0}, "Authors": ["Xiaofang Wang", "Pallav Gupta"]}]}, {"DBLP title": "Memory access optimization in compilation for coarse-grained reconfigurable architectures.", "DBLP authors": ["Yongjoo Kim", "Jongeun Lee", "Aviral Shrivastava", "Yunheung Paek"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003702", "OA papers": [{"PaperId": "https://openalex.org/W2021552071", "PaperTitle": "Memory access optimization in compilation for coarse-grained reconfigurable architectures", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Seoul National University": 2.0, "Ulsan National Institute of Science and Technology": 1.0, "Arizona State University": 1.0}, "Authors": ["Young-Jin Kim", "Jongeun Lee", "Aviral Shrivastava", "Yunheung Paek"]}]}, {"DBLP title": "Dynamic data folding with parameterizable FPGA configurations.", "DBLP authors": ["Karel Bruneel", "Wim Heirman", "Dirk Stroobandt"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003703", "OA papers": [{"PaperId": "https://openalex.org/W2048944807", "PaperTitle": "Dynamic data folding with parameterizable FPGA configurations", "Year": 2011, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Ghent University": 3.0}, "Authors": ["Karel Bruneel", "Wim Heirman", "Dirk Stroobandt"]}]}, {"DBLP title": "Parallel circuit simulation with adaptively controlled projective integration.", "DBLP authors": ["Wei Dong", "Peng Li"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003704", "OA papers": [{"PaperId": "https://openalex.org/W2000056668", "PaperTitle": "Parallel circuit simulation with adaptively controlled projective integration", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"TEXAS INSTRUMENTS (Dallas, TX)": 1.0, "Texas A&M University": 1.0}, "Authors": ["Wei Dong", "Peng Li"]}]}, {"DBLP title": "Mitigating the effects of large multiple cell upsets (MCUs) in memories.", "DBLP authors": ["Juan Antonio Maestro", "Pedro Reviriego", "Sanghyeon Baeg", "Shi-Jie Wen", "Richard Wong"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003705", "OA papers": [{"PaperId": "https://openalex.org/W2043237748", "PaperTitle": "Mitigating the effects of large multiple cell upsets (MCUs) in memories", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Nebrija University": 2.0, "Hanyang University": 1.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Juan Antonio Maestro", "Pedro Reviriego", "Sanghyeon Baeg", "Shi-Jie Wen", "Richard J. Wong"]}]}, {"DBLP title": "Integrated microarchitectural floorplanning and run-time controller for inductive noise mitigation.", "DBLP authors": ["Michael B. Healy", "Fayez Mohamood", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003706", "OA papers": [{"PaperId": "https://openalex.org/W2170982639", "PaperTitle": "Integrated microarchitectural floorplanning and run-time controller for inductive noise mitigation", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"IBM (United States)": 1.0, "MathWorks (United States)": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Michael B. Healy", "Fayez Mohamood", "Hsien-Hsin S. Lee", "Sung Kyu Lim"]}]}, {"DBLP title": "IO connection assignment and RDL routing for flip-chip designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003707", "OA papers": [{"PaperId": "https://openalex.org/W2623608546", "PaperTitle": "IO connection assignment and RDL routing for flip-chip designs", "Year": 2011, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Chung Hua University": 1.0}, "Authors": ["Jin-Tai Yan"]}]}, {"DBLP title": "Clock Tree synthesis for TSV-based 3D IC designs.", "DBLP authors": ["Tak-Yung Kim", "Taewhan Kim"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003708", "OA papers": [{"PaperId": "https://openalex.org/W1978169009", "PaperTitle": "Clock Tree synthesis for TSV-based 3D IC designs", "Year": 2011, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Seoul National University": 2.0}, "Authors": ["Tak-Yung Kim", "Taewhan Kim"]}]}, {"DBLP title": "Clock buffer polarity assignment with skew tuning.", "DBLP authors": ["Jianchao Lu", "Baris Taskin"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003709", "OA papers": [{"PaperId": "https://openalex.org/W2056390536", "PaperTitle": "Clock buffer polarity assignment with skew tuning", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Jianchao Lu", "Baris Taskin"]}]}, {"DBLP title": "Analog layout retargeting using geometric programming.", "DBLP authors": ["Shaoxi Wang", "Xinzhang Jia", "Arthur B. Yeh", "Lihong Zhang"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003710", "OA papers": [{"PaperId": "https://openalex.org/W2039730318", "PaperTitle": "Analog layout retargeting using geometric programming", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Northwestern Polytechnical University": 1.0, "Xidian University": 1.0, "Bowling Green State University": 1.0, "Memorial University of Newfoundland": 1.0}, "Authors": ["Shaoxi Wang", "Xin-Zhang Jia", "Arthur B. Yeh", "Lihong Zhang"]}]}, {"DBLP title": "A 36\u03bcW heartbeat-detection processor for a wireless sensor node.", "DBLP authors": ["Filipa Duarte", "Jos Hulzink", "Jun Zhou", "Jan Stuijt", "Jos Huisken", "Harmke de Groot"], "year": 2011, "doi": "https://doi.org/10.1145/2003695.2003711", "OA papers": [{"PaperId": "https://openalex.org/W2027208086", "PaperTitle": "A 36\u03bcW heartbeat-detection processor for a wireless sensor node", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imec the Netherlands": 3.0, "Holst Centre (Netherlands)": 3.0}, "Authors": ["Filipa Duarte", "Jos Hulzink", "Jun Zhou", "Jan Stuijt", "Jos Huisken", "Harmke de Groot"]}]}]