Simulator report for MULTIPLY
Tue May 23 17:19:46 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 181 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                            ;               ;
; Vector input source                                                                        ; D:/University/THIET_KE_LUAN_LY_SO/TH/Lab3/Quartus_Design/Bai2/Waveform_TOP.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                             ; On            ;
; Check outputs                                                                              ; Off                                                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                            ; Off           ;
; Detect glitches                                                                            ; Off                                                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                           ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 181          ;
; Total output ports checked                          ; 181          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 181          ;
; Total output ports with no 1-value coverage         ; 181          ;
; Total output ports with no 0-value coverage         ; 181          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                   ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+
; Node Name                                                          ; Output Port Name                                                   ; Output Port Type ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+
; |TOP|AA                                                            ; |TOP|AA                                                            ; pin_out          ;
; |TOP|A[3]                                                          ; |TOP|A[3]                                                          ; out              ;
; |TOP|A[2]                                                          ; |TOP|A[2]                                                          ; out              ;
; |TOP|A[1]                                                          ; |TOP|A[1]                                                          ; out              ;
; |TOP|A[0]                                                          ; |TOP|A[0]                                                          ; out              ;
; |TOP|AB                                                            ; |TOP|AB                                                            ; pin_out          ;
; |TOP|AC                                                            ; |TOP|AC                                                            ; pin_out          ;
; |TOP|AD                                                            ; |TOP|AD                                                            ; pin_out          ;
; |TOP|AE                                                            ; |TOP|AE                                                            ; pin_out          ;
; |TOP|AF                                                            ; |TOP|AF                                                            ; pin_out          ;
; |TOP|AG                                                            ; |TOP|AG                                                            ; pin_out          ;
; |TOP|BA                                                            ; |TOP|BA                                                            ; pin_out          ;
; |TOP|B[3]                                                          ; |TOP|B[3]                                                          ; out              ;
; |TOP|B[2]                                                          ; |TOP|B[2]                                                          ; out              ;
; |TOP|B[1]                                                          ; |TOP|B[1]                                                          ; out              ;
; |TOP|B[0]                                                          ; |TOP|B[0]                                                          ; out              ;
; |TOP|BB                                                            ; |TOP|BB                                                            ; pin_out          ;
; |TOP|BC                                                            ; |TOP|BC                                                            ; pin_out          ;
; |TOP|BD                                                            ; |TOP|BD                                                            ; pin_out          ;
; |TOP|BE                                                            ; |TOP|BE                                                            ; pin_out          ;
; |TOP|BF                                                            ; |TOP|BF                                                            ; pin_out          ;
; |TOP|BG                                                            ; |TOP|BG                                                            ; pin_out          ;
; |TOP|OUT[7]                                                        ; |TOP|OUT[7]                                                        ; pin_out          ;
; |TOP|OUT[6]                                                        ; |TOP|OUT[6]                                                        ; pin_out          ;
; |TOP|OUT[5]                                                        ; |TOP|OUT[5]                                                        ; pin_out          ;
; |TOP|OUT[4]                                                        ; |TOP|OUT[4]                                                        ; pin_out          ;
; |TOP|OUT[3]                                                        ; |TOP|OUT[3]                                                        ; pin_out          ;
; |TOP|OUT[2]                                                        ; |TOP|OUT[2]                                                        ; pin_out          ;
; |TOP|OUT[1]                                                        ; |TOP|OUT[1]                                                        ; pin_out          ;
; |TOP|OUT[0]                                                        ; |TOP|OUT[0]                                                        ; pin_out          ;
; |TOP|CLK                                                           ; |TOP|CLK                                                           ; out              ;
; |TOP|SEL                                                           ; |TOP|SEL                                                           ; out              ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst                            ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst                            ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst1                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst1                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst2                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst2                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst3                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst3                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst4                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst4                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst5                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst5                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst6                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst6                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst7                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst7                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst16|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst16|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst15|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst15|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst14|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst14|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst13|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst13|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst2              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst2              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst               ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst               ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst2              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst2              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst               ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst               ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst2              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst2              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst               ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst               ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst9|inst                ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst9|inst                ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst8|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst8|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst7|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst7|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst5|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst5|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst6|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst6|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst4|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst4|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst3|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst3|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst2|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst2|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst|inst                ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst|inst                ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|inst2        ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|inst2        ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|xor3:inst|1  ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|xor3:inst|1  ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst10                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst10                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst11                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst11                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst12                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst12                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst13                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst13                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst15                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst15                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst14                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst14                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst8                            ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst8                            ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst9                            ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst9                            ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst3                         ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst3                         ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst2                         ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst2                         ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst1                         ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst1                         ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst                          ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst                          ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst2             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst2             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst1             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst1             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst              ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst2            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst2            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst1            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst1            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst2            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst2            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst1            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst1            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst12|inst             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst12|inst             ; out0             ;
; |TOP|MULTIPLY:inst|DONE:inst6|inst                                 ; |TOP|MULTIPLY:inst|DONE:inst6|inst                                 ; out0             ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst6                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst6                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst                           ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst                           ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst1                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst1                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst2                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst2                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst3                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst3                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst4                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst4                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst5                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst5                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst7                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst7                          ; out              ;
; |TOP|7447:inst2|87                                                 ; |TOP|7447:inst2|87                                                 ; out0             ;
; |TOP|7447:inst2|1                                                  ; |TOP|7447:inst2|1                                                  ; out0             ;
; |TOP|7447:inst2|38                                                 ; |TOP|7447:inst2|38                                                 ; out0             ;
; |TOP|7447:inst2|86                                                 ; |TOP|7447:inst2|86                                                 ; out0             ;
; |TOP|7447:inst2|31                                                 ; |TOP|7447:inst2|31                                                 ; out0             ;
; |TOP|7447:inst2|2                                                  ; |TOP|7447:inst2|2                                                  ; out0             ;
; |TOP|7447:inst2|30                                                 ; |TOP|7447:inst2|30                                                 ; out0             ;
; |TOP|7447:inst2|85                                                 ; |TOP|7447:inst2|85                                                 ; out0             ;
; |TOP|7447:inst2|32                                                 ; |TOP|7447:inst2|32                                                 ; out0             ;
; |TOP|7447:inst2|84                                                 ; |TOP|7447:inst2|84                                                 ; out0             ;
; |TOP|7447:inst2|5                                                  ; |TOP|7447:inst2|5                                                  ; out0             ;
; |TOP|7447:inst2|3                                                  ; |TOP|7447:inst2|3                                                  ; out0             ;
; |TOP|7447:inst2|4                                                  ; |TOP|7447:inst2|4                                                  ; out0             ;
; |TOP|7447:inst2|83                                                 ; |TOP|7447:inst2|83                                                 ; out0             ;
; |TOP|7447:inst2|33                                                 ; |TOP|7447:inst2|33                                                 ; out0             ;
; |TOP|7447:inst2|6                                                  ; |TOP|7447:inst2|6                                                  ; out0             ;
; |TOP|7447:inst2|82                                                 ; |TOP|7447:inst2|82                                                 ; out0             ;
; |TOP|7447:inst2|34                                                 ; |TOP|7447:inst2|34                                                 ; out0             ;
; |TOP|7447:inst2|7                                                  ; |TOP|7447:inst2|7                                                  ; out0             ;
; |TOP|7447:inst2|8                                                  ; |TOP|7447:inst2|8                                                  ; out0             ;
; |TOP|7447:inst2|81                                                 ; |TOP|7447:inst2|81                                                 ; out0             ;
; |TOP|7447:inst2|36                                                 ; |TOP|7447:inst2|36                                                 ; out0             ;
; |TOP|7447:inst2|39                                                 ; |TOP|7447:inst2|39                                                 ; out0             ;
; |TOP|7447:inst2|35                                                 ; |TOP|7447:inst2|35                                                 ; out0             ;
; |TOP|7447:inst1|87                                                 ; |TOP|7447:inst1|87                                                 ; out0             ;
; |TOP|7447:inst1|1                                                  ; |TOP|7447:inst1|1                                                  ; out0             ;
; |TOP|7447:inst1|38                                                 ; |TOP|7447:inst1|38                                                 ; out0             ;
; |TOP|7447:inst1|86                                                 ; |TOP|7447:inst1|86                                                 ; out0             ;
; |TOP|7447:inst1|31                                                 ; |TOP|7447:inst1|31                                                 ; out0             ;
; |TOP|7447:inst1|2                                                  ; |TOP|7447:inst1|2                                                  ; out0             ;
; |TOP|7447:inst1|30                                                 ; |TOP|7447:inst1|30                                                 ; out0             ;
; |TOP|7447:inst1|85                                                 ; |TOP|7447:inst1|85                                                 ; out0             ;
; |TOP|7447:inst1|32                                                 ; |TOP|7447:inst1|32                                                 ; out0             ;
; |TOP|7447:inst1|84                                                 ; |TOP|7447:inst1|84                                                 ; out0             ;
; |TOP|7447:inst1|5                                                  ; |TOP|7447:inst1|5                                                  ; out0             ;
; |TOP|7447:inst1|3                                                  ; |TOP|7447:inst1|3                                                  ; out0             ;
; |TOP|7447:inst1|4                                                  ; |TOP|7447:inst1|4                                                  ; out0             ;
; |TOP|7447:inst1|83                                                 ; |TOP|7447:inst1|83                                                 ; out0             ;
; |TOP|7447:inst1|33                                                 ; |TOP|7447:inst1|33                                                 ; out0             ;
; |TOP|7447:inst1|6                                                  ; |TOP|7447:inst1|6                                                  ; out0             ;
; |TOP|7447:inst1|82                                                 ; |TOP|7447:inst1|82                                                 ; out0             ;
; |TOP|7447:inst1|34                                                 ; |TOP|7447:inst1|34                                                 ; out0             ;
; |TOP|7447:inst1|7                                                  ; |TOP|7447:inst1|7                                                  ; out0             ;
; |TOP|7447:inst1|8                                                  ; |TOP|7447:inst1|8                                                  ; out0             ;
; |TOP|7447:inst1|81                                                 ; |TOP|7447:inst1|81                                                 ; out0             ;
; |TOP|7447:inst1|36                                                 ; |TOP|7447:inst1|36                                                 ; out0             ;
; |TOP|7447:inst1|39                                                 ; |TOP|7447:inst1|39                                                 ; out0             ;
; |TOP|7447:inst1|35                                                 ; |TOP|7447:inst1|35                                                 ; out0             ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                   ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+
; Node Name                                                          ; Output Port Name                                                   ; Output Port Type ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+
; |TOP|AA                                                            ; |TOP|AA                                                            ; pin_out          ;
; |TOP|A[3]                                                          ; |TOP|A[3]                                                          ; out              ;
; |TOP|A[2]                                                          ; |TOP|A[2]                                                          ; out              ;
; |TOP|A[1]                                                          ; |TOP|A[1]                                                          ; out              ;
; |TOP|A[0]                                                          ; |TOP|A[0]                                                          ; out              ;
; |TOP|AB                                                            ; |TOP|AB                                                            ; pin_out          ;
; |TOP|AC                                                            ; |TOP|AC                                                            ; pin_out          ;
; |TOP|AD                                                            ; |TOP|AD                                                            ; pin_out          ;
; |TOP|AE                                                            ; |TOP|AE                                                            ; pin_out          ;
; |TOP|AF                                                            ; |TOP|AF                                                            ; pin_out          ;
; |TOP|AG                                                            ; |TOP|AG                                                            ; pin_out          ;
; |TOP|BA                                                            ; |TOP|BA                                                            ; pin_out          ;
; |TOP|B[3]                                                          ; |TOP|B[3]                                                          ; out              ;
; |TOP|B[2]                                                          ; |TOP|B[2]                                                          ; out              ;
; |TOP|B[1]                                                          ; |TOP|B[1]                                                          ; out              ;
; |TOP|B[0]                                                          ; |TOP|B[0]                                                          ; out              ;
; |TOP|BB                                                            ; |TOP|BB                                                            ; pin_out          ;
; |TOP|BC                                                            ; |TOP|BC                                                            ; pin_out          ;
; |TOP|BD                                                            ; |TOP|BD                                                            ; pin_out          ;
; |TOP|BE                                                            ; |TOP|BE                                                            ; pin_out          ;
; |TOP|BF                                                            ; |TOP|BF                                                            ; pin_out          ;
; |TOP|BG                                                            ; |TOP|BG                                                            ; pin_out          ;
; |TOP|OUT[7]                                                        ; |TOP|OUT[7]                                                        ; pin_out          ;
; |TOP|OUT[6]                                                        ; |TOP|OUT[6]                                                        ; pin_out          ;
; |TOP|OUT[5]                                                        ; |TOP|OUT[5]                                                        ; pin_out          ;
; |TOP|OUT[4]                                                        ; |TOP|OUT[4]                                                        ; pin_out          ;
; |TOP|OUT[3]                                                        ; |TOP|OUT[3]                                                        ; pin_out          ;
; |TOP|OUT[2]                                                        ; |TOP|OUT[2]                                                        ; pin_out          ;
; |TOP|OUT[1]                                                        ; |TOP|OUT[1]                                                        ; pin_out          ;
; |TOP|OUT[0]                                                        ; |TOP|OUT[0]                                                        ; pin_out          ;
; |TOP|CLK                                                           ; |TOP|CLK                                                           ; out              ;
; |TOP|SEL                                                           ; |TOP|SEL                                                           ; out              ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst                            ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst                            ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst1                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst1                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst2                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst2                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst3                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst3                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst4                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst4                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst5                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst5                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst6                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst6                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst7                           ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|inst7                           ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst16|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst16|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst15|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst15|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst14|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst14|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst13|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst13|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst2              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst2              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst               ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst12|inst               ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst2              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst2              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst               ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst11|inst               ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst2              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst2              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst1              ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst1              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst               ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst10|inst               ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst9|inst                ; |TOP|MULTIPLY:inst|SHIFT_LEFT:inst|MUX21:inst9|inst                ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst8|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst8|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst7|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst7|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst5|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst5|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst6|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst6|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst4|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst4|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst3|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst3|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst2|inst               ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst2|inst               ; out0             ;
; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst|inst                ; |TOP|MULTIPLY:inst|MUX21_8BIT:inst2|MUX21:inst|inst                ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|inst2        ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|inst2        ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|xor3:inst|1  ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst|xor3:inst|1  ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst1|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst2|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst3|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst4|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst5|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst3       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst3       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst5       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst5       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst1       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst1       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst2       ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|inst2       ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst6|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|1 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|1 ; out0             ;
; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|3 ; |TOP|MULTIPLY:inst|ADDER_8_BIT:inst11|FULL_ADDER:inst7|xor3:inst|3 ; out0             ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst10                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst10                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst11                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst11                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst12                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst12                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst13                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst13                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst15                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst15                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst14                           ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst14                           ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst8                            ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst8                            ; regout           ;
; |TOP|MULTIPLY:inst|REGISTER:inst5|inst9                            ; |TOP|MULTIPLY:inst|REGISTER:inst5|inst9                            ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst3                         ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst3                         ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst2                         ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst2                         ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst1                         ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst1                         ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst                          ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|inst                          ; regout           ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst2             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst2             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst1             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst1             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst              ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst9|inst              ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst2            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst2            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst1            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst1            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst10|inst             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst2            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst2            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst1            ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst1            ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst11|inst             ; out0             ;
; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst12|inst             ; |TOP|MULTIPLY:inst|SHIFT_RIGHT:inst1|MUX21:inst12|inst             ; out0             ;
; |TOP|MULTIPLY:inst|DONE:inst6|inst                                 ; |TOP|MULTIPLY:inst|DONE:inst6|inst                                 ; out0             ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst6                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst6                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst                           ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst                           ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst1                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst1                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst2                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst2                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst3                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst3                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst4                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst4                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst5                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst5                          ; out              ;
; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst7                          ; |TOP|MULTIPLY:inst|TRI_STATE:inst14|inst7                          ; out              ;
; |TOP|7447:inst2|87                                                 ; |TOP|7447:inst2|87                                                 ; out0             ;
; |TOP|7447:inst2|1                                                  ; |TOP|7447:inst2|1                                                  ; out0             ;
; |TOP|7447:inst2|38                                                 ; |TOP|7447:inst2|38                                                 ; out0             ;
; |TOP|7447:inst2|86                                                 ; |TOP|7447:inst2|86                                                 ; out0             ;
; |TOP|7447:inst2|31                                                 ; |TOP|7447:inst2|31                                                 ; out0             ;
; |TOP|7447:inst2|2                                                  ; |TOP|7447:inst2|2                                                  ; out0             ;
; |TOP|7447:inst2|30                                                 ; |TOP|7447:inst2|30                                                 ; out0             ;
; |TOP|7447:inst2|85                                                 ; |TOP|7447:inst2|85                                                 ; out0             ;
; |TOP|7447:inst2|32                                                 ; |TOP|7447:inst2|32                                                 ; out0             ;
; |TOP|7447:inst2|84                                                 ; |TOP|7447:inst2|84                                                 ; out0             ;
; |TOP|7447:inst2|5                                                  ; |TOP|7447:inst2|5                                                  ; out0             ;
; |TOP|7447:inst2|3                                                  ; |TOP|7447:inst2|3                                                  ; out0             ;
; |TOP|7447:inst2|4                                                  ; |TOP|7447:inst2|4                                                  ; out0             ;
; |TOP|7447:inst2|83                                                 ; |TOP|7447:inst2|83                                                 ; out0             ;
; |TOP|7447:inst2|33                                                 ; |TOP|7447:inst2|33                                                 ; out0             ;
; |TOP|7447:inst2|6                                                  ; |TOP|7447:inst2|6                                                  ; out0             ;
; |TOP|7447:inst2|82                                                 ; |TOP|7447:inst2|82                                                 ; out0             ;
; |TOP|7447:inst2|34                                                 ; |TOP|7447:inst2|34                                                 ; out0             ;
; |TOP|7447:inst2|7                                                  ; |TOP|7447:inst2|7                                                  ; out0             ;
; |TOP|7447:inst2|8                                                  ; |TOP|7447:inst2|8                                                  ; out0             ;
; |TOP|7447:inst2|81                                                 ; |TOP|7447:inst2|81                                                 ; out0             ;
; |TOP|7447:inst2|36                                                 ; |TOP|7447:inst2|36                                                 ; out0             ;
; |TOP|7447:inst2|39                                                 ; |TOP|7447:inst2|39                                                 ; out0             ;
; |TOP|7447:inst2|35                                                 ; |TOP|7447:inst2|35                                                 ; out0             ;
; |TOP|7447:inst1|87                                                 ; |TOP|7447:inst1|87                                                 ; out0             ;
; |TOP|7447:inst1|1                                                  ; |TOP|7447:inst1|1                                                  ; out0             ;
; |TOP|7447:inst1|38                                                 ; |TOP|7447:inst1|38                                                 ; out0             ;
; |TOP|7447:inst1|86                                                 ; |TOP|7447:inst1|86                                                 ; out0             ;
; |TOP|7447:inst1|31                                                 ; |TOP|7447:inst1|31                                                 ; out0             ;
; |TOP|7447:inst1|2                                                  ; |TOP|7447:inst1|2                                                  ; out0             ;
; |TOP|7447:inst1|30                                                 ; |TOP|7447:inst1|30                                                 ; out0             ;
; |TOP|7447:inst1|85                                                 ; |TOP|7447:inst1|85                                                 ; out0             ;
; |TOP|7447:inst1|32                                                 ; |TOP|7447:inst1|32                                                 ; out0             ;
; |TOP|7447:inst1|84                                                 ; |TOP|7447:inst1|84                                                 ; out0             ;
; |TOP|7447:inst1|5                                                  ; |TOP|7447:inst1|5                                                  ; out0             ;
; |TOP|7447:inst1|3                                                  ; |TOP|7447:inst1|3                                                  ; out0             ;
; |TOP|7447:inst1|4                                                  ; |TOP|7447:inst1|4                                                  ; out0             ;
; |TOP|7447:inst1|83                                                 ; |TOP|7447:inst1|83                                                 ; out0             ;
; |TOP|7447:inst1|33                                                 ; |TOP|7447:inst1|33                                                 ; out0             ;
; |TOP|7447:inst1|6                                                  ; |TOP|7447:inst1|6                                                  ; out0             ;
; |TOP|7447:inst1|82                                                 ; |TOP|7447:inst1|82                                                 ; out0             ;
; |TOP|7447:inst1|34                                                 ; |TOP|7447:inst1|34                                                 ; out0             ;
; |TOP|7447:inst1|7                                                  ; |TOP|7447:inst1|7                                                  ; out0             ;
; |TOP|7447:inst1|8                                                  ; |TOP|7447:inst1|8                                                  ; out0             ;
; |TOP|7447:inst1|81                                                 ; |TOP|7447:inst1|81                                                 ; out0             ;
; |TOP|7447:inst1|36                                                 ; |TOP|7447:inst1|36                                                 ; out0             ;
; |TOP|7447:inst1|39                                                 ; |TOP|7447:inst1|39                                                 ; out0             ;
; |TOP|7447:inst1|35                                                 ; |TOP|7447:inst1|35                                                 ; out0             ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 23 17:19:45 2023
Info: Command: quartus_sim --simulation_results_format=VWF MULTIPLY -c MULTIPLY
Info (324025): Using vector source file "D:/University/THIET_KE_LUAN_LY_SO/TH/Lab3/Quartus_Design/Bai2/Waveform_TOP.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       0.00 %
Info (328052): Number of transitions in simulation is 0
Info (324045): Vector file MULTIPLY.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4453 megabytes
    Info: Processing ended: Tue May 23 17:19:47 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


