****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : Johnson_count
Version: Q-2019.12-SP5
Date   : Mon Mar 13 22:40:00 2023
****************************************

Warning: There are 6 invalid start points. (UITE-416)
Warning: There are 6 invalid end points for constrained paths. (UITE-416)

  Startpoint: out_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Last common pin: clk
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock source latency                     0.00       0.00
  clk (in)                                 0.00       0.00 r
  out_reg[7]/CLK (SDFFARX1)                0.05       0.05 r
  out_reg[7]/QN (SDFFARX1) <-              0.21       0.26 f
  out_reg[0]/D (SDFFARX1)                  0.03       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock source latency                     0.00       0.00
  clk (in)                                 0.00       0.00 r
  out_reg[0]/CLK (SDFFARX1)                0.05       0.05 r
  clock reconvergence pessimism            0.00       0.05
  clock uncertainty                        0.40       0.45
  library hold time                       -0.13       0.32
  data required time                                  0.32
  ---------------------------------------------------------------
  data required time                                  0.32
  data arrival time                                  -0.29
  ---------------------------------------------------------------
  slack (VIOLATED)                                   -0.03


1
