Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Sep 11 04:40:59 2022
| Host         : DESKTOP-0FOP0U3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab2_timing_summary_routed.rpt -pb top_lab2_timing_summary_routed.pb -rpx top_lab2_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (3)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: debouncei/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncej/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debouncek/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.201        0.000                      0                  189        0.185        0.000                      0                  189        3.000        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_25MHz_clk_mmcm_wiz  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_mmcm_wiz   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25MHz_clk_mmcm_wiz       34.201        0.000                      0                  189        0.185        0.000                      0                  189       19.500        0.000                       0                   150  
  clkfbout_clk_mmcm_wiz                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_mmcm_wiz
  To Clock:  clk_25MHz_clk_mmcm_wiz

Setup :            0  Failing Endpoints,  Worst Slack       34.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/block_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.056ns (20.114%)  route 4.194ns (79.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 r  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 r  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          0.953     3.594    vga_displayi/update_en
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  vga_displayi/block_y[8]_i_1/O
                         net (fo=4, routed)           0.635     4.354    vga_displayi/block_y[8]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  vga_displayi/block_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.500    38.505    vga_displayi/clk_25MHz
    SLICE_X4Y24          FDRE                                         r  vga_displayi/block_y_reg[7]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    38.555    vga_displayi/block_y_reg[7]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.201ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/block_y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.250ns  (logic 1.056ns (20.114%)  route 4.194ns (79.886%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 38.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 r  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 r  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          0.953     3.594    vga_displayi/update_en
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  vga_displayi/block_y[8]_i_1/O
                         net (fo=4, routed)           0.635     4.354    vga_displayi/block_y[8]_i_1_n_0
    SLICE_X4Y24          FDRE                                         r  vga_displayi/block_y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.500    38.505    vga_displayi/clk_25MHz
    SLICE_X4Y24          FDRE                                         r  vga_displayi/block_y_reg[8]/C
                         clock pessimism              0.577    39.081    
                         clock uncertainty           -0.098    38.984    
    SLICE_X4Y24          FDRE (Setup_fdre_C_R)       -0.429    38.555    vga_displayi/block_y_reg[8]
  -------------------------------------------------------------------
                         required time                         38.555    
                         arrival time                          -4.354    
  -------------------------------------------------------------------
                         slack                                 34.201    

Slack (MET) :             34.300ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/block_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.056ns (20.489%)  route 4.098ns (79.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 r  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 r  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          0.953     3.594    vga_displayi/update_en
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  vga_displayi/block_y[8]_i_1/O
                         net (fo=4, routed)           0.539     4.257    vga_displayi/block_y[8]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  vga_displayi/block_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503    38.508    vga_displayi/clk_25MHz
    SLICE_X5Y22          FDRE                                         r  vga_displayi/block_y_reg[5]/C
                         clock pessimism              0.577    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    38.558    vga_displayi/block_y_reg[5]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                 34.300    

Slack (MET) :             34.300ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/block_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 1.056ns (20.489%)  route 4.098ns (79.511%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 r  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 r  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 r  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          0.953     3.594    vga_displayi/update_en
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     3.718 r  vga_displayi/block_y[8]_i_1/O
                         net (fo=4, routed)           0.539     4.257    vga_displayi/block_y[8]_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  vga_displayi/block_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503    38.508    vga_displayi/clk_25MHz
    SLICE_X5Y22          FDRE                                         r  vga_displayi/block_y_reg[6]/C
                         clock pessimism              0.577    39.084    
                         clock uncertainty           -0.098    38.987    
    SLICE_X5Y22          FDRE (Setup_fdre_C_R)       -0.429    38.558    vga_displayi/block_y_reg[6]
  -------------------------------------------------------------------
                         required time                         38.558    
                         arrival time                          -4.257    
  -------------------------------------------------------------------
                         slack                                 34.300    

Slack (MET) :             34.455ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.449ns  (logic 1.056ns (19.380%)  route 4.393ns (80.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 f  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 f  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          1.787     4.428    vga_displayi/update_en
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.552 r  vga_displayi/count[30]_i_1/O
                         net (fo=1, routed)           0.000     4.552    vga_displayi/count[30]
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.505    38.510    vga_displayi/clk_25MHz
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[30]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.031    39.007    vga_displayi/count_reg[30]
  -------------------------------------------------------------------
                         required time                         39.007    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                 34.455    

Slack (MET) :             34.469ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.479ns  (logic 1.086ns (19.821%)  route 4.393ns (80.179%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 f  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 f  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          1.787     4.428    vga_displayi/update_en
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.154     4.582 r  vga_displayi/count[31]_i_2/O
                         net (fo=1, routed)           0.000     4.582    vga_displayi/count[31]
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.505    38.510    vga_displayi/clk_25MHz
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[31]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    39.051    vga_displayi/count_reg[31]
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                 34.469    

Slack (MET) :             34.626ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 1.056ns (20.015%)  route 4.220ns (79.985%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 f  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 f  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          1.614     4.255    vga_displayi/update_en
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.124     4.379 r  vga_displayi/count[26]_i_1/O
                         net (fo=1, routed)           0.000     4.379    vga_displayi/count[26]
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.505    38.510    vga_displayi/clk_25MHz
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[26]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.029    39.005    vga_displayi/count_reg[26]
  -------------------------------------------------------------------
                         required time                         39.005    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                 34.626    

Slack (MET) :             34.646ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.302ns  (logic 1.082ns (20.408%)  route 4.220ns (79.592%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 f  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 f  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          1.614     4.255    vga_displayi/update_en
    SLICE_X7Y28          LUT2 (Prop_lut2_I1_O)        0.150     4.405 r  vga_displayi/count[29]_i_1/O
                         net (fo=1, routed)           0.000     4.405    vga_displayi/count[29]
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.505    38.510    vga_displayi/clk_25MHz
    SLICE_X7Y28          FDRE                                         r  vga_displayi/count_reg[29]/C
                         clock pessimism              0.564    39.073    
                         clock uncertainty           -0.098    38.976    
    SLICE_X7Y28          FDRE (Setup_fdre_C_D)        0.075    39.051    vga_displayi/count_reg[29]
  -------------------------------------------------------------------
                         required time                         39.051    
                         arrival time                          -4.405    
  -------------------------------------------------------------------
                         slack                                 34.646    

Slack (MET) :             34.783ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.117ns  (logic 1.056ns (20.638%)  route 4.061ns (79.362%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 f  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 f  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          1.455     4.096    vga_displayi/update_en
    SLICE_X7Y27          LUT2 (Prop_lut2_I1_O)        0.124     4.220 r  vga_displayi/count[22]_i_1/O
                         net (fo=1, routed)           0.000     4.220    vga_displayi/count[22]
    SLICE_X7Y27          FDRE                                         r  vga_displayi/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503    38.508    vga_displayi/clk_25MHz
    SLICE_X7Y27          FDRE                                         r  vga_displayi/count_reg[22]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.029    39.003    vga_displayi/count_reg[22]
  -------------------------------------------------------------------
                         required time                         39.003    
                         arrival time                          -4.220    
  -------------------------------------------------------------------
                         slack                                 34.783    

Slack (MET) :             34.803ns  (required time - arrival time)
  Source:                 vga_displayi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_mmcm_wiz rise@40.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.082ns (21.039%)  route 4.061ns (78.961%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.508 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.615    -0.897    vga_displayi/clk_25MHz
    SLICE_X7Y24          FDRE                                         r  vga_displayi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDRE (Prop_fdre_C_Q)         0.456    -0.441 f  vga_displayi/count_reg[0]/Q
                         net (fo=3, routed)           1.773     1.333    vga_displayi/count_reg_n_0_[0]
    SLICE_X7Y24          LUT5 (Prop_lut5_I1_O)        0.150     1.483 f  vga_displayi/block_y[8]_i_5/O
                         net (fo=1, routed)           0.833     2.316    vga_displayi/block_y[8]_i_5_n_0
    SLICE_X8Y23          LUT4 (Prop_lut4_I1_O)        0.326     2.642 f  vga_displayi/block_y[8]_i_2/O
                         net (fo=38, routed)          1.455     4.096    vga_displayi/update_en
    SLICE_X7Y27          LUT2 (Prop_lut2_I1_O)        0.150     4.246 r  vga_displayi/count[25]_i_1/O
                         net (fo=1, routed)           0.000     4.246    vga_displayi/count[25]
    SLICE_X7Y27          FDRE                                         r  vga_displayi/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         1.503    38.508    vga_displayi/clk_25MHz
    SLICE_X7Y27          FDRE                                         r  vga_displayi/count_reg[25]/C
                         clock pessimism              0.564    39.071    
                         clock uncertainty           -0.098    38.974    
    SLICE_X7Y27          FDRE (Setup_fdre_C_D)        0.075    39.049    vga_displayi/count_reg[25]
  -------------------------------------------------------------------
                         required time                         39.049    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                 34.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/FSM_sequential_dis_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.583    -0.598    seven_segi/clk_25MHz
    SLICE_X64Y26         FDRE                                         r  seven_segi/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seven_segi/count_reg[7]/Q
                         net (fo=3, routed)           0.093    -0.341    seven_segi/count[7]
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.048    -0.293 r  seven_segi/FSM_sequential_dis[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    seven_segi/FSM_sequential_dis[1]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851    -0.839    seven_segi/clk_25MHz
    SLICE_X65Y26         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[1]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.107    -0.478    seven_segi/FSM_sequential_dis_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    seven_segi/clk_25MHz
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  seven_segi/count_reg[3]/Q
                         net (fo=6, routed)           0.136    -0.323    seven_segi/count[3]
    SLICE_X64Y25         LUT6 (Prop_lut6_I1_O)        0.045    -0.278 r  seven_segi/count[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.278    seven_segi/count_0[5]
    SLICE_X64Y25         FDRE                                         r  seven_segi/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850    -0.840    seven_segi/clk_25MHz
    SLICE_X64Y25         FDRE                                         r  seven_segi/count_reg[5]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.121    -0.465    seven_segi/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/FSM_sequential_dis_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.583    -0.598    seven_segi/clk_25MHz
    SLICE_X64Y26         FDRE                                         r  seven_segi/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  seven_segi/count_reg[7]/Q
                         net (fo=3, routed)           0.093    -0.341    seven_segi/count[7]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.296 r  seven_segi/FSM_sequential_dis[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    seven_segi/FSM_sequential_dis[0]_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851    -0.839    seven_segi/clk_25MHz
    SLICE_X65Y26         FDRE                                         r  seven_segi/FSM_sequential_dis_reg[0]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091    -0.494    seven_segi/FSM_sequential_dis_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.081%)  route 0.164ns (46.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    seven_segi/clk_25MHz
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  seven_segi/count_reg[6]/Q
                         net (fo=4, routed)           0.164    -0.294    seven_segi/count[6]
    SLICE_X64Y26         LUT4 (Prop_lut4_I3_O)        0.045    -0.249 r  seven_segi/count[7]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.249    seven_segi/count_0[7]
    SLICE_X64Y26         FDRE                                         r  seven_segi/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851    -0.839    seven_segi/clk_25MHz
    SLICE_X64Y26         FDRE                                         r  seven_segi/count_reg[7]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.120    -0.465    seven_segi/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    seven_segi/clk_25MHz
    SLICE_X64Y25         FDRE                                         r  seven_segi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  seven_segi/count_reg[0]/Q
                         net (fo=9, routed)           0.128    -0.308    seven_segi/count[0]
    SLICE_X65Y25         LUT5 (Prop_lut5_I3_O)        0.048    -0.260 r  seven_segi/count[4]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.260    seven_segi/count_0[4]
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850    -0.840    seven_segi/clk_25MHz
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[4]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.107    -0.479    seven_segi/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_controller_640_60i/hcounter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller_640_60i/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.609%)  route 0.168ns (47.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    vga_controller_640_60i/clk_25MHz
    SLICE_X1Y24          FDRE                                         r  vga_controller_640_60i/hcounter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_controller_640_60i/hcounter_reg[9]/Q
                         net (fo=7, routed)           0.168    -0.291    vga_controller_640_60i/hcount[9]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045    -0.246 r  vga_controller_640_60i/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.246    vga_controller_640_60i/blank_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  vga_controller_640_60i/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850    -0.840    vga_controller_640_60i/clk_25MHz
    SLICE_X1Y25          FDRE                                         r  vga_controller_640_60i/blank_reg/C
                         clock pessimism              0.274    -0.565    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.091    -0.474    vga_controller_640_60i/blank_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    seven_segi/clk_25MHz
    SLICE_X64Y25         FDRE                                         r  seven_segi/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  seven_segi/count_reg[0]/Q
                         net (fo=9, routed)           0.128    -0.308    seven_segi/count[0]
    SLICE_X65Y25         LUT4 (Prop_lut4_I1_O)        0.045    -0.263 r  seven_segi/count[3]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.263    seven_segi/count_0[3]
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850    -0.840    seven_segi/clk_25MHz
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[3]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.091    -0.495    seven_segi/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_controller_640_60i/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller_640_60i/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.094%)  route 0.158ns (45.906%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    vga_controller_640_60i/clk_25MHz
    SLICE_X1Y24          FDRE                                         r  vga_controller_640_60i/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_controller_640_60i/hcounter_reg[4]/Q
                         net (fo=6, routed)           0.158    -0.301    vga_controller_640_60i/hcount[4]
    SLICE_X0Y23          LUT6 (Prop_lut6_I5_O)        0.045    -0.256 r  vga_controller_640_60i/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    vga_controller_640_60i/plusOp[5]
    SLICE_X0Y23          FDRE                                         r  vga_controller_640_60i/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.851    -0.839    vga_controller_640_60i/clk_25MHz
    SLICE_X0Y23          FDRE                                         r  vga_controller_640_60i/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092    -0.493    vga_controller_640_60i/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seven_segi/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            seven_segi/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.087%)  route 0.157ns (42.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    seven_segi/clk_25MHz
    SLICE_X64Y25         FDRE                                         r  seven_segi/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  seven_segi/count_reg[5]/Q
                         net (fo=4, routed)           0.157    -0.278    seven_segi/count[5]
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.233 r  seven_segi/count[6]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.233    seven_segi/count_0[6]
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850    -0.840    seven_segi/clk_25MHz
    SLICE_X65Y25         FDRE                                         r  seven_segi/count_reg[6]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.092    -0.494    seven_segi/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_displayi/moveBlock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_displayi/moveBlock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_mmcm_wiz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_mmcm_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_mmcm_wiz rise@0.000ns - clk_25MHz_clk_mmcm_wiz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.582    -0.599    vga_displayi/clk_25MHz
    SLICE_X3Y25          FDRE                                         r  vga_displayi/moveBlock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  vga_displayi/moveBlock_reg[3]/Q
                         net (fo=2, routed)           0.168    -0.290    vga_displayi/moveBlock_reg[3]_0
    SLICE_X3Y25          LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  vga_displayi/moveBlock[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    vga_displayi/moveBlock[3]_i_1_n_0
    SLICE_X3Y25          FDRE                                         r  vga_displayi/moveBlock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_mmcm_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_mmcm_wizi/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_mmcm_wizi/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_mmcm_wizi/inst/clk_in1_clk_mmcm_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_mmcm_wizi/inst/clk_25MHz_clk_mmcm_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_mmcm_wizi/inst/clkout1_buf/O
                         net (fo=148, routed)         0.850    -0.840    vga_displayi/clk_25MHz
    SLICE_X3Y25          FDRE                                         r  vga_displayi/moveBlock_reg[3]/C
                         clock pessimism              0.240    -0.599    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091    -0.508    vga_displayi/moveBlock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_mmcm_wiz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_mmcm_wizi/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y28      debouncei/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      debouncei/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      debouncei/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      debouncei/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X2Y29      debouncei/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y30      debouncei/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y30      debouncei/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y30      debouncei/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28      debouncei/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28      debouncei/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28      debouncei/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y28      debouncei/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y29      debouncei/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_mmcm_wiz
  To Clock:  clkfbout_clk_mmcm_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_mmcm_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_mmcm_wizi/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_mmcm_wizi/inst/mmcm_adv_inst/CLKFBOUT



