Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Dec 15 18:20:25 2021
| Host         : jrmerkel-MS-7C02 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (247)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (247)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/histRA_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/histRA_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/histRA_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/histRA_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[16][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[17][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[17][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[18][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[18][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[18][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[18][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[18][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[19][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[19][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[19][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[19][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[19][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[20][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[20][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[20][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[20][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[20][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[21][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[21][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[21][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[21][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[21][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[22][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[22][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[22][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[22][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[22][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[23][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[23][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[23][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[23][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[23][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[24][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[24][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[24][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[24][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[24][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[25][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[25][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[25][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[25][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[25][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[26][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[26][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[26][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[26][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[26][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[27][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[27][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[27][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[27][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[27][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[28][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[28][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[28][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[28][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[28][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[29][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[29][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[29][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[29][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[29][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[30][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[30][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[30][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[30][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[30][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[31][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[31][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[31][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[31][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[31][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/hist_regs_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/raReg_reg[0][0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/raReg_reg[0][0]_rep__0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/raReg_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][valid]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/ifStage/regStall_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.118        0.000                      0                75618        0.020        0.000                      0                75618        8.750        0.000                       0                 19688  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.118        0.000                      0                75506        0.020        0.000                      0                75506        8.750        0.000                       0                 19688  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.738        0.000                      0                  112        0.611        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.415ns  (logic 5.359ns (27.602%)  route 14.056ns (72.398%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.770     3.064    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/clk
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.518 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[17]
                         net (fo=4, routed)           1.264     6.783    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/rvBank[1]_705[17]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/regBrPred[0][phtPrevValue][Entries][Counters][8][1]_i_1/O
                         net (fo=2, routed)           1.121     8.027    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4_9[0]
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_12/O
                         net (fo=1, routed)           0.816     8.968    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_12_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.092 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4/O
                         net (fo=33, routed)          1.021    10.112    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.236 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_15/O
                         net (fo=1, routed)           0.583    10.819    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_15_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.943 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_9/O
                         net (fo=1, routed)           0.000    10.943    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_9_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    11.181 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_7/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_7_n_0
    SLICE_X57Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    11.285 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_4/O
                         net (fo=21, routed)          0.714    12.000    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_4_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I1_O)        0.316    12.316 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_22/O
                         net (fo=2, routed)           0.853    13.168    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_22_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.292 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_7/O
                         net (fo=1, routed)           0.884    14.176    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_7_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.300 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_2/O
                         net (fo=67, routed)          0.956    15.256    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[1][brPred][predAddr][14]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.380 r  design_1_i/RSD_0/inst/main/main/core/ifStage/(null)[1].pc2_carry_i_14/O
                         net (fo=18, routed)          1.103    16.483    design_1_i/RSD_0/inst/main/main/core/btb/pipeReg_reg[0][pc][2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I3_O)        0.124    16.607 f  design_1_i/RSD_0/inst/main/main/core/btb/pipeReg[0][brPred][phtPrevValue][Address][18]_i_3/O
                         net (fo=1, routed)           0.641    17.248    design_1_i/RSD_0/inst/main/main/core/rnStage/body_reg[18]_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.372 f  design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg[0][brPred][phtPrevValue][Address][18]_i_2/O
                         net (fo=10, routed)          1.117    18.489    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][brPred][phtPrevValue][Address][18]
    SLICE_X11Y22         LUT4 (Prop_lut4_I1_O)        0.124    18.613 r  design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_26/O
                         net (fo=1, routed)           0.797    19.410    design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_26_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.534 r  design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_19/O
                         net (fo=10, routed)          0.641    20.175    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][pc][14]_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.124    20.299 r  design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_8/O
                         net (fo=12, routed)          1.051    21.349    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_0_127_0_0/DPRA0
    SLICE_X10Y24         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    21.473 r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_0_127_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    21.473    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_0_127_0_0/DPO1
    SLICE_X10Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    21.687 r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_0_127_0_0/F7.DP/O
                         net (fo=1, routed)           0.495    22.183    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_0_127_0_0_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I5_O)        0.297    22.480 r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv[0]_i_1__1/O
                         net (fo=1, routed)           0.000    22.480    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv0[0]
    SLICE_X9Y24          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.563    22.743    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/clk
    SLICE_X9Y24          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[0]/C
                         clock pessimism              0.129    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.029    22.598    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[0]
  -------------------------------------------------------------------
                         required time                         22.598    
                         arrival time                         -22.480    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.367ns  (logic 5.359ns (27.670%)  route 14.008ns (72.330%))
  Logic Levels:           19  (LUT3=1 LUT4=1 LUT5=5 LUT6=8 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.770     3.064    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/clk
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.518 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[17]
                         net (fo=4, routed)           1.264     6.783    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/rvBank[1]_705[17]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/regBrPred[0][phtPrevValue][Entries][Counters][8][1]_i_1/O
                         net (fo=2, routed)           1.121     8.027    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4_9[0]
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_12/O
                         net (fo=1, routed)           0.816     8.968    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_12_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.092 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4/O
                         net (fo=33, routed)          1.021    10.112    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.236 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_15/O
                         net (fo=1, routed)           0.583    10.819    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_15_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.943 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_9/O
                         net (fo=1, routed)           0.000    10.943    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_9_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    11.181 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_7/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_7_n_0
    SLICE_X57Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    11.285 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_4/O
                         net (fo=21, routed)          0.714    12.000    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_4_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I1_O)        0.316    12.316 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_22/O
                         net (fo=2, routed)           0.853    13.168    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_22_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.292 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_7/O
                         net (fo=1, routed)           0.884    14.176    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_7_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.300 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_2/O
                         net (fo=67, routed)          0.956    15.256    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[1][brPred][predAddr][14]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.380 r  design_1_i/RSD_0/inst/main/main/core/ifStage/(null)[1].pc2_carry_i_14/O
                         net (fo=18, routed)          1.103    16.483    design_1_i/RSD_0/inst/main/main/core/btb/pipeReg_reg[0][pc][2]
    SLICE_X24Y15         LUT5 (Prop_lut5_I3_O)        0.124    16.607 r  design_1_i/RSD_0/inst/main/main/core/btb/pipeReg[0][brPred][phtPrevValue][Address][18]_i_3/O
                         net (fo=1, routed)           0.641    17.248    design_1_i/RSD_0/inst/main/main/core/rnStage/body_reg[18]_0
    SLICE_X23Y17         LUT5 (Prop_lut5_I0_O)        0.124    17.372 r  design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg[0][brPred][phtPrevValue][Address][18]_i_2/O
                         net (fo=10, routed)          1.117    18.489    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][brPred][phtPrevValue][Address][18]
    SLICE_X11Y22         LUT4 (Prop_lut4_I1_O)        0.124    18.613 f  design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_26/O
                         net (fo=1, routed)           0.797    19.410    design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_26_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.124    19.534 f  design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_19/O
                         net (fo=10, routed)          0.487    20.021    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][pc][14]_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    20.145 r  design_1_i/RSD_0/inst/main/main/core/ifStage/array_reg_0_i_7/O
                         net (fo=12, routed)          1.044    21.189    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_128_255_1_1/DPRA1
    SLICE_X8Y24          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124    21.313 r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_128_255_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    21.313    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_128_255_1_1/DPO1
    SLICE_X8Y24          MUXF7 (Prop_muxf7_I1_O)      0.214    21.527 r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_128_255_1_1/F7.DP/O
                         net (fo=1, routed)           0.608    22.135    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/array_reg_128_255_1_1_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I0_O)        0.297    22.432 r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv[1]_i_1/O
                         net (fo=1, routed)           0.000    22.432    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv0[1]
    SLICE_X9Y24          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.563    22.743    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/clk
    SLICE_X9Y24          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[1]/C
                         clock pessimism              0.129    22.871    
                         clock uncertainty           -0.302    22.569    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.031    22.600    design_1_i/RSD_0/inst/main/main/core/iCache/nruStateArray/nruStateArray/rv_reg[1]
  -------------------------------------------------------------------
                         required time                         22.600    
                         arrival time                         -22.432    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.539ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.169ns  (logic 5.309ns (27.695%)  route 13.860ns (72.305%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=3 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.746     3.040    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/Q
                         net (fo=109, routed)         1.011     4.507    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryManagerIF\\.flushRangeTailPtr[3]
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4/O
                         net (fo=2, routed)           0.449     5.080    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.204 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.673    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.791 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.508    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.834 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.644    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.762 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.251    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.577 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.384    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.508 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.772    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.411    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.748    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.872 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.746    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.676    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.515 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.134    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.929    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.079 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.653    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.979 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.499    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.873    18.880    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I2_O)        0.119    18.999 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_2/O
                         net (fo=76, routed)          0.902    19.901    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.332    20.233 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][0]_i_1/O
                         net (fo=5, routed)           0.995    21.228    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_0[0]
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.352 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=3, routed)           0.733    22.085    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X15Y33         LUT4 (Prop_lut4_I3_O)        0.124    22.209 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_1/O
                         net (fo=1, routed)           0.000    22.209    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_4
    SLICE_X15Y33         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.573    22.753    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y33         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]/C
                         clock pessimism              0.267    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.031    22.748    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -22.209    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.198ns  (logic 5.338ns (27.805%)  route 13.860ns (72.195%))
  Logic Levels:           21  (CARRY4=3 LUT3=3 LUT4=2 LUT5=7 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.746     3.040    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/Q
                         net (fo=109, routed)         1.011     4.507    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryManagerIF\\.flushRangeTailPtr[3]
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4/O
                         net (fo=2, routed)           0.449     5.080    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.204 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.673    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.791 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.508    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.834 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.644    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.762 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.251    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.577 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.384    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.508 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.772    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.411    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.748    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.872 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.746    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.676    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.515 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.134    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.929    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.079 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.653    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.979 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.499    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.873    18.880    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I2_O)        0.119    18.999 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_2/O
                         net (fo=76, routed)          0.902    19.901    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.332    20.233 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][0]_i_1/O
                         net (fo=5, routed)           0.995    21.228    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_0[0]
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.352 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=3, routed)           0.733    22.085    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I1_O)        0.153    22.238 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][4]_i_1/O
                         net (fo=1, routed)           0.000    22.238    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]_3
    SLICE_X15Y33         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.573    22.753    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y33         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]/C
                         clock pessimism              0.267    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.075    22.792    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]
  -------------------------------------------------------------------
                         required time                         22.792    
                         arrival time                         -22.238    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.228ns  (logic 5.670ns (31.105%)  route 12.558ns (68.895%))
  Logic Levels:           17  (CARRY4=2 LUT1=1 LUT3=1 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 22.765 - 20.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.770     3.064    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/clk
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454     5.518 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOADO[17]
                         net (fo=4, routed)           1.264     6.783    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/rvBank[1]_705[17]
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.124     6.907 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/regBrPred[0][phtPrevValue][Entries][Counters][8][1]_i_1/O
                         net (fo=2, routed)           1.121     8.027    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4_9[0]
    SLICE_X59Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.151 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_12/O
                         net (fo=1, routed)           0.816     8.968    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_12_n_0
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.124     9.092 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4/O
                         net (fo=33, routed)          1.021    10.112    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[0][brPred][predAddr][18]_i_4_n_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.236 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_15/O
                         net (fo=1, routed)           0.583    10.819    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_15_n_0
    SLICE_X57Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.943 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_9/O
                         net (fo=1, routed)           0.000    10.943    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs[31][1]_i_9_n_0
    SLICE_X57Y13         MUXF7 (Prop_muxf7_I0_O)      0.238    11.181 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_7/O
                         net (fo=1, routed)           0.000    11.181    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_7_n_0
    SLICE_X57Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    11.285 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_4/O
                         net (fo=21, routed)          0.714    12.000    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/hist_regs_reg[31][1]_i_4_n_0
    SLICE_X56Y10         LUT5 (Prop_lut5_I1_O)        0.316    12.316 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_22/O
                         net (fo=2, routed)           0.853    13.168    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_22_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I1_O)        0.124    13.292 r  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_7/O
                         net (fo=1, routed)           0.884    14.176    design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_7_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I3_O)        0.124    14.300 f  design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/pipeReg[1][brPred][predAddr][18]_i_2/O
                         net (fo=67, routed)          0.956    15.256    design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[1][brPred][predAddr][14]
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.124    15.380 r  design_1_i/RSD_0/inst/main/main/core/ifStage/(null)[1].pc2_carry_i_14/O
                         net (fo=18, routed)          0.947    16.327    design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/pipeReg_reg[0][pc][2]
    SLICE_X29Y9          LUT6 (Prop_lut6_I2_O)        0.124    16.451 f  design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/(null)[1].pc2_carry_i_7/O
                         net (fo=2, routed)           0.439    16.891    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg_reg[0][pc][2]
    SLICE_X29Y10         LUT5 (Prop_lut5_I1_O)        0.124    17.015 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/(null)[1].pc2_carry_i_1/O
                         net (fo=61, routed)          0.683    17.697    design_1_i/RSD_0/inst/main/main/core/recoveryManager/FSM_onehot_regState_reg[phase][1]_1[0]
    SLICE_X29Y11         LUT1 (Prop_lut1_I0_O)        0.124    17.821 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_i_78/O
                         net (fo=1, routed)           0.000    17.821    design_1_i/RSD_0/inst/main/main/core/rnStage/array_reg_0[0]
    SLICE_X29Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.371 r  design_1_i/RSD_0/inst/main/main/core/rnStage/array_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000    18.371    design_1_i/RSD_0/inst/main/main/core/recoveryManager/CO[0]
    SLICE_X29Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.684 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_i_41/O[3]
                         net (fo=2, routed)           1.233    19.917    design_1_i/RSD_0/inst/main/main/core/recoveryManager/btb/(null)[1].addr[8]
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.331    20.248 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_i_4__0/O
                         net (fo=1, routed)           1.044    21.293    design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg_3[5]
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.586    22.765    design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/clk
    RAMB18_X3Y7          RAMB18E1                                     r  design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/CLKARDCLK
                         clock pessimism              0.265    23.029    
                         clock uncertainty           -0.302    22.727    
    RAMB18_X3Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.774    21.953    design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg
  -------------------------------------------------------------------
                         required time                         21.953    
                         arrival time                         -21.293    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.564ns  (logic 5.297ns (28.533%)  route 13.267ns (71.467%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.746     3.040    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/Q
                         net (fo=109, routed)         1.011     4.507    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryManagerIF\\.flushRangeTailPtr[3]
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4/O
                         net (fo=2, routed)           0.449     5.080    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.204 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.673    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.791 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.508    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.834 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.644    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.762 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.251    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.577 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.384    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.508 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.772    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.411    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.748    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.872 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.746    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.676    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.515 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.134    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.929    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.079 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.653    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.979 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.499    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.762    18.769    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.893 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=1, routed)           0.591    19.484    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.118    19.602 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg[valid]_i_5/O
                         net (fo=5, routed)           0.481    20.083    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.326    20.409 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          0.530    20.938    design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]
    SLICE_X17Y34         LUT5 (Prop_lut5_I4_O)        0.119    21.057 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[state][3]_i_1/O
                         net (fo=4, routed)           0.547    21.604    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]_1[0]
    SLICE_X19Y34         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.574    22.753    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]/C
                         clock pessimism              0.230    22.983    
                         clock uncertainty           -0.302    22.681    
    SLICE_X19Y34         FDRE (Setup_fdre_C_CE)      -0.413    22.268    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]
  -------------------------------------------------------------------
                         required time                         22.268    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.564ns  (logic 5.297ns (28.533%)  route 13.267ns (71.467%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.753ns = ( 22.753 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.746     3.040    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/Q
                         net (fo=109, routed)         1.011     4.507    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryManagerIF\\.flushRangeTailPtr[3]
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4/O
                         net (fo=2, routed)           0.449     5.080    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.204 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.673    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.791 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.508    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.834 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.644    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.762 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.251    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.577 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.384    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.508 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.772    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.411    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.748    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.872 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.746    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.676    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.515 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.134    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.929    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.079 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.653    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.979 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.499    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.762    18.769    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.893 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=1, routed)           0.591    19.484    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.118    19.602 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg[valid]_i_5/O
                         net (fo=5, routed)           0.481    20.083    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.326    20.409 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          0.530    20.938    design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]
    SLICE_X17Y34         LUT5 (Prop_lut5_I4_O)        0.119    21.057 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[state][3]_i_1/O
                         net (fo=4, routed)           0.547    21.604    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]_1[0]
    SLICE_X19Y34         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.574    22.753    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X19Y34         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]/C
                         clock pessimism              0.230    22.983    
                         clock uncertainty           -0.302    22.681    
    SLICE_X19Y34         FDRE (Setup_fdre_C_CE)      -0.413    22.268    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]
  -------------------------------------------------------------------
                         required time                         22.268    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.003ns  (logic 5.447ns (28.664%)  route 13.556ns (71.336%))
  Logic Levels:           21  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 22.750 - 20.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.748     3.042    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y32         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDRE (Prop_fdre_C_Q)         0.419     3.461 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][1]/Q
                         net (fo=56, routed)          0.892     4.353    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_0[1]
    SLICE_X17Y33         LUT6 (Prop_lut6_I2_O)        0.299     4.652 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_11__4/O
                         net (fo=2, routed)           0.417     5.069    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_11__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I4_O)        0.124     5.193 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.662    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.780 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.498    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.824 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.633    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.751 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.566 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.373    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.497 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.761    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.885 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.400    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.950 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.737    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.861 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.735    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.885 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.665    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    13.991 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    13.991    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.504 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.123    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.247 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.918    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.068 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.642    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.968 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.488    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.995 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.873    18.869    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y34         LUT5 (Prop_lut5_I2_O)        0.119    18.988 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_2/O
                         net (fo=76, routed)          0.902    19.890    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_2_n_0
    SLICE_X16Y30         LUT5 (Prop_lut5_I4_O)        0.332    20.222 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][0]_i_1/O
                         net (fo=5, routed)           0.995    21.217    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_0[0]
    SLICE_X13Y31         LUT6 (Prop_lut6_I4_O)        0.124    21.341 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=3, routed)           0.580    21.921    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X15Y31         LUT2 (Prop_lut2_I1_O)        0.124    22.045 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][3]_i_1/O
                         net (fo=1, routed)           0.000    22.045    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]_2
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.570    22.750    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]/C
                         clock pessimism              0.267    23.016    
                         clock uncertainty           -0.302    22.714    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.029    22.743    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]
  -------------------------------------------------------------------
                         required time                         22.743    
                         arrival time                         -22.045    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.494ns  (logic 5.178ns (27.998%)  route 13.316ns (72.002%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.746     3.040    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/Q
                         net (fo=109, routed)         1.011     4.507    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryManagerIF\\.flushRangeTailPtr[3]
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4/O
                         net (fo=2, routed)           0.449     5.080    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.204 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.673    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.791 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.508    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.834 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.644    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.762 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.251    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.577 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.384    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.508 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.772    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.411    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.748    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.872 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.746    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.676    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.515 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.134    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.929    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.079 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.653    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.979 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.499    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.762    18.769    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.893 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=1, routed)           0.591    19.484    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.118    19.602 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg[valid]_i_5/O
                         net (fo=5, routed)           0.481    20.083    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.326    20.409 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          1.125    21.534    design_1_i/RSD_0/inst/main/main/core/activeList/SR[0]
    SLICE_X24Y30         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][1]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X24Y30         FDRE (Setup_fdre_C_R)       -0.429    22.239    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][1]
  -------------------------------------------------------------------
                         required time                         22.239    
                         arrival time                         -21.534    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.494ns  (logic 5.178ns (27.998%)  route 13.316ns (72.002%))
  Logic Levels:           20  (CARRY4=3 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 22.740 - 20.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.746     3.040    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X15Y31         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeTailPtr][3]/Q
                         net (fo=109, routed)         1.011     4.507    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryManagerIF\\.flushRangeTailPtr[3]
    SLICE_X13Y33         LUT4 (Prop_lut4_I2_O)        0.124     4.631 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4/O
                         net (fo=2, routed)           0.449     5.080    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_12__4_n_0
    SLICE_X17Y32         LUT6 (Prop_lut6_I5_O)        0.124     5.204 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9/O
                         net (fo=2, routed)           0.469     5.673    design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_7__9_n_0
    SLICE_X17Y32         LUT5 (Prop_lut5_I4_O)        0.118     5.791 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/pipeReg[0][valid]_i_4__10/O
                         net (fo=28, routed)          0.717     6.508    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_1
    SLICE_X14Y31         LUT6 (Prop_lut6_I4_O)        0.326     6.834 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_1_i_17/O
                         net (fo=32, routed)          0.809     7.644    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X15Y33         LUT5 (Prop_lut5_I1_O)        0.118     7.762 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=11, routed)          0.489     8.251    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.326     8.577 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=42, routed)          0.807     9.384    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X15Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.508 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.264     9.772    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.124     9.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_14/O
                         net (fo=1, routed)           0.514    10.411    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_27[0]
    SLICE_X14Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    10.961 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=4, routed)           0.788    11.748    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X16Y30         LUT5 (Prop_lut5_I3_O)        0.124    11.872 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=66, routed)          0.874    12.746    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.150    12.896 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.780    13.676    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X16Y31         LUT4 (Prop_lut4_I0_O)        0.326    14.002 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12/O
                         net (fo=1, routed)           0.000    14.002    design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_12_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.515 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/activeList\\.intWriteData[0][isBranch]0_i_4/CO[3]
                         net (fo=2, routed)           0.619    15.134    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[ptr][5]_0[0]
    SLICE_X15Y31         LUT6 (Prop_lut6_I4_O)        0.124    15.258 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList\\.intWriteData[0][isBranch]0_i_1/O
                         net (fo=90, routed)          0.671    15.929    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][execState][1]_0
    SLICE_X15Y32         LUT3 (Prop_lut3_I1_O)        0.150    16.079 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17/O
                         net (fo=2, routed)           0.574    16.653    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_17_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I1_O)        0.326    16.979 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9/O
                         net (fo=1, routed)           0.520    17.499    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[recoveredPC_FromRwStage][31]_i_9_n_0
    SLICE_X15Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    18.006 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState_reg[recoveredPC_FromRwStage][31]_i_5/CO[3]
                         net (fo=2, routed)           0.762    18.769    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X15Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.893 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=1, routed)           0.591    19.484    design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.118    19.602 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/recoveryReg[valid]_i_5/O
                         net (fo=5, routed)           0.481    20.083    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[state][1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I4_O)        0.326    20.409 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          1.125    21.534    design_1_i/RSD_0/inst/main/main/core/activeList/SR[0]
    SLICE_X24Y30         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.561    22.740    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X24Y30         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][3]/C
                         clock pessimism              0.230    22.970    
                         clock uncertainty           -0.302    22.668    
    SLICE_X24Y30         FDRE (Setup_fdre_C_R)       -0.429    22.239    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[storeQueuePtr][3]
  -------------------------------------------------------------------
                         required time                         22.239    
                         arrival time                         -21.534    
  -------------------------------------------------------------------
                         slack                                  0.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.569     0.905    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X31Y81         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.092     1.138    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X30Y81         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X30Y81         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.283     0.918    
    SLICE_X30Y81         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.118    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.931%)  route 0.194ns (51.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.552     0.888    design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/axi4LitePlToPsControlRegisterIF_S_AXI_ACLK
    SLICE_X52Y93         FDRE                                         r  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.194     1.223    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[20]
    SLICE_X49Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.268 r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[23]_i_1/O
                         net (fo=2, routed)           0.000     1.268    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[23]
    SLICE_X49Y94         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.824     1.190    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y94         FDRE                                         r  design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y94         FDRE (Hold_fdre_C_D)         0.092     1.247    design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/idStage/pipeReg_reg[1][brPred][phtPrevValue][Entries][Counters][21][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg_reg[1][bPred][phtPrevValue][Entries][Counters][21][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.189ns (48.299%)  route 0.202ns (51.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.562     0.898    design_1_i/RSD_0/inst/main/main/core/idStage/clk
    SLICE_X49Y0          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/idStage/pipeReg_reg[1][brPred][phtPrevValue][Entries][Counters][21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y0          FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_1_i/RSD_0/inst/main/main/core/idStage/pipeReg_reg[1][brPred][phtPrevValue][Entries][Counters][21][0]/Q
                         net (fo=2, routed)           0.202     1.241    design_1_i/RSD_0/inst/main/main/core/idStage/brPredOut[1][phtPrevValue][Entries][Counters][21]_403[0]
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.048     1.289 r  design_1_i/RSD_0/inst/main/main/core/idStage/pipeReg[1][bPred][phtPrevValue][Entries][Counters][21][0]_i_1/O
                         net (fo=1, routed)           0.000     1.289    design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg_reg[1][bPred][phtPrevValue][Entries][Counters][21][1]_1[0]
    SLICE_X52Y1          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg_reg[1][bPred][phtPrevValue][Entries][Counters][21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.826     1.192    design_1_i/RSD_0/inst/main/main/core/rnStage/clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg_reg[1][bPred][phtPrevValue][Entries][Counters][21][0]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X52Y1          FDRE (Hold_fdre_C_D)         0.107     1.264    design_1_i/RSD_0/inst/main/main/core/rnStage/pipeReg_reg[1][bPred][phtPrevValue][Entries][Counters][21][0]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.025    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y21   design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y19   design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y36  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X3Y36  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y8   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y8   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5   design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y5   design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y45  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[1].rBank/array_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y45  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[1].rBank/array_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y45  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[1].rBank/array_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X62Y45  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[1].rBank/array_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[4].rBank/array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[4].rBank/array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[4].rBank/array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y50  design_1_i/RSD_0/inst/main/main/core/phyReg/body/(null)[3].(null)[4].rBank/array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y13  design_1_i/RSD_0/inst/main/main/core/rmt_wat/regRMT/body/(null)[0].(null)[2].rBank/array_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X14Y13  design_1_i/RSD_0/inst/main/main/core/rmt_wat/regRMT/body/(null)[0].(null)[2].rBank/array_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[3].rBank/array_reg_0_15_6_6/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X22Y23  design_1_i/RSD_0/inst/main/main/core/issueQueue/intPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_192_197/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/RSD_0/inst/main/main/core/issueQueue/intPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_198_203/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/RSD_0/inst/main/main/core/issueQueue/intPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_198_203/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X34Y21  design_1_i/RSD_0/inst/main/main/core/issueQueue/intPayloadRAM/body/wj[0].wi[1].wBank/array_reg_0_15_198_203/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.738ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.642ns (18.118%)  route 2.901ns (81.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.933     6.487    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X39Y53         FDPE                                         f  design_1_i/RSD_0/inst/main/main/rstController/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.479    22.658    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X39Y53         FDPE                                         r  design_1_i/RSD_0/inst/main/main/rstController/rst_reg/C
                         clock pessimism              0.229    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X39Y53         FDPE (Recov_fdpe_C_PRE)     -0.359    22.226    design_1_i/RSD_0/inst/main/main/rstController/rst_reg
  -------------------------------------------------------------------
                         required time                         22.226    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 15.738    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.642ns (19.200%)  route 2.702ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.734     6.288    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y67         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.458    22.637    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y67         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.642ns (19.200%)  route 2.702ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.734     6.288    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y67         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.458    22.637    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y67         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.642ns (19.200%)  route 2.702ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.734     6.288    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y67         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.458    22.637    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y67         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.771ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 0.642ns (19.200%)  route 2.702ns (80.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.637ns = ( 22.637 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.734     6.288    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y67         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.458    22.637    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y67         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/C
                         clock pessimism              0.129    22.766    
                         clock uncertainty           -0.302    22.464    
    SLICE_X52Y67         FDCE (Recov_fdce_C_CLR)     -0.405    22.059    design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.059    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                 15.771    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.593     6.147    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y66         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.459    22.638    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y66         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[5]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X52Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.060    design_1_i/RSD_0/inst/main/main/rstController/count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.593     6.147    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y66         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.459    22.638    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y66         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[6]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X52Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.060    design_1_i/RSD_0/inst/main/main/rstController/count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.593     6.147    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y66         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.459    22.638    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y66         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[7]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X52Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.060    design_1_i/RSD_0/inst/main/main/rstController/count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             15.913ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.642ns (20.044%)  route 2.561ns (79.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.593     6.147    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X52Y66         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.459    22.638    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X52Y66         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[8]/C
                         clock pessimism              0.129    22.767    
                         clock uncertainty           -0.302    22.465    
    SLICE_X52Y66         FDCE (Recov_fdce_C_CLR)     -0.405    22.060    design_1_i/RSD_0/inst/main/main/rstController/count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.060    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 15.913    

Slack (MET) :             16.207ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.642ns (22.056%)  route 2.269ns (77.944%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 22.640 - 20.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.650     2.944    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y90         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           0.968     4.430    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X39Y74         LUT1 (Prop_lut1_I0_O)        0.124     4.554 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.301     5.855    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X51Y64         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       1.461    22.640    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X51Y64         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/C
                         clock pessimism              0.129    22.769    
                         clock uncertainty           -0.302    22.467    
    SLICE_X51Y64         FDCE (Recov_fdce_C_CLR)     -0.405    22.062    design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.062    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 16.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.227ns (42.709%)  route 0.305ns (57.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.438    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y83         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.837     1.203    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y83         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X28Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.227ns (42.709%)  route 0.305ns (57.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.438    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y83         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.837     1.203    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y83         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.283     0.920    
    SLICE_X28Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.227ns (42.709%)  route 0.305ns (57.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.136     1.438    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X28Y83         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.837     1.203    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X28Y83         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.283     0.920    
    SLICE_X28Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y82         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y82         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X30Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y82         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y82         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X30Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y82         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y82         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X30Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.853    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X30Y82         FDPE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y82         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X30Y82         FDPE (Remov_fdpe_C_PRE)     -0.071     0.849    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y82         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y82         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.227ns (39.164%)  route 0.353ns (60.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.571     0.907    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y83         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.128     1.035 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.169     1.204    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y83         LUT3 (Prop_lut3_I1_O)        0.099     1.303 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.184     1.486    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X31Y82         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19691, routed)       0.836     1.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X31Y82         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.920    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.486    
  -------------------------------------------------------------------
                         slack                                  0.659    





