// Seed: 387045074
module module_0 (
    input supply1 id_0,
    output wire id_1
    , id_7,
    input tri id_2,
    input tri id_3,
    output logic id_4,
    input supply0 id_5
);
  always @(posedge -1 != id_2 or negedge 1) begin : LABEL_0
    id_4 <= id_2 < 1;
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input wire id_2,
    output uwire id_3,
    input uwire id_4,
    input wand id_5,
    output tri0 id_6,
    input wire id_7,
    input wire id_8,
    input wand id_9,
    output supply0 id_10,
    input wire id_11,
    input wor id_12,
    input supply0 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input uwire id_16,
    input uwire id_17,
    output wor id_18
);
  always id_1 = @(id_13) id_0;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12,
      id_5,
      id_1,
      id_8
  );
endmodule
