# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:06 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# ** Error: ./Mod_Ten_Counter.sv(23): (vlog-2730) Undefined variable: 'CurrentState'.
# ** Error: ./Mod_Ten_Counter.sv(24): (vlog-2730) Undefined variable: 'NextState'.
# ** Error: ./Mod_Ten_Counter.sv(72): (vlog-2730) Undefined variable: 'CurrentState'.
# ** Error: ./Mod_Ten_Counter.sv(75): (vlog-2730) Undefined variable: 'CurrentState'.
# ** Error: ./Mod_Ten_Counter.sv(75): (vlog-2730) Undefined variable: 'NextState'.
# -- Compiling module Mod_Ten_Counter_testbench
# ** Error: (vlog-13069) ./Mod_Ten_Counter.sv(89): near "Device_Under_Test": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 11:27:06 on May 11,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Mod_Ten_Counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:27:52 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# ** Error: ./Mod_Ten_Counter.sv(75): (vlog-2110) Illegal reference to net "z".
# ** Error: ./Mod_Ten_Counter.sv(78): (vlog-2110) Illegal reference to net "z".
# -- Compiling module Mod_Ten_Counter_testbench
# ** Error: (vlog-13069) ./Mod_Ten_Counter.sv(91): near "Device_Under_Test": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 11:27:53 on May 11,2018, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Mod_Ten_Counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:12 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# ** Error: (vlog-13069) ./Mod_Ten_Counter.sv(91): near "Device_Under_Test": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 11:28:13 on May 11,2018, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Mod_Ten_Counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:28:43 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# ** Error: (vlog-13069) ./Mod_Ten_Counter.sv(91): near "DUT": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 11:28:43 on May 11,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Mod_Ten_Counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:25 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# ** Error: (vlog-13069) ./Mod_Ten_Counter.sv(91): near "DUT": syntax error, unexpected IDENTIFIER, expecting "SystemVerilog keyword 'import'" or ';' or '#' or '('.
# End time: 11:29:25 on May 11,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Mod_Ten_Counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:29:52 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# 
# Top level modules:
# 	Mod_Ten_Counter_testbench
# End time: 11:29:52 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mod_Ten_Counter_testbench 
# Start time: 11:29:53 on May 11,2018
# Loading sv_std.std
# Loading work.Mod_Ten_Counter_testbench
# Loading work.Mod_Ten_Counter
# ** Error: Cannot open macro file: Mod_Ten_Counter_wave.do
# Error in macro ./runlab.do line 23
# Cannot open macro file: Mod_Ten_Counter_wave.do
#     while executing
# "do Mod_Ten_Counter_wave.do"
add wave -position end  sim:/Mod_Ten_Counter_testbench/w1
add wave -position end  sim:/Mod_Ten_Counter_testbench/w0
add wave -position end  sim:/Mod_Ten_Counter_testbench/Clock
add wave -position end  sim:/Mod_Ten_Counter_testbench/Reset
add wave -position end  sim:/Mod_Ten_Counter_testbench/z
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/UWT/TCES330/labs/HW4/Part2/Mod_Ten_Counter_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:30:49 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# 
# Top level modules:
# 	Mod_Ten_Counter_testbench
# End time: 11:30:49 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:30:51 on May 11,2018, Elapsed time: 0:00:58
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mod_Ten_Counter_testbench 
# Start time: 11:30:51 on May 11,2018
# Loading sv_std.std
# Loading work.Mod_Ten_Counter_testbench
# Loading work.Mod_Ten_Counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:31:55 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# 
# Top level modules:
# 	Mod_Ten_Counter_testbench
# End time: 11:31:55 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:31:57 on May 11,2018, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Mod_Ten_Counter_testbench 
# Start time: 11:31:57 on May 11,2018
# Loading sv_std.std
# Loading work.Mod_Ten_Counter_testbench
# Loading work.Mod_Ten_Counter
# ** Warning: (vsim-3839) ./Mod_Ten_Counter.sv(87): Variable '/Mod_Ten_Counter_testbench/z', driven via a port connection, is multiply driven. See ./Mod_Ten_Counter.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /Mod_Ten_Counter_testbench File: ./Mod_Ten_Counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:59 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# 
# Top level modules:
# 	Mod_Ten_Counter_testbench
# End time: 11:32:59 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:33:01 on May 11,2018, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Mod_Ten_Counter_testbench 
# Start time: 11:33:01 on May 11,2018
# Loading sv_std.std
# Loading work.Mod_Ten_Counter_testbench
# Loading work.Mod_Ten_Counter
# ** Warning: (vsim-3839) ./Mod_Ten_Counter.sv(87): Variable '/Mod_Ten_Counter_testbench/z', driven via a port connection, is multiply driven. See ./Mod_Ten_Counter.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /Mod_Ten_Counter_testbench File: ./Mod_Ten_Counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:16 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# 
# Top level modules:
# 	Mod_Ten_Counter_testbench
# End time: 11:35:16 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:35:18 on May 11,2018, Elapsed time: 0:02:17
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Mod_Ten_Counter_testbench 
# Start time: 11:35:18 on May 11,2018
# Loading sv_std.std
# Loading work.Mod_Ten_Counter_testbench
# Loading work.Mod_Ten_Counter
# ** Warning: (vsim-3839) ./Mod_Ten_Counter.sv(87): Variable '/Mod_Ten_Counter_testbench/z', driven via a port connection, is multiply driven. See ./Mod_Ten_Counter.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /Mod_Ten_Counter_testbench File: ./Mod_Ten_Counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:31 on May 11,2018
# vlog -reportprogress 300 ./Mod_Ten_Counter.sv 
# -- Compiling module Mod_Ten_Counter
# -- Compiling module Mod_Ten_Counter_testbench
# 
# Top level modules:
# 	Mod_Ten_Counter_testbench
# End time: 11:36:31 on May 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:36:33 on May 11,2018, Elapsed time: 0:01:15
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work Mod_Ten_Counter_testbench 
# Start time: 11:36:33 on May 11,2018
# Loading sv_std.std
# Loading work.Mod_Ten_Counter_testbench
# Loading work.Mod_Ten_Counter
# ** Warning: (vsim-3839) ./Mod_Ten_Counter.sv(87): Variable '/Mod_Ten_Counter_testbench/z', driven via a port connection, is multiply driven. See ./Mod_Ten_Counter.sv(91).
#    Time: 0 ps  Iteration: 0  Instance: /Mod_Ten_Counter_testbench File: ./Mod_Ten_Counter.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 12:17:39 on May 11,2018, Elapsed time: 0:41:06
# Errors: 0, Warnings: 1
