
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 456.758 ; gain = 102.711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE_Block_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:72]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE_Block_s' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRepl1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRedEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRedEe.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRedEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRedEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRedEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeRedEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRedEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRedEe_ram' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRedEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRedEe' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRedEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReeOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReeOg.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReeOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReeOg.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReeOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeReeOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReeOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReeOg_ram' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReeOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReeOg' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReeOg.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1382]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1570]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1572]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1596]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1598]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1602]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1610]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1612]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1722]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1740]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1762]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRepl1_1' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRepl1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:73]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRefYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRefYi.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeRefYi_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRefYi.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRefYi.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeRefYi_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRefYi.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRefYi_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRefYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRefYi' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRefYi.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReg8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReg8j.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_Block_codeReg8j_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReg8j.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReg8j.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_Block_codeReg8j_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReg8j.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReg8j_ram' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReg8j.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeReg8j' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeReg8j.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter din3_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_ama_addmuladdhbi_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi_DSP48_2' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_ama_addmuladdhbi' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:54]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1876]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2184]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2186]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2190]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2198]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2200]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2268]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2304]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2314]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2326]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2328]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2334]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2338]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2350]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Block_codeRepl1' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_Block_codeRepl1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 24'b100000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:73]
INFO: [Synth 8-6157] synthesizing module 'Pool_Block_codeReibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeReibs.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_Block_codeReibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeReibs.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeReibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_Block_codeReibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeReibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_Block_codeReibs_ram' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeReibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_Block_codeReibs' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeReibs.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1157]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1173]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1175]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1187]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1193]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1269]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:1311]
INFO: [Synth 8-6155] done synthesizing module 'Pool_Block_codeRepl1' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepl175' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:72]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepljbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepljbC.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 12288 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepljbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepljbC.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepljbC.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeRepljbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepljbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepljbC_ram' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepljbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepljbC' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepljbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplvdy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplvdy.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplvdy_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplvdy.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplvdy.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplvdy_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplvdy.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplvdy_ram' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplvdy.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplvdy' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplvdy.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 8 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div_u' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu_div' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_8nsHfu' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1232_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mux_1232_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1232_8_1_1' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mux_1232_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 14 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE_DSP48_3' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_14ns_IfE' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_11ns_JfO.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO_DSP48_4' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_11ns_JfO.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_JfO' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_11ns_JfO.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3212]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3500]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3510]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3574]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3588]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2054]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex8_reg_1804_pp2_iter20_reg_reg' and it is trimmed from '11' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2025]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepl175' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeRepl154' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:72]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplKfY' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplKfY.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 240 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplKfY_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplKfY.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 240 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplKfY.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplKfY_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplKfY.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplKfY_ram' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplKfY.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplKfY' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplKfY.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplLf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplLf8.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 260 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplLf8_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 260 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplLf8.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplLf8_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplLf8.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplLf8_ram' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplLf8' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplLf8.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplPgM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplPgM.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 24 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplPgM_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplPgM.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 24 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplPgM.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplPgM_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplPgM.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplPgM_ram' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplPgM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplPgM' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplPgM.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplQgW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplQgW.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_Block_codeReplQgW_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplQgW.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 26 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplQgW.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_Block_codeReplQgW_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplQgW.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplQgW_ram' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplQgW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeReplQgW' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeReplQgW.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_UhA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_UhA_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_6ns_UhA_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_UhA_div_u' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_UhA_div' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_6ns_UhA' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_VhK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_VhK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_6ns_VhK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_VhK_div_u' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_VhK_div' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_6ns_VhK' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_WhU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_WhU_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_WhU_DSP48_5' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_WhU' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nXh4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4nXh4_DSP48_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nXh4_DSP48_6' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4nXh4' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2506]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2772]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2780]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2786]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2790]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2844]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2858]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex3_reg_1364_pp2_iter17_reg_reg' and it is trimmed from '7' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1737]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex3_reg_1364_pp2_iter16_reg_reg' and it is trimmed from '7' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1736]
INFO: [Synth 8-6155] done synthesizing module 'FC_Block_codeRepl154' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:10]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER_Block' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:74]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:160]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:176]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER_Block' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:10]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1000_A' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d50000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d50000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d50000_A' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d50000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2000_A' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d500_A' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Yie' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_1_Yie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Yie_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_1_Yie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Yie_shiftReg' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_1_Yie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Yie' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_1_Yie.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Zio' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_16Zio.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Zio_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_16Zio.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Zio_shiftReg' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_16Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Zio' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Conv_16Zio.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_320iy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Pool_320iy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_320iy_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Pool_320iy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_320iy_shiftReg' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Pool_320iy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_320iy' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_Pool_320iy.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_11521iI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_11521iI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_11521iI_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_11521iI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_11521iI_shiftReg' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_11521iI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_11521iI' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_11521iI.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_2iS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_128_2iS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_2iS_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_128_2iS.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_2iS_shiftReg' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_128_2iS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_2iS' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_FC_128_2iS.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA3i2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_AXI_DMA3i2.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA3i2_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_AXI_DMA3i2.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA3i2_shiftReg' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_AXI_DMA3i2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA3i2' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/start_for_AXI_DMA3i2.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_24s_8cud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_8bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mac_muladd_4nXh4_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_10ns_WhU_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_8ns_6ns_VhK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_6ns_UhA_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplQgW has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplPgM has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplLf8 has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeReplKfY has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_11ns_JfO_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_14ns_IfE_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_11ns_8nsHfu_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[31]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[30]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[29]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[28]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[27]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[26]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[25]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[24]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[23]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[22]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[21]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[20]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[19]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[18]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[17]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[16]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[15]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[14]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[13]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[12]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[11]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[10]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[9]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[8]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[7]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[6]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[5]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[4]
WARNING: [Synth 8-3331] design FC_Block_codeReplvdy has unconnected port reset
WARNING: [Synth 8-3331] design FC_Block_codeRepljbC has unconnected port reset
WARNING: [Synth 8-3331] design Pool_Block_codeReibs has unconnected port reset
WARNING: [Synth 8-3331] design cnn_ama_addmuladdhbi_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design Conv_Block_codeReg8j has unconnected port reset
WARNING: [Synth 8-3331] design Conv_Block_codeRefYi has unconnected port reset
WARNING: [Synth 8-3331] design Conv_Block_codeReeOg has unconnected port reset
WARNING: [Synth 8-3331] design Conv_Block_codeRedEe has unconnected port reset
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE_Block_s has unconnected port stream_in_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 584.863 ; gain = 230.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 584.863 ; gain = 230.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 584.863 ; gain = 230.816
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.427 . Memory (MB): peak = 951.688 ; gain = 5.145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 951.688 ; gain = 597.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 951.688 ; gain = 597.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:57 . Memory (MB): peak = 951.688 ; gain = 597.641
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_92_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_3_reg_215_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:464]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_5_reg_227_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:476]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1762]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_77_reg_1314_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:976]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_1319_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:977]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_reg_1303_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:939]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_66_reg_1221_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:970]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_61_reg_1208_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:964]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_58_reg_1441_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:958]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_82_reg_1436_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:985]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_80_reg_1431_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:984]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_519_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_544_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten5_fu_651_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_914_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_932_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond8_fu_669_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond7_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_556_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A_V_load_reg_1334_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:795]
WARNING: [Synth 8-6014] Unused sequential element B_V_load_reg_1339_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:796]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_63_reg_1130_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1015]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_67_reg_1135_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:1021]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:2350]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_1742_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1367]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_99_reg_1599_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1418]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_113_reg_1737_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1373]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_125_reg_1727_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1381]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_124_reg_1722_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1380]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_91_reg_1888_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1406]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_118_reg_1883_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1361]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_1878_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1360]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_528_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_54_fu_534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_594_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_1167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten11_fu_821_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_606_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_727_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten4_fu_1224_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_876_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_651_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_751_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A_V_3_load_reg_1762_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1138]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_load_reg_1757_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1144]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_load_reg_1757_pp2_iter7_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1150]
WARNING: [Synth 8-6014] Unused sequential element i2_mid2_reg_1578_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1252]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_81_reg_1479_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1436]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_85_reg_1484_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1.v:1442]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_959_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:699]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_25_reg_1027_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:626]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_1056_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:681]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_1022_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:625]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_711_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_396_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_523_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_583_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_316_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_875_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:705]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_870_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Pool_Block_codeRepl1.v:717]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_11ns_8nsHfu.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_11ns_JfO.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_11ns_JfO.v:20]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:3588]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_41_reg_1810_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2181]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul2_reg_1778_reg' and it is trimmed from '30' to '29' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2078]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_reg_2128_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2157]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_35_reg_1743_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2163]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_1037_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1097_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1217_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_2055_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2144]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_2060_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2145]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_23_reg_1640_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2223]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_27_reg_1645_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl175.v:2229]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_7ns_6ns_UhA.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '8' to '7' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_urem_8ns_6ns_VhK.v:53]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:20]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:32]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter1_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1590]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter2_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1597]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter3_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1604]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter4_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1611]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter5_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1618]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter6_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1625]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter7_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1632]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter8_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1639]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter9_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1646]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter10_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1520]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter11_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1527]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter12_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1534]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter13_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1541]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter14_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1548]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter15_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1555]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter16_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1562]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter17_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter17_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1569]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter18_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter18_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1576]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp2_iter19_B_V_3_load_phi_reg_585_reg[7:0]' into 'ap_phi_reg_pp2_iter19_A_V_3_load_phi_reg_570_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1583]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter10_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1520]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter11_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1527]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter12_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1534]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter13_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1541]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter14_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1548]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter15_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1555]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter16_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1562]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter17_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1569]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter18_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1576]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter19_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1583]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter1_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1590]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter2_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1597]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter3_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1604]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter4_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1611]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter5_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1618]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter6_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1625]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter7_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1632]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter8_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1639]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter9_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1646]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:2858]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul5_reg_1344_reg' and it is trimmed from '22' to '20' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1793]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_reg_1309_reg' and it is trimmed from '6' to '5' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1877]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_647_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_776_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1043_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_832_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_1520_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1883]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_1355_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1895]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter20_A_V_3_load_phi_reg_570_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1329]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp2_iter20_B_V_3_load_phi_reg_585_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1347]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_43_reg_1201_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1913]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_47_reg_1206_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:1919]
INFO: [Synth 8-5546] ROM "tmp_s_fu_647_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_776_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1043_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_832_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_106_reg_242_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:574]
WARNING: [Synth 8-6014] Unused sequential element reg_99_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:512]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d50000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d2000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/fifo_w8_d500_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:07 . Memory (MB): peak = 951.688 ; gain = 597.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 3     
	   4 Input     14 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 4     
	   3 Input     12 Bit       Adders := 22    
	   3 Input     11 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 14    
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 10    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 7     
	   3 Input      9 Bit       Adders := 9     
	   2 Input      8 Bit       Adders := 11    
	   3 Input      8 Bit       Adders := 13    
	   4 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 22    
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 10    
	   2 Input      2 Bit       Adders := 10    
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               30 Bit    Registers := 11    
	               29 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               24 Bit    Registers := 13    
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 8     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 68    
	               10 Bit    Registers := 31    
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 255   
	                7 Bit    Registers := 54    
	                6 Bit    Registers := 50    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 16    
	                2 Bit    Registers := 24    
	                1 Bit    Registers := 377   
+---RAMs : 
	             390K Bit         RAMs := 2     
	              96K Bit         RAMs := 12    
	              36K Bit         RAMs := 1     
	              15K Bit         RAMs := 1     
	               7K Bit         RAMs := 2     
	               3K Bit         RAMs := 1     
	               2K Bit         RAMs := 4     
	               1K Bit         RAMs := 2     
+---Muxes : 
	   3 Input     25 Bit        Muxes := 2     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   3 Input     24 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 4     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 3     
	   3 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 5     
	   3 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 7     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 13    
	   3 Input     15 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 26    
	   2 Input      9 Bit        Muxes := 8     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 49    
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 15    
	   2 Input      5 Bit        Muxes := 19    
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 27    
	   2 Input      2 Bit        Muxes := 19    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 201   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cnn_mul_mul_16s_8bkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AXI_DMA_SLAVE_Block_s 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Conv_Block_codeRedEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Conv_Block_codeReeOg_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_Block_codeRepl1_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 33    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 24    
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Conv_Block_codeRefYi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module Conv_Block_codeReg8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_Block_codeRepl1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   4 Input     13 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 61    
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 30    
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Pool_Block_codeReibs_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Pool_Block_codeRepl1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   4 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               15 Bit    Registers := 3     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 21    
+---Muxes : 
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FC_Block_codeRepljbC_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
Module FC_Block_codeReplvdy_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_urem_11ns_8nsHfu_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_8nsHfu_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                8 Bit    Registers := 1     
Module cnn_mux_1232_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 11    
Module cnn_mul_mul_14ns_IfE_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module cnn_mul_mul_11ns_JfO_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FC_Block_codeRepl175 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 21    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 96    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module FC_Block_codeReplKfY_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_Block_codeReplLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module FC_Block_codeReplPgM_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_Block_codeReplQgW_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_urem_7ns_6ns_UhA_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_6ns_UhA_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_8ns_6ns_VhK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                6 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_6ns_VhK_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_10ns_WhU_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module cnn_mac_muladd_4nXh4_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FC_Block_codeRepl154 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 50    
	                7 Bit    Registers := 18    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 82    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module AXI_DMA_MASTER_Block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fifo_w8_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d50000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             390K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_Conv_1_Yie_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_Yie 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16Zio_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16Zio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_320iy_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_320iy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_11521iI_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_11521iI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_FC_128_2iS_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_2iS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_AXI_DMA3i2_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMA3i2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_1217_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1097_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_1037_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1499_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tmp_29_reg_1349_reg[6:0]' into 'tmp_29_reg_1349_reg[6:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:763]
INFO: [Synth 8-4471] merging register 'j_mid2_reg_1501_reg[7:0]' into 'j_mid2_reg_1501_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:778]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_1349_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:763]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_1501_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/FC_Block_codeRepl154.v:778]
INFO: [Synth 8-5544] ROM "exitcond_fu_776_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_832_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_647_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1043_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1061_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4471] merging register 'AXI_DMA_SLAVE_Block_U0/tmp_data_V_3_reg_215_reg[7:0]' into 'AXI_DMA_SLAVE_Block_U0/tmp_data_V_3_reg_215_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:464]
INFO: [Synth 8-4471] merging register 'AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_221_reg[7:0]' into 'AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_221_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:230]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_3_reg_215_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:464]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_221_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:230]
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_Block_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_DMA_SLAVE_Block_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "AXI_DMA_SLAVE_Block_U0/tmp_s_fu_92_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_1_reg_204_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:245]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/r_V_reg_237_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:229]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/r_V_4_reg_232_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:199]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/tmp_data_V_2_reg_209_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_SLAVE_Block_s.v:200]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_4_reg_221_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/r_V_reg_237_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_7_reg_291_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg, operation Mode is: (A2*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_1_reg_204_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_s_reg_306_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_2_reg_209_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/r_V_4_reg_232_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_5_reg_252_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg, operation Mode is: (A2*B'')'.
DSP Report: register AXI_DMA_SLAVE_Block_U0/tmp_data_V_2_reg_209_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg.
DSP Report: register AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg.
DSP Report: operator AXI_DMA_SLAVE_Block_U0/cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP AXI_DMA_SLAVE_Block_U0/r_V_6_reg_267_reg.
INFO: [Synth 8-4471] merging register 'Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-5544] ROM "Conv_Block_codeRepl1_1_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/tmp_s_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/exitcond_flatten2_fu_914_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/exitcond_flatten4_fu_544_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/tmp_47_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_1_U0/exitcond_flatten3_fu_556_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:21]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:21]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/r_V_reg_1148_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:436]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/tmp_V_61_reg_1124_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/Conv_Block_codeRepl1_1.v:437]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp_V_61_reg_1124_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/r_V_reg_1148_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_4_reg_1163_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg, operation Mode is: (A2*B'')'.
DSP Report: register Conv_Block_codeRepl1_1_U0/tmp_V_61_reg_1124_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_16s_8bkb_U13/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg.
DSP Report: register Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg.
DSP Report: operator Conv_Block_codeRepl1_1_U0/cnn_mul_mul_24s_8cud_U14/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_1_U0/r_V_s_reg_1178_reg.
INFO: [Synth 8-4471] merging register 'Conv_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U22/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U21/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U22/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
INFO: [Synth 8-5544] ROM "Conv_Block_codeRepl1_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/tmp_s_fu_528_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten7_fu_1167_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten6_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten9_fu_594_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/tmp_54_fu_534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten10_fu_809_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten_fu_1179_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten8_fu_727_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Conv_Block_codeRepl1_U0/exitcond_flatten5_fu_606_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:39]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
WARNING: [Synth 8-6014] Unused sequential element Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/ad_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_ama_addmuladdhbi.v:38]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg, operation Mode is: (A''*B'')'.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_V_79_reg_1473_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U21/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: register Conv_Block_codeRepl1_U0/r_V_reg_1497_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U21/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: register Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U21/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U21/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_5_reg_1512_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg, operation Mode is: (A2*B'')'.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_V_79_reg_1473_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U22/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U21/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg.
DSP Report: register Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U22/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U22/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP Conv_Block_codeRepl1_U0/r_V_s_reg_1527_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg, operation Mode is: (C'+((D'+A2)*(B:0x1a)')')'.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: register C is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/m_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/ad_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/p is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/m is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U24/cnn_ama_addmuladdhbi_DSP48_2_U/ad is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_112_reg_1742_reg.
DSP Report: Generating DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg, operation Mode is: (C'+((D+A'')*(B:0x1a)')')'.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/b_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: register A is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: register C is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: register Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/m_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: register Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/ad_reg_reg is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/p is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/m is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
DSP Report: operator Conv_Block_codeRepl1_U0/cnn_ama_addmuladdhbi_U23/cnn_ama_addmuladdhbi_DSP48_2_U/ad is absorbed into DSP Conv_Block_codeRepl1_U0/tmp_99_reg_1599_reg.
INFO: [Synth 8-4471] merging register 'Pool_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U33/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U32/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-5544] ROM "Pool_Block_codeRepl1_U0/" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/tmp_s_fu_316_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/exitcond_flatten1_fu_505_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/exitcond_flatten_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Pool_Block_codeRepl1_U0/exitcond_flatten2_fu_523_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg, operation Mode is: (A''*B'')'.
DSP Report: register Pool_Block_codeRepl1_U0/reg_311_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U32/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: register Pool_Block_codeRepl1_U0/r_V_reg_880_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U32/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: register Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U32/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U32/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_1_reg_895_reg.
DSP Report: Generating DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg, operation Mode is: (A2*B'')'.
DSP Report: register Pool_Block_codeRepl1_U0/reg_311_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U33/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_16s_8bkb_U32/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg.
DSP Report: register Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg.
DSP Report: register Pool_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U33/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg.
DSP Report: operator Pool_Block_codeRepl1_U0/cnn_mul_mul_24s_8cud_U33/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP Pool_Block_codeRepl1_U0/r_V_3_reg_910_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U44/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U43/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mul_mul_14ns_IfE_U45/cnn_mul_mul_14ns_IfE_DSP48_3_U/p_reg_reg' and it is trimmed from '30' to '29' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_14ns_IfE.v:21]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1031_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1161_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1097_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_24_fu_1037_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1199_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1499_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul2_reg_1778_reg, operation Mode is: ((A:0x5556)'*B2)'.
DSP Report: register cnn_mul_mul_14ns_IfE_U45/cnn_mul_mul_14ns_IfE_DSP48_3_U/a_reg_reg is absorbed into DSP mul2_reg_1778_reg.
DSP Report: register cnn_mul_mul_14ns_IfE_U45/cnn_mul_mul_14ns_IfE_DSP48_3_U/b_reg_reg is absorbed into DSP mul2_reg_1778_reg.
DSP Report: register mul2_reg_1778_reg is absorbed into DSP mul2_reg_1778_reg.
DSP Report: register cnn_mul_mul_14ns_IfE_U45/cnn_mul_mul_14ns_IfE_DSP48_3_U/p_reg_reg is absorbed into DSP mul2_reg_1778_reg.
DSP Report: operator cnn_mul_mul_14ns_IfE_U45/cnn_mul_mul_14ns_IfE_DSP48_3_U/p_reg0 is absorbed into DSP mul2_reg_1778_reg.
DSP Report: Generating DSP r_V_2_reg_1673_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_21_reg_1634_reg is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U43/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: register r_V_reg_1658_reg is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U43/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: register r_V_2_reg_1673_reg is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U43/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U43/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_2_reg_1673_reg.
DSP Report: Generating DSP r_V_s_reg_1688_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_21_reg_1634_reg is absorbed into DSP r_V_s_reg_1688_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U44/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U43/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_1688_reg.
DSP Report: register r_V_s_reg_1688_reg is absorbed into DSP r_V_s_reg_1688_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U44/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_1688_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U44/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_1688_reg.
DSP Report: Generating DSP mul3_reg_1794_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register tmp_40_reg_1783_reg is absorbed into DSP mul3_reg_1794_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U46/cnn_mul_mul_11ns_JfO_DSP48_4_U/a_reg_reg is absorbed into DSP mul3_reg_1794_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U46/cnn_mul_mul_11ns_JfO_DSP48_4_U/b_reg_reg is absorbed into DSP mul3_reg_1794_reg.
DSP Report: register mul3_reg_1794_reg is absorbed into DSP mul3_reg_1794_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U46/cnn_mul_mul_11ns_JfO_DSP48_4_U/p_reg_reg is absorbed into DSP mul3_reg_1794_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U46/cnn_mul_mul_11ns_JfO_DSP48_4_U/p_reg0 is absorbed into DSP mul3_reg_1794_reg.
DSP Report: Generating DSP mul_reg_2114_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register j_mid2_reg_2091_reg is absorbed into DSP mul_reg_2114_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_4_U/a_reg_reg is absorbed into DSP mul_reg_2114_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_4_U/b_reg_reg is absorbed into DSP mul_reg_2114_reg.
DSP Report: register mul_reg_2114_reg is absorbed into DSP mul_reg_2114_reg.
DSP Report: register cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_4_U/p_reg_reg is absorbed into DSP mul_reg_2114_reg.
DSP Report: operator cnn_mul_mul_11ns_JfO_U47/cnn_mul_mul_11ns_JfO_DSP48_4_U/p_reg0 is absorbed into DSP mul_reg_2114_reg.
INFO: [Synth 8-4471] merging register 'cnn_mul_mul_24s_8cud_U61/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'cnn_mul_mul_16s_8bkb_U60/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mac_muladd_4nXh4_U63/cnn_mac_muladd_4nXh4_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mac_muladd_4nXh4.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'cnn_mul_mul_10ns_WhU_U62/cnn_mul_mul_10ns_WhU_DSP48_5_U/p_reg_reg' and it is trimmed from '22' to '20' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_10ns_WhU.v:21]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_647_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1043_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_653_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1061_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_2_reg_1234_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_41_reg_1195_reg is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U60/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: register r_V_reg_1219_reg is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U60/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: register r_V_2_reg_1234_reg is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U60/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U60/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_2_reg_1234_reg.
DSP Report: Generating DSP r_V_7_reg_1249_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_41_reg_1195_reg is absorbed into DSP r_V_7_reg_1249_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U61/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_7_reg_1249_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U60/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_1249_reg.
DSP Report: register r_V_7_reg_1249_reg is absorbed into DSP r_V_7_reg_1249_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U61/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_7_reg_1249_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U61/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_7_reg_1249_reg.
DSP Report: Generating DSP mul5_reg_1344_reg, operation Mode is: ((A:0x667)'*B'')'.
DSP Report: register B is absorbed into DSP mul5_reg_1344_reg.
DSP Report: register cnn_mul_mul_10ns_WhU_U62/cnn_mul_mul_10ns_WhU_DSP48_5_U/a_reg_reg is absorbed into DSP mul5_reg_1344_reg.
DSP Report: register cnn_mul_mul_10ns_WhU_U62/cnn_mul_mul_10ns_WhU_DSP48_5_U/b_reg_reg is absorbed into DSP mul5_reg_1344_reg.
DSP Report: register mul5_reg_1344_reg is absorbed into DSP mul5_reg_1344_reg.
DSP Report: register cnn_mul_mul_10ns_WhU_U62/cnn_mul_mul_10ns_WhU_DSP48_5_U/p_reg_reg is absorbed into DSP mul5_reg_1344_reg.
DSP Report: operator cnn_mul_mul_10ns_WhU_U62/cnn_mul_mul_10ns_WhU_DSP48_5_U/p_reg0 is absorbed into DSP mul5_reg_1344_reg.
DSP Report: Generating DSP tmp_46_reg_1539_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register cnn_mac_muladd_4nXh4_U63/cnn_mac_muladd_4nXh4_DSP48_6_U/b_reg_reg is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: register A is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: register A is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: register C is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: register tmp_46_reg_1539_reg is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: register cnn_mac_muladd_4nXh4_U63/cnn_mac_muladd_4nXh4_DSP48_6_U/m_reg_reg is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: operator cnn_mac_muladd_4nXh4_U63/cnn_mac_muladd_4nXh4_DSP48_6_U/p is absorbed into DSP tmp_46_reg_1539_reg.
DSP Report: operator cnn_mac_muladd_4nXh4_U63/cnn_mac_muladd_4nXh4_DSP48_6_U/m is absorbed into DSP tmp_46_reg_1539_reg.
INFO: [Synth 8-4471] merging register 'AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U77/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg[7:0]' into 'AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U76/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4471] merging register 'AXI_DMA_MASTER_Block_U0/reg_99_reg[7:0]' into 'AXI_DMA_MASTER_Block_U0/reg_99_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:512]
INFO: [Synth 8-4471] merging register 'AXI_DMA_MASTER_Block_U0/tmp_V_109_reg_248_reg[7:0]' into 'AXI_DMA_MASTER_Block_U0/tmp_V_109_reg_248_reg[7:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c638/hdl/verilog/AXI_DMA_MASTER_Block.v:264]
INFO: [Synth 8-5546] ROM "AXI_DMA_MASTER_Block_U0/tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_105_reg_235_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U76/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/r_V_7_reg_255_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U76/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U76/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U76/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_9_reg_275_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg, operation Mode is: (A2*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_105_reg_235_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U77/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U76/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U77/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U77/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_1_reg_290_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/tmp_V_109_reg_248_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U78/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/r_V_reg_260_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U78/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U78/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_16s_8bkb_U78/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_8_reg_325_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg, operation Mode is: (A2*B'')'.
DSP Report: register AXI_DMA_MASTER_Block_U0/reg_94_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U79/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U79/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg.
DSP Report: register AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U79/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg.
DSP Report: operator AXI_DMA_MASTER_Block_U0/cnn_mul_mul_24s_8cud_U79/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_Block_U0/r_V_s_reg_340_reg.
WARNING: [Synth 8-3331] design cnn_urem_8ns_6ns_VhK has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_6ns_UhA has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_11ns_8nsHfu has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[31]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[30]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[29]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[28]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[27]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[26]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[25]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[24]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[23]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[22]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[21]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[20]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[19]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[18]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[17]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[16]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[15]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[14]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[13]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[12]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[11]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[10]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[9]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[8]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[7]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[6]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[5]
WARNING: [Synth 8-3331] design cnn_mux_1232_8_1_1 has unconnected port din12[4]
WARNING: [Synth 8-3331] design AXI_DMA_SLAVE has unconnected port stream_in_TLAST
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
Tree is balanced? :  1
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_57_tr_reg_1763_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[0]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[1]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[2]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[3]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_reg[4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_reg[5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_reg[6]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo1_reg_1525_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[3].divisor_tmp_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[6]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/remd_tmp_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter3_reg_reg[4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter3_reg_reg[5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter3_reg_reg[6]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_reg[6]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_reg[5]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_reg[4]' (FDE) to 'inst/FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo2_reg_1360_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].divisor_tmp_reg[6][0]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].divisor_tmp_reg[6][1]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][1]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][2]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][3]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][4]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][4]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][7]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][5]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[4].divisor_tmp_reg[5][6]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter7_reg_reg[8]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter7_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter7_reg_reg[10]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter7_reg_reg[9]' (FDE) to 'inst/FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter7_reg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/tmp_105_cast_reg_1638_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/tmp_105_cast_reg_1638_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/tmp_95_reg_1594_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_35_reg_1743_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_35_reg_1743_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_35_reg_1743_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_35_reg_1743_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\tmp_35_reg_1743_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\Conv_Block_codeRepl1_1_U0/tmp_61_reg_1208_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\tmp_50_reg_1309_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\tmp_50_reg_1309_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\tmp_50_reg_1309_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\Pool_Block_codeRepl1_U0/tmp_24_reg_1022_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0/\Pool_Block_codeRepl1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0/\Conv_Block_codeRepl1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_SLAVE_U0/\AXI_DMA_SLAVE_Block_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_1_28_16_3_U0/\Conv_Block_codeRepl1_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXI_DMA_MASTER_U0/\AXI_DMA_MASTER_Block_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/divisor_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo1_reg_1525_pp3_iter3_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[0].remd_tmp_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo2_reg_1360_pp2_iter7_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo2_reg_1360_pp2_iter7_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo2_reg_1360_pp2_iter7_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_128_10_U0/FC_Block_codeRepl154_U0 /\arrayNo2_reg_1360_pp2_iter7_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0 /\cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (AXI_DMA_SLAVE_Block_U0/ap_done_reg_reg) is unused and will be removed from module AXI_DMA_SLAVE.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/ap_done_reg_reg) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[14]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[5]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[4]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[3]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[2]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[1]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/r_V_3_reg_1344_pp1_iter6_reg_reg[0]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_1_U0/tmp_78_reg_1421_reg[8]) is unused and will be removed from module Conv_1_28_16_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/tmp_105_cast_reg_1638_reg[10]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/tmp_105_cast_reg_1638_reg[3]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/ap_done_reg_reg) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (P[0]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_reg[14]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[14]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[5]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[4]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[3]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[2]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[1]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/r_V_2_reg_1767_pp2_iter9_reg_reg[0]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Conv_Block_codeRepl1_U0/tmp_108_reg_1868_reg[13]) is unused and will be removed from module Conv_16_26_32_3_s.
WARNING: [Synth 8-3332] Sequential element (Pool_Block_codeRepl1_U0/ap_done_reg_reg) is unused and will be removed from module Pool_32_24_4_s.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/divisor0_reg[0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/divisor_tmp_reg[0][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][10]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][9]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/remd_tmp_reg[0][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].divisor_tmp_reg[1][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][9]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][8]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[0].remd_tmp_reg[1][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].divisor_tmp_reg[2][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][9]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][8]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[1].remd_tmp_reg[2][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][7]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][6]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][5]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][4]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][3]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][2]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][1]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].divisor_tmp_reg[3][0]) is unused and will be removed from module FC_Block_codeRepl175.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[2].remd_tmp_reg[3][9]) is unused and will be removed from module FC_Block_codeRepl175.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:23 . Memory (MB): peak = 951.688 ; gain = 597.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_Block_codeRedEe_ram: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_Block_codeRefYi_ram: | ram_reg    | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeReplKfY_ram: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d50000_A:         | mem_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|fifo_w8_d50000_A:         | mem_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+--------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name                                   | RTL Object                                                         | Inference      | Size (Depth x Width) | Primitives                     | 
+----------------------------------------------+--------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0                        | Conv_Block_codeRepl1_1_U0/A_V_U/Conv_Block_codeReeOg_ram_U/ram_reg | User Attribute | 1 K x 8              | RAM64X1D x 26  RAM64M x 26     | 
|inst/Conv_16_26_32_3_U0                       | Conv_Block_codeRepl1_U0/A_V_3_U/Conv_Block_codeReg8j_ram_U/ram_reg | User Attribute | 16 K x 8             | RAM64X1D x 338  RAM64M x 338   | 
|inst/Pool_32_24_4_U0                          | Pool_Block_codeRepl1_U0/A_V_2_U/Pool_Block_codeReibs_ram_U/ram_reg | User Attribute | 32 K x 8             | RAM64X1D x 576  RAM64M x 576   | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_0_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_1_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_2_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_3_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_4_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_5_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_6_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_7_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_8_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_9_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_10_U/FC_Block_codeReplvdy_ram_U/ram_reg                      | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_11_U/FC_Block_codeReplvdy_ram_U/ram_reg                      | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_128_10_U0/FC_Block_codeRepl154_U0    | A_V_3_4_U/FC_Block_codeReplPgM_ram_U/ram_reg                       | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/\FC_128_10_U0/FC_Block_codeRepl154_U0    | A_V_3_3_U/FC_Block_codeReplQgW_ram_U/ram_reg                       | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/\FC_128_10_U0/FC_Block_codeRepl154_U0    | A_V_3_2_U/FC_Block_codeReplQgW_ram_U/ram_reg                       | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/\FC_128_10_U0/FC_Block_codeRepl154_U0    | A_V_3_1_U/FC_Block_codeReplQgW_ram_U/ram_reg                       | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/\FC_128_10_U0/FC_Block_codeRepl154_U0    | A_V_3_0_U/FC_Block_codeReplQgW_ram_U/ram_reg                       | User Attribute | 32 x 8               | RAM32M x 2                     | 
+----------------------------------------------+--------------------------------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping                | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (C'+((D'+A2)*(B:0x1a)')')' | 11     | 14     | 6      | 6      | 14     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|cnn_ama_addmuladdhbi_DSP48_2 | (C'+((D+A'')*(B:0x1a)')')' | 6      | 18     | 6      | 11     | 14     | 2    | 1    | 1    | 0    | 1     | 1    | 1    | 
|Pool_32_24_4_s               | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Pool_32_24_4_s               | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_14ns_IfE_DSP48_3 | ((A:0x5556)'*B2)'          | 14     | 16     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl175         | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl175         | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl175         | ((A:0xaab)'*B'')'          | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl175         | ((A:0xaab)'*B'')'          | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl154         | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl154         | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_Block_codeRepl154         | ((A:0x667)'*B'')'          | 10     | 12     | -      | -      | 20     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4nXh4_DSP48_6 | (C'+(A''*(B:0x1a)')')'     | 9      | 9      | 7      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A''*B'')'                 | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_MASTER               | (A2*B'')'                  | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/i_11_7/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/i_11_7/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/i_11_7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:36 ; elapsed = 00:02:56 . Memory (MB): peak = 1011.863 ; gain = 657.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:03:07 . Memory (MB): peak = 1062.668 ; gain = 708.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Conv_Block_codeRedEe_ram: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_Block_codeRefYi_ram: | ram_reg    | 8 K x 8(READ_FIRST)    | W |   | 8 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeRepljbC_ram: | ram_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|FC_Block_codeReplKfY_ram: | ram_reg    | 256 x 8(READ_FIRST)    | W |   | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_Block_codeReplLf8_ram: | ram_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d50000_A:         | mem_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|fifo_w8_d50000_A:         | mem_reg    | 64 K x 8(READ_FIRST)   | W |   | 64 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------+--------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name                                   | RTL Object                                                         | Inference      | Size (Depth x Width) | Primitives                     | 
+----------------------------------------------+--------------------------------------------------------------------+----------------+----------------------+--------------------------------+
|inst/Conv_1_28_16_3_U0                        | Conv_Block_codeRepl1_1_U0/A_V_U/Conv_Block_codeReeOg_ram_U/ram_reg | User Attribute | 1 K x 8              | RAM64X1D x 26  RAM64M x 26     | 
|inst/Conv_16_26_32_3_U0                       | Conv_Block_codeRepl1_U0/A_V_3_U/Conv_Block_codeReg8j_ram_U/ram_reg | User Attribute | 16 K x 8             | RAM64X1D x 338  RAM64M x 338   | 
|inst/Pool_32_24_4_U0                          | Pool_Block_codeRepl1_U0/A_V_2_U/Pool_Block_codeReibs_ram_U/ram_reg | User Attribute | 32 K x 8             | RAM64X1D x 576  RAM64M x 576   | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_0_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_1_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_2_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_3_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_4_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_5_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_6_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_7_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_8_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_9_U/FC_Block_codeReplvdy_ram_U/ram_reg                       | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_10_U/FC_Block_codeReplvdy_ram_U/ram_reg                      | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
|inst/\FC_1152_128_U0/FC_Block_codeRepl175_U0  | A_V_2_11_U/FC_Block_codeReplvdy_ram_U/ram_reg                      | User Attribute | 128 x 8              | RAM64X1D x 4  RAM64M x 4       | 
+----------------------------------------------+--------------------------------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_1_V_V_U/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_2_V_V_U/mem_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:24 ; elapsed = 00:03:45 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net Conv_1_28_16_3_U0_stream_out_V_V_write is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_4778 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_11_4779 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/FC_Block_codeRepl175_U0/A_V_2_0_load_reg_19350  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/FC_Block_codeRepl175_U0/ap_enable_reg_pp2_iter21  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/FC_Block_codeRepl175_U0/B_V_2_0_ce1  is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:30 ; elapsed = 00:03:50 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:03:50 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:35 ; elapsed = 00:03:55 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:35 ; elapsed = 00:03:55 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:03:56 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:03:56 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Conv_16_26_32_3_U0/Conv_Block_codeRepl1_U0/exitcond_flatten9_reg_1550_pp1_iter4_reg_reg[0]                                                               | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U39/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[5].dividend_tmp_reg[6][10]  | 8      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[6].dividend_tmp_reg[7][10]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[7].dividend_tmp_reg[8][10]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[8].dividend_tmp_reg[9][10]  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/cnn_urem_11ns_8nsHfu_U42/cnn_urem_11ns_8nsHfu_div_U/cnn_urem_11ns_8nsHfu_div_u_0/loop[9].dividend_tmp_reg[10][10] | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/exitcond_flatten_reg_2082_pp3_iter14_reg_reg[0]                                                                   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/exitcond_flatten8_reg_1748_pp2_iter6_reg_reg[0]                                                                   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/exitcond_flatten8_reg_1748_pp2_iter18_reg_reg[0]                                                                  | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/tmp_50_reg_1799_pp2_iter22_reg_reg[3]                                                                             | 14     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/tmp_38_mid2_v_reg_2097_pp3_iter15_reg_reg[7]                                                                      | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/arrayNo3_reg_2119_pp3_iter16_reg_reg[7]                                                                           | 12     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/loop[3].dividend_tmp_reg[4][6]     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/loop[4].dividend_tmp_reg[5][6]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_7ns_6ns_UhA_U58/cnn_urem_7ns_6ns_UhA_div_U/cnn_urem_7ns_6ns_UhA_div_u_0/loop[5].dividend_tmp_reg[6][6]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[3].dividend_tmp_reg[4][7]     | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[4].dividend_tmp_reg[5][7]     | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[5].dividend_tmp_reg[6][7]     | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/cnn_urem_8ns_6ns_VhK_U59/cnn_urem_8ns_6ns_VhK_div_U/cnn_urem_8ns_6ns_VhK_div_u_0/loop[6].dividend_tmp_reg[7][7]     | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/exitcond_flatten_reg_1492_pp3_iter11_reg_reg[0]                                                                     | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/exitcond_flatten8_reg_1314_pp2_iter14_reg_reg[0]                                                                    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo2_reg_1360_pp2_iter17_reg_reg[2]                                                                             | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/tmp_20_mid2_v_reg_1507_pp3_iter9_reg_reg[3]                                                                         | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/tmp_20_mid2_v_reg_1507_pp3_iter12_reg_reg[3]                                                                        | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/arrayNo1_reg_1525_pp3_iter13_reg_reg[3]                                                                             | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_1152_128_U0/FC_Block_codeRepl175_U0/ap_enable_reg_pp2_iter21_reg                                                                                      | 20     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/ap_enable_reg_pp2_iter17_reg                                                                                        | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/FC_Block_codeRepl154_U0/ap_enable_reg_pp3_iter13_reg                                                                                        | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   532|
|2     |DSP48E1_1  |    18|
|3     |DSP48E1_2  |     1|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_4  |     2|
|6     |DSP48E1_5  |     3|
|7     |LUT1       |   327|
|8     |LUT2       |   872|
|9     |LUT3       |   879|
|10    |LUT4       |  1096|
|11    |LUT5       |   541|
|12    |LUT6       |  2446|
|13    |MUXF7      |   472|
|14    |MUXF8      |   216|
|15    |RAM32M     |    10|
|16    |RAM64M     |   988|
|17    |RAM64X1D   |   988|
|18    |RAMB18E1_1 |     3|
|19    |RAMB18E1_2 |     1|
|20    |RAMB18E1_3 |     6|
|21    |RAMB36E1_2 |    16|
|22    |RAMB36E1_3 |    16|
|23    |RAMB36E1_4 |     2|
|24    |RAMB36E1_5 |    48|
|25    |SRL16E     |    78|
|26    |SRLC32E    |     1|
|27    |FDRE       |  5289|
|28    |FDSE       |    29|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+------------------------------+------+
|      |Instance                                 |Module                        |Cells |
+------+-----------------------------------------+------------------------------+------+
|1     |top                                      |                              | 14881|
|2     |  inst                                   |cnn                           | 14881|
|3     |    AXI_DMA_MASTER_U0                    |AXI_DMA_MASTER                |   675|
|4     |      AXI_DMA_MASTER_Block_U0            |AXI_DMA_MASTER_Block          |   675|
|5     |    AXI_DMA_SLAVE_U0                     |AXI_DMA_SLAVE                 |   490|
|6     |      AXI_DMA_SLAVE_Block_U0             |AXI_DMA_SLAVE_Block_s         |   488|
|7     |    Conv_16_26_32_3_U0                   |Conv_16_26_32_3_s             |  4218|
|8     |      Conv_Block_codeRepl1_U0            |Conv_Block_codeRepl1          |  4204|
|9     |        A_V_3_U                          |Conv_Block_codeReg8j          |  2878|
|10    |          Conv_Block_codeReg8j_ram_U     |Conv_Block_codeReg8j_ram      |  2878|
|11    |        B_V_1_U                          |Conv_Block_codeRefYi          |     5|
|12    |          Conv_Block_codeRefYi_ram_U     |Conv_Block_codeRefYi_ram      |     5|
|13    |    Conv_1_28_16_3_U0                    |Conv_1_28_16_3_s              |  1225|
|14    |      Conv_Block_codeRepl1_1_U0          |Conv_Block_codeRepl1_1        |  1219|
|15    |        A_V_U                            |Conv_Block_codeReeOg          |   209|
|16    |          Conv_Block_codeReeOg_ram_U     |Conv_Block_codeReeOg_ram      |   209|
|17    |        B_V_U                            |Conv_Block_codeRedEe          |    34|
|18    |          Conv_Block_codeRedEe_ram_U     |Conv_Block_codeRedEe_ram      |    34|
|19    |    FC_1152_128_U0                       |FC_1152_128_s                 |  2206|
|20    |      FC_Block_codeRepl175_U0            |FC_Block_codeRepl175          |  2188|
|21    |        A_V_2_0_U                        |FC_Block_codeReplvdy          |    34|
|22    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_32   |    34|
|23    |        A_V_2_10_U                       |FC_Block_codeReplvdy_8        |    34|
|24    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_31   |    34|
|25    |        A_V_2_11_U                       |FC_Block_codeReplvdy_9        |    34|
|26    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_30   |    34|
|27    |        A_V_2_1_U                        |FC_Block_codeReplvdy_10       |    34|
|28    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_29   |    34|
|29    |        A_V_2_2_U                        |FC_Block_codeReplvdy_11       |    34|
|30    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_28   |    34|
|31    |        A_V_2_3_U                        |FC_Block_codeReplvdy_12       |    34|
|32    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_27   |    34|
|33    |        A_V_2_4_U                        |FC_Block_codeReplvdy_13       |    34|
|34    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_26   |    34|
|35    |        A_V_2_5_U                        |FC_Block_codeReplvdy_14       |    34|
|36    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_25   |    34|
|37    |        A_V_2_6_U                        |FC_Block_codeReplvdy_15       |    34|
|38    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_24   |    34|
|39    |        A_V_2_7_U                        |FC_Block_codeReplvdy_16       |    34|
|40    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_23   |    34|
|41    |        A_V_2_8_U                        |FC_Block_codeReplvdy_17       |    35|
|42    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram_22   |    35|
|43    |        A_V_2_9_U                        |FC_Block_codeReplvdy_18       |    34|
|44    |          FC_Block_codeReplvdy_ram_U     |FC_Block_codeReplvdy_ram      |    34|
|45    |        cnn_urem_11ns_8nsHfu_U39         |cnn_urem_11ns_8nsHfu          |   172|
|46    |          cnn_urem_11ns_8nsHfu_div_U     |cnn_urem_11ns_8nsHfu_div_20   |   172|
|47    |            cnn_urem_11ns_8nsHfu_div_u_0 |cnn_urem_11ns_8nsHfu_div_u_21 |   161|
|48    |        cnn_urem_11ns_8nsHfu_U42         |cnn_urem_11ns_8nsHfu_19       |   173|
|49    |          cnn_urem_11ns_8nsHfu_div_U     |cnn_urem_11ns_8nsHfu_div      |   173|
|50    |            cnn_urem_11ns_8nsHfu_div_u_0 |cnn_urem_11ns_8nsHfu_div_u    |   162|
|51    |    FC_128_10_U0                         |FC_128_10_s                   |  1332|
|52    |      FC_Block_codeRepl154_U0            |FC_Block_codeRepl154          |  1323|
|53    |        A_V_3_0_U                        |FC_Block_codeReplQgW          |    12|
|54    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram_7    |    12|
|55    |        A_V_3_1_U                        |FC_Block_codeReplQgW_2        |    11|
|56    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram_6    |    11|
|57    |        A_V_3_2_U                        |FC_Block_codeReplQgW_3        |    11|
|58    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram_5    |    11|
|59    |        A_V_3_3_U                        |FC_Block_codeReplQgW_4        |    27|
|60    |          FC_Block_codeReplQgW_ram_U     |FC_Block_codeReplQgW_ram      |    27|
|61    |        A_V_3_4_U                        |FC_Block_codeReplPgM          |    11|
|62    |          FC_Block_codeReplPgM_ram_U     |FC_Block_codeReplPgM_ram      |    11|
|63    |        B_V_3_4_U                        |FC_Block_codeReplKfY          |    11|
|64    |          FC_Block_codeReplKfY_ram_U     |FC_Block_codeReplKfY_ram      |    11|
|65    |        cnn_urem_7ns_6ns_UhA_U58         |cnn_urem_7ns_6ns_UhA          |    72|
|66    |          cnn_urem_7ns_6ns_UhA_div_U     |cnn_urem_7ns_6ns_UhA_div      |    72|
|67    |            cnn_urem_7ns_6ns_UhA_div_u_0 |cnn_urem_7ns_6ns_UhA_div_u    |    65|
|68    |        cnn_urem_8ns_6ns_VhK_U59         |cnn_urem_8ns_6ns_VhK          |   100|
|69    |          cnn_urem_8ns_6ns_VhK_div_U     |cnn_urem_8ns_6ns_VhK_div      |   100|
|70    |            cnn_urem_8ns_6ns_VhK_div_u_0 |cnn_urem_8ns_6ns_VhK_div_u    |    92|
|71    |    Pool_32_24_4_U0                      |Pool_32_24_4_s                |  3612|
|72    |      Pool_Block_codeRepl1_U0            |Pool_Block_codeRepl1          |  3610|
|73    |        A_V_2_U                          |Pool_Block_codeReibs          |  2587|
|74    |          Pool_Block_codeReibs_ram_U     |Pool_Block_codeReibs_ram      |  2587|
|75    |    connect_0_V_V_U                      |fifo_w8_d1000_A               |   124|
|76    |    connect_1_V_V_U                      |fifo_w8_d50000_A              |   181|
|77    |    connect_2_V_V_U                      |fifo_w8_d50000_A_0            |   183|
|78    |    connect_3_V_V_U                      |fifo_w8_d2000_A               |   129|
|79    |    connect_4_V_V_U                      |fifo_w8_d1000_A_1             |   123|
|80    |    connect_5_V_V_U                      |fifo_w8_d500_A                |   116|
|81    |    start_for_AXI_DMA3i2_U               |start_for_AXI_DMA3i2          |    10|
|82    |    start_for_Conv_16Zio_U               |start_for_Conv_16Zio          |    10|
|83    |    start_for_Conv_1_Yie_U               |start_for_Conv_1_Yie          |    10|
|84    |    start_for_FC_11521iI_U               |start_for_FC_11521iI          |    10|
|85    |    start_for_FC_128_2iS_U               |start_for_FC_128_2iS          |    10|
|86    |    start_for_Pool_320iy_U               |start_for_Pool_320iy          |    10|
+------+-----------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:03:56 . Memory (MB): peak = 1143.273 ; gain = 789.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 858 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:58 ; elapsed = 00:03:29 . Memory (MB): peak = 1143.273 ; gain = 422.402
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:03:57 . Memory (MB): peak = 1143.273 ; gain = 789.227
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1986 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 10 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 988 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 988 instances

INFO: [Common 17-83] Releasing license: Synthesis
634 Infos, 413 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:04:14 . Memory (MB): peak = 1143.273 ; gain = 800.699
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1143.273 ; gain = 0.000
