$date
	Fri Oct 10 19:52:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_1x4_tb $end
$var wire 1 ! y3 $end
$var wire 1 " y2 $end
$var wire 1 # y1 $end
$var wire 1 $ y0 $end
$var reg 1 % a $end
$var reg 2 & s [1:0] $end
$scope module inst $end
$var wire 1 % a $end
$var wire 2 ' s [1:0] $end
$var wire 1 $ y0 $end
$var wire 1 # y1 $end
$var wire 1 " y2 $end
$var wire 1 ! y3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
1%
1$
0#
0"
0!
$end
#5
0$
1#
b1 &
b1 '
#10
0#
1"
b10 &
b10 '
#15
0"
1!
b11 &
b11 '
#20
