INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/poker_types.svh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/game_logic/src/hand_comparator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_comparator
INFO: [VRFC 10-311] analyzing module hand_eval_5card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/game_logic/sim/hand_eval_5card_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_eval_5card_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/game_logic/sim/deck_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deck_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/sidra/Documents/GitHub/Poker/game_logic/sim/hand_comparator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hand_comparator_tb
