5 15 fd81 3 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (generate6.vcd) 2 -o (generate6.cdd) 2 -v (generate6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate6.v 1 25 1 
3 1 main.u$0 "main.u$0" 0 generate6.v 16 23 1 
3 1 main.U[0] "main.U[0]" 0 generate6.v 6 13 1 
2 1 8 8 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 V
1 i 3 4 30c0009 1 0 31 0 32 17 0 0 0 0 0 0
1 a 2 7 107000f 1 0 1 0 2 17 0 3 0 0 0 0
4 1 1 0 0 1
3 1 main.U[0].V "main.U[0].V" 0 generate6.v 8 12 1 
2 2 9 9 110014 1 0 21004 0 0 2 16 0 0
2 3 9 9 d000d 0 1 1410 0 0 2 1 a
2 4 9 9 d0014 1 37 16 2 3
2 5 10 10 e000f 1 0 1008 0 0 32 48 a 0
2 6 10 10 d000f 2 2c 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 11 11 110011 1 1 1004 0 0 32 1 i
2 8 11 11 d000d 0 1 1410 0 0 2 1 a
2 9 11 11 d0011 1 37 6 7 8
4 4 11 6 6 4
4 6 0 9 0 4
4 9 0 0 0 4
3 1 main.U[2] "main.U[2]" 0 generate6.v 6 13 1 
2 10 8 8 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 V
1 i 5 4 30c0009 1 0 31 0 32 17 2 0 0 2 0 0
1 a 4 7 107000f 1 0 1 0 2 17 0 3 0 2 0 0
4 10 1 0 0 10
3 1 main.U[2].V "main.U[2].V" 0 generate6.v 8 12 1 
2 11 9 9 110014 1 0 21004 0 0 2 16 0 0
2 12 9 9 d000d 0 1 1410 0 0 2 1 a
2 13 9 9 d0014 1 37 16 11 12
2 14 10 10 e000f 1 0 1008 0 0 32 48 a 0
2 15 10 10 d000f 2 2c 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 11 11 110011 1 1 1008 0 0 32 1 i
2 17 11 11 d000d 0 1 1410 0 0 2 1 a
2 18 11 11 d0011 1 37 1a 16 17
4 13 11 15 15 13
4 15 0 18 0 13
4 18 0 0 0 13
