\hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}{}\section{A\+P\+B1 Peripheral Clock Enable Disable Status}
\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}\index{A\+P\+B1 Peripheral Clock Enable Disable Status@{A\+P\+B1 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+P\+B1 peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaf6090239db6a8a6917b3f3accea15ed0}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M3\+EN}))  != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_gaf40a1f6a134b09aaa211ad159e613d1a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M14\+EN})) != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga9b26aff2638d1e0613b0ce0530f0cd48}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN}))  != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga7570e5654fd61b44dabe0546e524c906}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN}))  != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga850f4fd113303ed7322577ad023cf748}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN}))   != R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga50f8e043a42eaf534c1efa2477078c0a}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M3\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M3\+EN}))  == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga89072bbdf8efacb3d243c50711f60766}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M14\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gaca040bd66d4a54d4d9e9b261c8102799}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+T\+I\+M14\+EN})) == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga21d4e081c859ddccd4492343743bb245}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+W\+W\+D\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+W\+W\+D\+G\+EN}))  == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga8868ab331b4bb14a1d5cc55c9133e4de}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+I2\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+I2\+C1\+EN}))  == R\+E\+S\+ET)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}\label{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status_ga1019fdeb30eb4bcb23a0bea2278a94a2}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+P\+W\+R\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}()~((R\+CC-\/$>$A\+P\+B1\+E\+NR \& (\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{R\+C\+C\+\_\+\+A\+P\+B1\+E\+N\+R\+\_\+\+P\+W\+R\+EN}))   == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Get the enable or disable status of the A\+P\+B1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
