// Seed: 666900942
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input  wire id_1
);
  assign id_0 = ~id_1;
  assign module_1[1] = -1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_3.id_6 = 0;
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_3[1] = id_5;
endmodule
module module_3 #(
    parameter id_4 = 32'd40,
    parameter id_9 = 32'd71
) (
    input supply0 id_0
    , id_11,
    output wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri0 _id_4,
    output wor id_5,
    input tri id_6,
    output tri1 id_7
    , id_12,
    output tri1 id_8,
    input wire _id_9
);
  wire id_13;
  ;
  logic [7:0] id_14;
  always @(posedge 1)
    if ("") begin : LABEL_0
      id_11 = id_14[-1 : id_4] - id_13;
    end
  assign id_5 = id_3;
  module_2 modCall_1 (
      id_13,
      id_13,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13
  );
  logic [1 : id_9] id_15;
  ;
endmodule
