// Seed: 158849904
module module_0 (
    input uwire id_0,
    input wire id_1,
    input uwire id_2,
    input wand id_3,
    output supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7,
    output tri1 id_8,
    output wand id_9,
    input wor id_10,
    input uwire id_11,
    input tri id_12
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_14 = 32'd57,
    parameter id_15 = 32'd65,
    parameter id_20 = 32'd47
) (
    input tri id_0,
    input supply1 id_1
    , id_17,
    output supply0 id_2,
    input tri id_3,
    output wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    input tri1 id_8,
    input uwire id_9,
    input wand id_10,
    output tri1 id_11,
    inout tri1 id_12,
    output wor id_13,
    output uwire _id_14,
    input wand _id_15
    , id_18
);
  logic [id_15  ==  id_14 : -1 'b0] id_19 = -1, _id_20 (.id_0(1));
  parameter id_21 = -1'b0;
  wire id_22;
  wire [id_20 : -1] id_23;
  logic id_24 = id_18;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_8,
      id_11,
      id_3,
      id_6,
      id_12,
      id_12,
      id_4,
      id_12,
      id_12,
      id_9
  );
  assign modCall_1.id_3 = 0;
  id_25 :
  assert property (@(posedge id_9) id_23)
  else $clog2(4);
  ;
  logic id_26;
  wire  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ;
endmodule
