# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do task3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/pratik/Pratik\ IMP\ documents/COEP/College/TY/CLPD/quartus/self/20.global\ task {G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/task3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:58 on Jan 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task" G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/task3.v 
# -- Compiling module task3
# 
# Top level modules:
# 	task3
# End time: 14:10:58 on Jan 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/pratik/Pratik\ IMP\ documents/COEP/College/TY/CLPD/quartus/self/20.global\ task {G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:58 on Jan 09,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task" G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:10:58 on Jan 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 14:10:59 on Jan 09,2024
# Loading work.tb
# Loading work.task3
# ** Error: (vsim-3033) G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/task3.v(7): Instantiation of 'display' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb/u0 File: G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/task3.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/18.0/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/simulation/modelsim/rtl_work
#             G:/pratik/Pratik IMP documents/COEP/College/TY/CLPD/quartus/self/20.global task/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./task3_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 14:11:30 on Jan 09,2024, Elapsed time: 0:00:31
# Errors: 1, Warnings: 0
