{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712249286451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712249286451 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 19:48:06 2024 " "Processing started: Thu Apr 04 19:48:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712249286451 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712249286451 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RS_trigger -c RS_trigger " "Command: quartus_map --read_settings_files=on --write_settings_files=off RS_trigger -c RS_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712249286451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712249286740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rs_trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RS_trigger " "Found entity 1: RS_trigger" {  } { { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712249286776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712249286776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Lab4/RS_trigger/lpm_decode0.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712249287097 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Lab4/RS_trigger/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712249287097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712249287097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RS_trigger " "Elaborating entity \"RS_trigger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1712249287132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst1 " "Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst1\"" {  } { { "RS_trigger.bdf" "inst1" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 208 624 752 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712249287147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "D:/CODING/CADWork/Lab4/RS_trigger/lpm_decode0.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712249287177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Lab4/RS_trigger/lpm_decode0.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712249287178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712249287179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712249287179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712249287179 ""}  } { { "lpm_decode0.vhd" "" { Text "D:/CODING/CADWork/Lab4/RS_trigger/lpm_decode0.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1712249287179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "D:/CODING/CADWork/Lab4/RS_trigger/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712249287233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712249287233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Elaborating entity \"decode_c8f\" for hierarchy \"lpm_decode0:inst1\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "d:/quatrus/qua/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1712249287234 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst2 inst2~_emulated inst2~1 " "Register \"inst2\" is converted into an equivalent circuit using register \"inst2~_emulated\" and latch \"inst2~1\"" {  } { { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 328 1160 1224 408 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1712249287480 "|RS_trigger|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1712249287480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1712249287597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1712249287597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1712249287620 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1712249287620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1712249287620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1712249287620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712249287635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 19:48:07 2024 " "Processing ended: Thu Apr 04 19:48:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712249287635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712249287635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712249287635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712249287635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712249288565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712249288565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 19:48:08 2024 " "Processing started: Thu Apr 04 19:48:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712249288565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1712249288565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RS_trigger -c RS_trigger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RS_trigger -c RS_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1712249288566 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1712249288637 ""}
{ "Info" "0" "" "Project  = RS_trigger" {  } {  } 0 0 "Project  = RS_trigger" 0 0 "Fitter" 0 0 1712249288637 ""}
{ "Info" "0" "" "Revision = RS_trigger" {  } {  } 0 0 "Revision = RS_trigger" 0 0 "Fitter" 0 0 1712249288637 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1712249288697 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RS_trigger EP2C5Q208C8 " "Selected device EP2C5Q208C8 for design \"RS_trigger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1712249288704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712249288723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1712249288723 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1712249288754 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1712249288762 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Device EP2C5Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712249288885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Device EP2C8Q208C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712249288885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Device EP2C8Q208I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1712249288885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1712249288885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712249288886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712249288886 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1712249288886 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1712249288886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RS " "Pin RS not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { RS } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 344 1280 1456 360 "RS" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Pin R not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { R } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 496 984 1160 512 "R" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S " "Pin S not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { S } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 208 992 1168 224 "S" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Pin S1 not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { S1 } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 176 792 968 192 "S1" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Pin S2 not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { S2 } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 144 872 1048 160 "S2" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Pin x\[1\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[1] } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 352 400 568 368 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Pin x\[3\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[3] } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 352 400 568 368 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Pin x\[0\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[0] } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 352 400 568 368 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Pin x\[2\] not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { x[2] } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 352 400 568 368 "x" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PRM " "Pin PRM not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { PRM } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 248 1024 1192 264 "PRM" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PRM } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Pin CLR not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { CLR } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 456 1024 1192 472 "CLR" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quatrus/qua/quartus/bin64/pin_planner.ppl" { Clk } } } { "RS_trigger.bdf" "" { Schematic "D:/CODING/CADWork/Lab4/RS_trigger/RS_trigger.bdf" { { 360 992 1160 376 "Clk" "" } } } } { "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quatrus/qua/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1712249288905 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1712249288905 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1712249288973 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RS_trigger.sdc " "Synopsys Design Constraints File file not found: 'RS_trigger.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1712249288973 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1712249288974 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1712249288975 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1712249288980 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712249288980 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1712249288980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712249288981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1712249288981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1712249288981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1712249288981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1712249288981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1712249288982 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1712249288982 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1712249288982 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 7 5 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 7 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1712249288983 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1712249288983 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1712249288983 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 32 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712249288983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712249288983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712249288983 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1712249288983 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1712249288983 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1712249288983 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712249288987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1712249289243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712249289267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1712249289271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1712249289377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712249289377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1712249289408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/CODING/CADWork/Lab4/RS_trigger/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1712249289553 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1712249289553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712249289695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1712249289697 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1712249289697 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1712249289700 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712249289702 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "5 " "Found 5 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RS 0 " "Pin \"RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712249289703 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R 0 " "Pin \"R\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712249289703 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S 0 " "Pin \"S\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712249289703 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1 0 " "Pin \"S1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712249289703 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2 0 " "Pin \"S2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1712249289703 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1712249289703 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712249289733 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1712249289738 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1712249289761 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1712249289841 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1712249289856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CODING/CADWork/Lab4/RS_trigger/output_files/RS_trigger.fit.smsg " "Generated suppressed messages file D:/CODING/CADWork/Lab4/RS_trigger/output_files/RS_trigger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1712249289895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712249289964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 19:48:09 2024 " "Processing ended: Thu Apr 04 19:48:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712249289964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712249289964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712249289964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1712249289964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1712249290739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712249290739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 19:48:10 2024 " "Processing started: Thu Apr 04 19:48:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712249290739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1712249290739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RS_trigger -c RS_trigger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RS_trigger -c RS_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1712249290739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1712249291077 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1712249291089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4549 " "Peak virtual memory: 4549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712249291245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 19:48:11 2024 " "Processing ended: Thu Apr 04 19:48:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712249291245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712249291245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712249291245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1712249291245 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1712249291797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1712249292159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 19:48:11 2024 " "Processing started: Thu Apr 04 19:48:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712249292160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712249292160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RS_trigger -c RS_trigger " "Command: quartus_sta RS_trigger -c RS_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712249292160 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1712249292242 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712249292332 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712249292355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1712249292355 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1712249292397 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RS_trigger.sdc " "Synopsys Design Constraints File file not found: 'RS_trigger.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1712249292403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1712249292403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292404 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292404 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1712249292405 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1712249292413 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712249292418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.567 " "Worst-case setup slack is -0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567        -0.567 Clk  " "   -0.567        -0.567 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712249292420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.301 " "Worst-case hold slack is 1.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301         0.000 Clk  " "    1.301         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712249292421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712249292423 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712249292424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941        -3.425 Clk  " "   -1.941        -3.425 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712249292426 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1712249292436 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1712249292438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.480 " "Worst-case setup slack is 0.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480         0.000 Clk  " "    0.480         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712249292445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 Clk  " "    0.400         0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712249292446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712249292447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1712249292448 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1712249292448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -2.380 Clk  " "   -1.380        -2.380 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1712249292449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1712249292449 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1712249292457 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712249292467 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1712249292467 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4533 " "Peak virtual memory: 4533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712249292491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 19:48:12 2024 " "Processing ended: Thu Apr 04 19:48:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712249292491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712249292491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712249292491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712249292491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712249293328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712249293329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 19:48:13 2024 " "Processing started: Thu Apr 04 19:48:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712249293329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712249293329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off RS_trigger -c RS_trigger " "Command: quartus_eda --read_settings_files=off --write_settings_files=off RS_trigger -c RS_trigger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712249293329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RS_trigger.vo D:/CODING/CADWork/Lab4/RS_trigger/simulation/modelsim/ simulation " "Generated file RS_trigger.vo in folder \"D:/CODING/CADWork/Lab4/RS_trigger/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1712249293554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4521 " "Peak virtual memory: 4521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712249293576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 19:48:13 2024 " "Processing ended: Thu Apr 04 19:48:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712249293576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712249293576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712249293576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712249293576 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712249294189 ""}
