
---------- Begin Simulation Statistics ----------
final_tick                                 2006887500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 128557                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727908                       # Number of bytes of host memory used
host_op_rate                                   236472                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.77                       # Real time elapsed on the host
host_tick_rate                               67413707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827080                       # Number of instructions simulated
sim_ops                                       7039703                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002007                       # Number of seconds simulated
sim_ticks                                  2006887500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5085858                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3573524                       # number of cc regfile writes
system.cpu.committedInsts                     3827080                       # Number of Instructions Simulated
system.cpu.committedOps                       7039703                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.048783                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.048783                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    215408                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142656                       # number of floating regfile writes
system.cpu.idleCycles                          131844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83493                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   978986                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.283714                       # Inst execution rate
system.cpu.iew.exec_refs                      1560751                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     483609                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  378689                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1215823                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                232                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8381                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               618098                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10323916                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            171466                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9166316                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4358                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 96839                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  79861                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                102468                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            342                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46420                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37073                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12913886                       # num instructions consuming a value
system.cpu.iew.wb_count                       9056673                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532272                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6873694                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.256397                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9114884                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15156419                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8733208                       # number of integer regfile writes
system.cpu.ipc                               0.953486                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.953486                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            181720      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6843146     73.28%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20587      0.22%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631992      6.77%     82.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1300      0.01%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31292      0.34%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12004      0.13%     82.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8653      0.09%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             528      0.01%     82.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             205      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026433     10.99%     93.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              447185      4.79%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76873      0.82%     99.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          52170      0.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9337782                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  225728                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              433756                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       194306                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             352386                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      139617                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014952                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  112066     80.27%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    438      0.31%     80.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     48      0.03%     80.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    79      0.06%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3571      2.56%     83.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4948      3.54%     86.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12714      9.11%     95.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5753      4.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9069951                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22281425                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8862367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13256038                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10321241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9337782                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2675                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3284207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18068                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2460                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4185166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3881932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.405447                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.372200                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1391681     35.85%     35.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              320639      8.26%     44.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              466504     12.02%     56.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              448843     11.56%     67.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              401552     10.34%     78.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309120      7.96%     86.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              290812      7.49%     93.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              181322      4.67%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               71459      1.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3881932                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.326433                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223281                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           154382                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1215823                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              618098                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3395510                       # number of misc regfile reads
system.cpu.numCycles                          4013776                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           39                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        28719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            8                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        58463                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              8                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           10                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2811                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9695                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9695                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9695                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       309632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       309632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  309632                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4828                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4828    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4828                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5922500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25573500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20350                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22520                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             724                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14317                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        17588                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        70618                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 88206                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       739456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2958080                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                3697536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              46                       # Total snoops (count)
system.tol2bus.snoopTraffic                       640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            29790                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000436                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  29777     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              29790                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57262500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          35565499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9049999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4275                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                20639                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24914                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4275                       # number of overall hits
system.l2.overall_hits::.cpu.data               20639                       # number of overall hits
system.l2.overall_hits::total                   24914                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3071                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1759                       # number of overall misses
system.l2.overall_misses::.cpu.data              3071                       # number of overall misses
system.l2.overall_misses::total                  4830                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    140105500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    234113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        374218500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    140105500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    234113000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       374218500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             6034                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            23710                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                29744                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            6034                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           23710                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               29744                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.291515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.129523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.291515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.129523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79650.653781                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76233.474438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77477.950311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79650.653781                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76233.474438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77477.950311                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  10                       # number of writebacks
system.l2.writebacks::total                        10                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4829                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4829                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    122525500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    203318500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    325844000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    122525500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    203318500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    325844000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.291515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.129481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.291515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.129481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162352                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69656.338829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66227.524430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67476.496169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69656.338829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66227.524430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67476.496169                       # average overall mshr miss latency
system.l2.replacements                             46                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22510                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22510                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22510                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22510                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         5518                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5518                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         5518                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5518                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6582                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    212206500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     212206500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.299265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.299265                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75491.462113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75491.462113                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    184096500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    184096500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.299265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.299265                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65491.462113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65491.462113                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4275                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1759                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1759                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    140105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140105500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         6034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.291515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.291515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79650.653781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79650.653781                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1759                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    122525500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    122525500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.291515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.291515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69656.338829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69656.338829                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21906500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21906500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        14317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14317                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.018160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.018160                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84255.769231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84255.769231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19222000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.018090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.018090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74216.216216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74216.216216                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3661.584282                       # Cycle average of tags in use
system.l2.tags.total_refs                       58455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4833                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.094972                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.883473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1412.756886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2246.943924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.086228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.223485                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.292175                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    121749                       # Number of tag accesses
system.l2.tags.data_accesses                   121749                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples        10.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3069.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000601000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4828                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       10                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   10                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  308992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    153.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2006810000                       # Total gap between requests
system.mem_ctrls.avgGap                     414801.57                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       196416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 56062933.273539252579                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97870956.892202481627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1758                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3070                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           10                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     50240250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     77444000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28578.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25226.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       196480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        308992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1758                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         3070                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4828                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           10                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            10                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     56062933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     97902847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        153965780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     56062933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     56062933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       318902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          318902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       318902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     56062933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     97902847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       154284682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4827                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          270                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                37178000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              24135000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          127684250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7702.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26452.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3944                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   351.926437                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   225.668789                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   317.222460                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          233     26.78%     26.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          198     22.76%     49.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          117     13.45%     62.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           73      8.39%     71.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           72      8.28%     79.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           33      3.79%     83.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           35      4.02%     87.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      2.53%     90.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           87     10.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          870                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                308928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              153.933890                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2798880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1457280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14408520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    264058770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    548279520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     988965450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   492.785694                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1422795500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    517272000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3505740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1844370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       20056260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 157962480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    294479100                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    522662400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1000510350                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   498.538334                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1355976250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    584091250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  79861                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1032979                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  522653                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            795                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1526545                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                719099                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10905119                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   529                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 226884                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  49148                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 341427                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31463                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14773906                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29414223                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18392857                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    253033                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9882765                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4891135                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1205796                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       908612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           908612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       908612                       # number of overall hits
system.cpu.icache.overall_hits::total          908612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         7237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         7237                       # number of overall misses
system.cpu.icache.overall_misses::total          7237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    250912999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250912999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250912999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250912999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       915849                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       915849                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       915849                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       915849                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007902                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007902                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007902                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007902                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34670.857952                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34670.857952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34670.857952                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34670.857952                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5521                       # number of writebacks
system.cpu.icache.writebacks::total              5521                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1203                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1203                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1203                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1203                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         6034                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6034                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6034                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6034                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    194251999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    194251999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    194251999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    194251999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32192.906695                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32192.906695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32192.906695                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32192.906695                       # average overall mshr miss latency
system.cpu.icache.replacements                   5521                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       908612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          908612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         7237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250912999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250912999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       915849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       915849                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34670.857952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34670.857952                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1203                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6034                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    194251999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    194251999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32192.906695                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32192.906695                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.722272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              914645                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6033                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            151.606995                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.722272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.987739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.987739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3669429                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3669429                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       82361                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  422812                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1123                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 342                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 254889                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  587                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    160                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080439                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      484322                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           347                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           254                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      916214                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           522                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   906183                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1218337                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1386094                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                291457                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  79861                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               693699                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4110                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11210981                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 18754                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13241259                       # The number of ROB reads
system.cpu.rob.writes                        20935858                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1278943                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1278943                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1286704                       # number of overall hits
system.cpu.dcache.overall_hits::total         1286704                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        73686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          73686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        74299                       # number of overall misses
system.cpu.dcache.overall_misses::total         74299                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1013603992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1013603992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1013603992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1013603992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1352629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1352629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1361003                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1361003                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13755.720110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13755.720110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13642.229263                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13642.229263                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2164                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               212                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.207547                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22510                       # number of writebacks
system.cpu.dcache.writebacks::total             22510                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        50411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        50411                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        50411                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        50411                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        23275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23275                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        23710                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        23710                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    482777993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    482777993                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    488069493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    488069493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017207                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017207                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017421                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20742.341267                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20742.341267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20584.963855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20584.963855                       # average overall mshr miss latency
system.cpu.dcache.replacements                  23198                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       924428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          924428                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    707891000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    707891000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       988716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       988716                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11011.246267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11011.246267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        50405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        50405                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13883                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    186647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    186647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014041                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13444.320392                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13444.320392                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354515                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9398                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    305712992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    305712992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363913                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32529.579911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32529.579911                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    296130493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    296130493                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31530.078045                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31530.078045                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7761                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7761                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          613                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          613                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8374                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.073203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.073203                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          435                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          435                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5291500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5291500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051947                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051947                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12164.367816                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12164.367816                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           498.297277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1310414                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             23710                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.268410                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   498.297277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.973237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.973237                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5467722                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5467722                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2006887500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1373908                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1200741                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80496                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               743488                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  737175                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.150894                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40906                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11075                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4257                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          757                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3203283                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             76821                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3434122                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.049928                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.661851                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1428708     41.60%     41.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          651515     18.97%     60.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          308491      8.98%     69.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325763      9.49%     79.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          152267      4.43%     83.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68451      1.99%     85.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           49643      1.45%     86.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49536      1.44%     88.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          399748     11.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3434122                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827080                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039703                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156220                       # Number of memory references committed
system.cpu.commit.loads                        793011                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810890                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6819984                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29685                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138426      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5099955     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20125      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765253     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343612      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039703                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        399748                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827080                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039703                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1085594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6637467                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1373908                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             789156                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2709987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  167670                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  326                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2136                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    915849                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29902                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3881932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.045120                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.461422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1938670     49.94%     49.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84782      2.18%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   150199      3.87%     55.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165457      4.26%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   121543      3.13%     63.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151117      3.89%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   137312      3.54%     70.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189048      4.87%     75.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   943804     24.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3881932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.342298                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.653672                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
