version 3
C:/Documents and Settings/SL2aluno/Desktop/Nosso/TrabalhoFinalSL2/killme.vf
killme
VERILOG
VERILOG
C:/Documents and Settings/SL2aluno/Desktop/Nosso/TrabalhoFinalSL2/TestBenchWaveFormKillme.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLK
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A_Q
CLK
B_Q
CLK
CA
CLK
CB
CLK
CC
CLK
CD
CLK
CPC
CLK
C_Q
CLK
C_TMP
CLK
D_Q
CLK
Data_Bus
CLK
IA
CLK
IB
CLK
IC
CLK
ID
CLK
INTR
CLK
QALU
CLK
QF
CLK
QIR
CLK
Q_PC
CLK
RBus
CLK
RC
CLK
RDAND
CLK
RDOR
CLK
Reset
CLK
ZA
CLK
ZB
CLK
ZC
CLK
ZD
CLK
ZSP
CLK
ZTMP
CLK
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
A_Q_DIFF
B_Q_DIFF
C_Q_DIFF
D_Q_DIFF
QALU_DIFF
QF_DIFF
QIR_DIFF
Q_PC_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
CLK
CA
CB
CC
CD
CPC
C_TMP
IA
IB
IC
ID
INTR
RBus
RC
RDAND
RDOR
Reset
ZA
ZB
ZC
ZD
ZSP
ZTMP
A_Q
B_Q
C_Q
D_Q
QALU
QF
QIR
Q_PC
Data_Bus
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
