{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769729332024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769729332039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 17:28:51 2026 " "Processing started: Thu Jan 29 17:28:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769729332039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729332039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729332039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769729334672 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769729334672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab0.v 1 1 " "Found 1 design units, including 1 entities, in source file minilab0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab0 " "Found entity 1: Minilab0" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729344609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729344609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac.sv 1 1 " "Found 1 design units, including 1 entities, in source file mac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "mac.sv" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729345115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729345115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "fifo.sv" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/fifo.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729345577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729345577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mult_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT_IP " "Found entity 1: LPM_MULT_IP" {  } { { "LPM_MULT_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_MULT_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729345957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729345957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_sub_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_ADD_SUB_IP " "Found entity 1: LPM_ADD_SUB_IP" {  } { { "LPM_ADD_SUB_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_ADD_SUB_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729346330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729346330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "FIFO_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729346711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729346711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Minilab0 " "Elaborating entity \"Minilab0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769729346871 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result Minilab0.v(63) " "Verilog HDL or VHDL warning at Minilab0.v(63): object \"result\" assigned a value but never read" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769729346900 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Minilab0.v(135) " "Verilog HDL assignment warning at Minilab0.v(135): truncated value with size 32 to match size of target (8)" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769729346900 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Minilab0.v(136) " "Verilog HDL assignment warning at Minilab0.v(136): truncated value with size 32 to match size of target (8)" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769729346900 "|Minilab0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j Minilab0.v(119) " "Verilog HDL Always Construct warning at Minilab0.v(119): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769729346901 "|Minilab0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\]\[0\] Minilab0.v(119) " "Inferred latch for \"datain\[1\]\[0\]\" at Minilab0.v(119)" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729346903 "|Minilab0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_IP FIFO_IP:fifo_gen\[0\].input_fifo " "Elaborating entity \"FIFO_IP\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\"" {  } { { "Minilab0.v" "fifo_gen\[0\].input_fifo" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729347509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\"" {  } { { "FIFO_IP.v" "dcfifo_component" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_IP.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729348698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\"" {  } { { "FIFO_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_IP.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729348956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729348963 ""}  } { { "FIFO_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/FIFO_IP.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729348963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hfr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hfr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hfr1 " "Found entity 1: dcfifo_hfr1" {  } { { "db/dcfifo_hfr1.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 37 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729349378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729349378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hfr1 FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated " "Elaborating entity \"dcfifo_hfr1\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729349394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_au6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_au6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_au6 " "Found entity 1: a_graycounter_au6" {  } { { "db/a_graycounter_au6.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/a_graycounter_au6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729350150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729350150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_au6 FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|a_graycounter_au6:rdptr_g1p " "Elaborating entity \"a_graycounter_au6\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|a_graycounter_au6:rdptr_g1p\"" {  } { { "db/dcfifo_hfr1.tdf" "rdptr_g1p" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729350166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6cc " "Found entity 1: a_graycounter_6cc" {  } { { "db/a_graycounter_6cc.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/a_graycounter_6cc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729350958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729350958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6cc FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|a_graycounter_6cc:wrptr_g1p " "Elaborating entity \"a_graycounter_6cc\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|a_graycounter_6cc:wrptr_g1p\"" {  } { { "db/dcfifo_hfr1.tdf" "wrptr_g1p" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729350973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2d1 " "Found entity 1: altsyncram_u2d1" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/altsyncram_u2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729351703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729351703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u2d1 FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|altsyncram_u2d1:fifo_ram " "Elaborating entity \"altsyncram_u2d1\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|altsyncram_u2d1:fifo_ram\"" {  } { { "db/dcfifo_hfr1.tdf" "fifo_ram" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729351720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rnl " "Found entity 1: alt_synch_pipe_rnl" {  } { { "db/alt_synch_pipe_rnl.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_rnl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729352607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729352607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rnl FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rnl\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\"" {  } { { "db/dcfifo_hfr1.tdf" "rs_dgwp" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729352622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_cd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_cd9 " "Found entity 1: dffpipe_cd9" {  } { { "db/dffpipe_cd9.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dffpipe_cd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729353364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729353364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_cd9 FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe10 " "Elaborating entity \"dffpipe_cd9\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_rnl:rs_dgwp\|dffpipe_cd9:dffpipe10\"" {  } { { "db/alt_synch_pipe_rnl.tdf" "dffpipe10" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_rnl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729353380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_snl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_snl " "Found entity 1: alt_synch_pipe_snl" {  } { { "db/alt_synch_pipe_snl.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_snl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729354103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729354103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_snl FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_snl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_snl\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\"" {  } { { "db/dcfifo_hfr1.tdf" "ws_dgrp" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729354119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_dd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_dd9 " "Found entity 1: dffpipe_dd9" {  } { { "db/dffpipe_dd9.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dffpipe_dd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729354837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729354837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_dd9 FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_dd9:dffpipe13 " "Elaborating entity \"dffpipe_dd9\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|alt_synch_pipe_snl:ws_dgrp\|dffpipe_dd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_snl.tdf" "dffpipe13" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/alt_synch_pipe_snl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729354854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/cmpr_su5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729355555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729355555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|cmpr_su5:rdempty_eq_comp " "Elaborating entity \"cmpr_su5\" for hierarchy \"FIFO_IP:fifo_gen\[0\].input_fifo\|dcfifo:dcfifo_component\|dcfifo_hfr1:auto_generated\|cmpr_su5:rdempty_eq_comp\"" {  } { { "db/dcfifo_hfr1.tdf" "rdempty_eq_comp" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/dcfifo_hfr1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729355570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mac_ip.sv 1 1 " "Using design file mac_ip.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAC_IP " "Found entity 1: MAC_IP" {  } { { "mac_ip.sv" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac_ip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729356373 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1769729356373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAC_IP MAC_IP:mac " "Elaborating entity \"MAC_IP\" for hierarchy \"MAC_IP:mac\"" {  } { { "Minilab0.v" "mac" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729356385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT_IP MAC_IP:mac\|LPM_MULT_IP:theMult " "Elaborating entity \"LPM_MULT_IP\" for hierarchy \"MAC_IP:mac\|LPM_MULT_IP:theMult\"" {  } { { "mac_ip.sv" "theMult" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac_ip.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729356690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component\"" {  } { { "LPM_MULT_IP.v" "lpm_mult_component" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_MULT_IP.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729357134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component\"" {  } { { "LPM_MULT_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_MULT_IP.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729357351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729357351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729357351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729357351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729357351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729357351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 24 " "Parameter \"lpm_widthp\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729357351 ""}  } { { "LPM_MULT_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_MULT_IP.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729357351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d5n " "Found entity 1: mult_d5n" {  } { { "db/mult_d5n.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/mult_d5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729357718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729357718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_d5n MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component\|mult_d5n:auto_generated " "Elaborating entity \"mult_d5n\" for hierarchy \"MAC_IP:mac\|LPM_MULT_IP:theMult\|lpm_mult:lpm_mult_component\|mult_d5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729357735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB_IP MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder " "Elaborating entity \"LPM_ADD_SUB_IP\" for hierarchy \"MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\"" {  } { { "mac_ip.sv" "theAdder" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/mac_ip.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729358108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "LPM_ADD_SUB_IP.v" "LPM_ADD_SUB_component" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_ADD_SUB_IP.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729358561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "LPM_ADD_SUB_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_ADD_SUB_IP.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729358787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729358787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729358787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729358787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729358787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729358787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1769729358787 ""}  } { { "LPM_ADD_SUB_IP.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/LPM_ADD_SUB_IP.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1769729358787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5gk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5gk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5gk " "Found entity 1: add_sub_5gk" {  } { { "db/add_sub_5gk.tdf" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/db/add_sub_5gk.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769729359171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729359171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5gk MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5gk:auto_generated " "Elaborating entity \"add_sub_5gk\" for hierarchy \"MAC_IP:mac\|LPM_ADD_SUB_IP:theAdder\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_5gk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729359187 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1769729362291 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769729362416 "|Minilab0|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769729362416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769729362591 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769729365465 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769729365465 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Minilab0.v" "" { Text "I:/Desktop/ACADEMIC_CLASSES/ECE554/DE1-SoC_v.5.1.1_HWrevF_SystemCD/Tools/SystemBuilder/CodeGenerated/DE1_SOC/Minilab0/Minilab0.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1769729368010 "|Minilab0|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1769729368010 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "313 " "Implemented 313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769729368021 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769729368021 ""} { "Info" "ICUT_CUT_TM_LCELLS" "226 " "Implemented 226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769729368021 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1769729368021 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1769729368021 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769729368021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769729368374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 29 17:29:28 2026 " "Processing ended: Thu Jan 29 17:29:28 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769729368374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769729368374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769729368374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769729368374 ""}
