Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Diego/Desktop/Arquitectura/Procesador1/Procesador_TB_isim_beh.exe -prj C:/Users/Diego/Desktop/Arquitectura/Procesador1/Procesador_TB_beh.prj work.Procesador_TB 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/suma.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/RF.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/PC.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/nPC.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/IM.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/CU.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/ALU.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/Procesador.vhd" into library work
Parsing VHDL file "C:/Users/Diego/Desktop/Arquitectura/Procesador1/Procesador_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity nPC [npc_default]
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity suma [suma_default]
Compiling architecture behavioral of entity IM [im_default]
Compiling architecture behavioral of entity CU [cu_default]
Compiling architecture behavioral of entity RF [rf_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity Procesador [procesador_default]
Compiling architecture behavior of entity procesador_tb
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 22 VHDL Units
Built simulation executable C:/Users/Diego/Desktop/Arquitectura/Procesador1/Procesador_TB_isim_beh.exe
Fuse Memory Usage: 32832 KB
Fuse CPU Usage: 1234 ms
