

================================================================
== Vitis HLS Report for 'ddrBenchmark'
================================================================
* Date:           Sun Mar  5 13:46:53 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        MemBench
* Solution:       ddrbench_sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+-----------+----------+-----+-----+---------+
        |                |             |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------+-------------+---------+---------+-----------+----------+-----+-----+---------+
        |entry_proc_U0   |entry_proc   |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |runBench_U0     |runBench     |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        |countCycles_U0  |countCycles  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +----------------+-------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     14|    -|
|FIFO             |        -|    -|     198|    136|    -|
|Instance         |        0|    -|    2921|   4830|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    3121|   4998|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       2|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+------+------+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------+---------------+---------+----+------+------+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|   221|   362|    0|
    |countCycles_U0   |countCycles    |        0|   0|   203|   225|    0|
    |entry_proc_U0    |entry_proc     |        0|   0|     3|    29|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        0|   0|  1087|  1790|    0|
    |results_m_axi_U  |results_m_axi  |        0|   0|   772|  1504|    0|
    |runBench_U0      |runBench       |        0|   0|   635|   920|    0|
    +-----------------+---------------+---------+----+------+------+-----+
    |Total            |               |        0|   0|  2921|  4830|    0|
    +-----------------+---------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |counterCmd_U  |        0|  99|   0|    -|     2|   64|      128|
    |res_c_U       |        0|  99|   0|    -|     3|   64|      192|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 198|   0|    0|     5|  128|      320|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |runBench_U0_ap_start            |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_runBench_U0_ap_ready    |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  14|           7|           7|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_runBench_U0_ap_ready    |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_runBench_U0_ap_ready    |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  2|   0|    2|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR    |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA     |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB     |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR    |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA     |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP     |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP     |  out|    2|       s_axi|       control|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  ddrBenchmark|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  ddrBenchmark|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  ddrBenchmark|  return value|
|m_axi_gmem_AWVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR       |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA        |  out|  256|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB        |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID          |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR       |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN        |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK       |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT       |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS        |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA        |   in|  256|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP        |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID          |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_results_AWVALID   |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_AWREADY   |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_AWADDR    |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_AWID      |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_AWLEN     |  out|    8|       m_axi|       results|       pointer|
|m_axi_results_AWSIZE    |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_AWBURST   |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_AWLOCK    |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_AWCACHE   |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWPROT    |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_AWQOS     |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWREGION  |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_AWUSER    |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WVALID    |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WREADY    |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_WDATA     |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_WSTRB     |  out|    8|       m_axi|       results|       pointer|
|m_axi_results_WLAST     |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WID       |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_WUSER     |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARVALID   |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARREADY   |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_ARADDR    |  out|   64|       m_axi|       results|       pointer|
|m_axi_results_ARID      |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_ARLEN     |  out|    8|       m_axi|       results|       pointer|
|m_axi_results_ARSIZE    |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_ARBURST   |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_ARLOCK    |  out|    2|       m_axi|       results|       pointer|
|m_axi_results_ARCACHE   |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARPROT    |  out|    3|       m_axi|       results|       pointer|
|m_axi_results_ARQOS     |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARREGION  |  out|    4|       m_axi|       results|       pointer|
|m_axi_results_ARUSER    |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_RVALID    |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RREADY    |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_RDATA     |   in|   64|       m_axi|       results|       pointer|
|m_axi_results_RLAST     |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RID       |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RUSER     |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_RRESP     |   in|    2|       m_axi|       results|       pointer|
|m_axi_results_BVALID    |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_BREADY    |  out|    1|       m_axi|       results|       pointer|
|m_axi_results_BRESP     |   in|    2|       m_axi|       results|       pointer|
|m_axi_results_BID       |   in|    1|       m_axi|       results|       pointer|
|m_axi_results_BUSER     |   in|    1|       m_axi|       results|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

