Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 09bcd9c3ca76468ea1abef4451d50df7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_TB_behav xil_defaultlib.CPU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.SignImm
Compiling module xil_defaultlib.ALU_Mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Mem_Mux
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_TB_behav
