;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 170
	DAT <0, <2
	DAT <0, <2
	SLT 20, @12
	SLT 721, 0
	MOV -7, <-20
	SLT #12, 20
	JMP <2, #11
	ADD 270, 60
	CMP @2, @11
	CMP @0, @2
	CMP @2, @11
	SUB @127, 106
	SUB @0, @2
	SUB #0, -0
	SUB @0, @2
	SUB -7, <-20
	CMP #12, 20
	SLT 0, @2
	SLT #12, 20
	SLT 20, @12
	SUB 12, @10
	ADD 10, 17
	DAT <0, <2
	SLT 20, @12
	MOV -7, <-20
	ADD 10, 17
	MOV -7, <-20
	DAT <0, <2
	SUB @-127, 100
	DAT <0, <2
	DAT <0, <2
	DAT <0, <2
	SUB @127, 106
	SLT #12, 20
	SLT #270, <1
	DAT <0, <2
	CMP -207, <-120
	ADD 10, 17
	CMP -207, <-120
	MOV -7, <-21
	DJN -1, @-20
	SUB @121, 102
	SPL 100, 170
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 100, 170
