{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543795732290 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543795732306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 20:08:52 2018 " "Processing started: Sun Dec 02 20:08:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543795732306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795732306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador_v1_uniciclo -c Processador_v1_uniciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795732306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543795733804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543795733804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerjk-behavior " "Found design unit 1: registerjk-behavior" {  } { { "registerjk.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752106 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerjk " "Found entity 1: registerjk" {  } { { "registerjk.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/registerjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contsinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contsinc-behavior " "Found design unit 1: contsinc-behavior" {  } { { "contsinc.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752122 ""} { "Info" "ISGN_ENTITY_NAME" "1 contsinc " "Found entity 1: contsinc" {  } { { "contsinc.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-behavior " "Found design unit 1: ULA-behavior" {  } { { "ULA.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752122 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/ULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memram-behavior " "Found design unit 1: memram-behavior" {  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752138 ""} { "Info" "ISGN_ENTITY_NAME" "1 memram " "Found entity 1: memram" {  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qandbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qandbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 QandBIT-behavior " "Found design unit 1: QandBIT-behavior" {  } { { "QAndBIT.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752138 ""} { "Info" "ISGN_ENTITY_NAME" "1 QAndBIT " "Found entity 1: QAndBIT" {  } { { "QAndBIT.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/QAndBIT.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorde16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorde16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadorde16bits-BEHAVIOR " "Found design unit 1: Somadorde16bits-BEHAVIOR" {  } { { "Somadorde16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752138 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadorde16bits " "Found entity 1: Somadorde16bits" {  } { { "Somadorde16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Somadorde16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qsll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qsll-behavior " "Found design unit 1: Qsll-behavior" {  } { { "Qsll.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752153 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qsll " "Found entity 1: Qsll" {  } { { "Qsll.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Qsll.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftesquerda.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftesquerda.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftEsquerda-BEHAVIOR " "Found design unit 1: ShiftEsquerda-BEHAVIOR" {  } { { "ShiftEsquerda.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftEsquerda " "Found entity 1: ShiftEsquerda" {  } { { "ShiftEsquerda.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/ShiftEsquerda.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal6to16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal6to16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal6To16bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal6To16bits-BEHAVIOR" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal6To16bits " "Found entity 1: ExtensordeSinal6To16bits" {  } { { "ExtensordeSinal6To16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/ExtensordeSinal6To16bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752169 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752169 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752184 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_rom2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_rom2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_ROM2-behavior " "Found design unit 1: memoria_ROM2-behavior" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752184 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_ROM2 " "Found entity 1: memoria_ROM2" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadedeControle-behavior " "Found design unit 1: UnidadedeControle-behavior" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752184 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadedeControle " "Found entity 1: UnidadedeControle" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1-Multiplexador2x1 " "Found design unit 1: Multiplexador2x1-Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1 " "Found entity 1: Multiplexador2x1" {  } { { "Multiplexador2x1.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-behavior " "Found design unit 1: DataPath-behavior" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752200 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador2x1_16bits-Multiplexador2x1_16bits " "Found design unit 1: Multiplexador2x1_16bits-Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752200 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador2x1_16bits " "Found entity 1: Multiplexador2x1_16bits" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacaodaula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operacaodaula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperacaoDaULA-BEHAVIOR " "Found design unit 1: OperacaoDaULA-BEHAVIOR" {  } { { "OperacaoDaULA.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752216 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperacaoDaULA " "Found entity 1: OperacaoDaULA" {  } { { "OperacaoDaULA.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/OperacaoDaULA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543795752216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752216 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543795752325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:G1 " "Elaborating entity \"PC\" for hierarchy \"PC:G1\"" {  } { { "DataPath.vhd" "G1" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux1 PC.vhd(30) " "VHDL Signal Declaration warning at PC.vhd(30): used explicit default value for signal \"aux1\" because signal was never assigned a value" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux2 PC.vhd(31) " "VHDL Signal Declaration warning at PC.vhd(31): used explicit default value for signal \"aux2\" because signal was never assigned a value" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pin PC.vhd(47) " "VHDL Process Statement warning at PC.vhd(47): signal \"pin\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pout PC.vhd(44) " "VHDL Process Statement warning at PC.vhd(44): inferring latch(es) for signal or variable \"pout\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ativo PC.vhd(51) " "VHDL Process Statement warning at PC.vhd(51): inferring latch(es) for signal or variable \"ativo\", which holds its previous value in one or more paths through the process" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ativo PC.vhd(51) " "Inferred latch for \"ativo\" at PC.vhd(51)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[0\] PC.vhd(44) " "Inferred latch for \"pout\[0\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[1\] PC.vhd(44) " "Inferred latch for \"pout\[1\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[2\] PC.vhd(44) " "Inferred latch for \"pout\[2\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[3\] PC.vhd(44) " "Inferred latch for \"pout\[3\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[4\] PC.vhd(44) " "Inferred latch for \"pout\[4\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[5\] PC.vhd(44) " "Inferred latch for \"pout\[5\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[6\] PC.vhd(44) " "Inferred latch for \"pout\[6\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[7\] PC.vhd(44) " "Inferred latch for \"pout\[7\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[8\] PC.vhd(44) " "Inferred latch for \"pout\[8\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[9\] PC.vhd(44) " "Inferred latch for \"pout\[9\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[10\] PC.vhd(44) " "Inferred latch for \"pout\[10\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[11\] PC.vhd(44) " "Inferred latch for \"pout\[11\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[12\] PC.vhd(44) " "Inferred latch for \"pout\[12\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[13\] PC.vhd(44) " "Inferred latch for \"pout\[13\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[14\] PC.vhd(44) " "Inferred latch for \"pout\[14\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pout\[15\] PC.vhd(44) " "Inferred latch for \"pout\[15\]\" at PC.vhd(44)" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 "|DataPath|PC:G1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contsinc PC:G1\|contsinc:G0 " "Elaborating entity \"contsinc\" for hierarchy \"PC:G1\|contsinc:G0\"" {  } { { "PC.vhd" "G0" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerjk PC:G1\|contsinc:G0\|registerjk:G0 " "Elaborating entity \"registerjk\" for hierarchy \"PC:G1\|contsinc:G0\|registerjk:G0\"" {  } { { "contsinc.vhd" "G0" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QAndBIT PC:G1\|contsinc:G0\|QAndBIT:G2 " "Elaborating entity \"QAndBIT\" for hierarchy \"PC:G1\|contsinc:G0\|QAndBIT:G2\"" {  } { { "contsinc.vhd" "G2" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/contsinc.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:G2 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:G2\"" {  } { { "DataPath.vhd" "G2" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qsll Qsll:G3 " "Elaborating entity \"Qsll\" for hierarchy \"Qsll:G3\"" {  } { { "DataPath.vhd" "G3" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_ROM2 memoria_ROM2:G4 " "Elaborating entity \"memoria_ROM2\" for hierarchy \"memoria_ROM2:G4\"" {  } { { "DataPath.vhd" "G4" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795752356 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ROM\[7..65535\] memoria_rom2.vhd(23) " "Using initial value X (don't care) for net \"ROM\[7..65535\]\" at memoria_rom2.vhd(23)" {  } { { "memoria_rom2.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memoria_rom2.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795780556 "|DataPath|memoria_ROM2:G4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadedeControle UnidadedeControle:G5 " "Elaborating entity \"UnidadedeControle\" for hierarchy \"UnidadedeControle:G5\"" {  } { { "DataPath.vhd" "G5" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787465 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regdest UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"regdest\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787468 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "origalu UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"origalu\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787468 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memparareg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"memparareg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787468 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevereg UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevereg\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787468 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"lemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "escrevemem UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"escrevemem\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "branch UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"branch\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluSRC UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"aluSRC\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump UnidadedeControle.vhd(23) " "VHDL Process Statement warning at UnidadedeControle.vhd(23): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump UnidadedeControle.vhd(23) " "Inferred latch for \"jump\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSRC UnidadedeControle.vhd(23) " "Inferred latch for \"aluSRC\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch UnidadedeControle.vhd(23) " "Inferred latch for \"branch\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevemem UnidadedeControle.vhd(23) " "Inferred latch for \"escrevemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lemem UnidadedeControle.vhd(23) " "Inferred latch for \"lemem\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "escrevereg UnidadedeControle.vhd(23) " "Inferred latch for \"escrevereg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memparareg UnidadedeControle.vhd(23) " "Inferred latch for \"memparareg\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[0\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[0\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[1\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[1\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787469 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[2\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[2\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787470 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "origalu\[3\] UnidadedeControle.vhd(23) " "Inferred latch for \"origalu\[3\]\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787470 "|DataPath|UnidadedeControle:G5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest UnidadedeControle.vhd(23) " "Inferred latch for \"regdest\" at UnidadedeControle.vhd(23)" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787470 "|DataPath|UnidadedeControle:G5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1 Multiplexador2x1:G6 " "Elaborating entity \"Multiplexador2x1\" for hierarchy \"Multiplexador2x1:G6\"" {  } { { "DataPath.vhd" "G6" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:G7 " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:G7\"" {  } { { "DataPath.vhd" "G7" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787475 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Reg BancoRegistradores.vhd(33) " "VHDL Process Statement warning at BancoRegistradores.vhd(33): inferring latch(es) for signal or variable \"Reg\", which holds its previous value in one or more paths through the process" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787477 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[0\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[0\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787477 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[1\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[1\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787477 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[2\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[2\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[3\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[3\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[4\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[4\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[5\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[5\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[6\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[6\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[7\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[7\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[8\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[8\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[9\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[9\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[10\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[10\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[11\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[11\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[12\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[12\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[13\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[13\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[14\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[14\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[7\]\[15\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[7\]\[15\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[0\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[0\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[1\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[1\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787478 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[2\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[2\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[3\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[3\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[4\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[4\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[5\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[5\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[6\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[6\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[7\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[7\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[8\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[8\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[9\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[9\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[10\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[10\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[11\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[11\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[12\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[12\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[13\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[13\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[14\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[14\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[6\]\[15\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[6\]\[15\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[0\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[0\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[1\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[1\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[2\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[2\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[3\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[3\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[4\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[4\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787479 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[5\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[5\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[6\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[6\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[7\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[7\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[8\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[8\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[9\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[9\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[10\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[10\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[11\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[11\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[12\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[12\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[13\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[13\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[14\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[14\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[5\]\[15\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[5\]\[15\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[0\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[0\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[1\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[1\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[2\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[2\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[3\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[3\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[4\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[4\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[5\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[5\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[6\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[6\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[7\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[7\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787480 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[8\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[8\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[9\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[9\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[10\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[10\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[11\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[11\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[12\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[12\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[13\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[13\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[14\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[14\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787481 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[4\]\[15\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[4\]\[15\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[0\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[0\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[1\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[1\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[2\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[2\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[3\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[3\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[4\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[4\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[5\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[5\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[6\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[6\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[7\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[7\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[8\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[8\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[9\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[9\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[10\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[10\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[11\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[11\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[12\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[12\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[13\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[13\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[14\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[14\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787482 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[2\]\[15\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[2\]\[15\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[0\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[0\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[1\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[1\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[2\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[2\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[3\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[3\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[4\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[4\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[5\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[5\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[6\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[6\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[7\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[7\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[8\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[8\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[9\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[9\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[10\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[10\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[11\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[11\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[12\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[12\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[13\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[13\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[14\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[14\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reg\[0\]\[15\] BancoRegistradores.vhd(37) " "Inferred latch for \"Reg\[0\]\[15\]\" at BancoRegistradores.vhd(37)" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787483 "|DataPath|BancoRegistradores:G7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal6To16bits ExtensordeSinal6To16bits:G8 " "Elaborating entity \"ExtensordeSinal6To16bits\" for hierarchy \"ExtensordeSinal6To16bits:G8\"" {  } { { "DataPath.vhd" "G8" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftEsquerda ShiftEsquerda:G9 " "Elaborating entity \"ShiftEsquerda\" for hierarchy \"ShiftEsquerda:G9\"" {  } { { "DataPath.vhd" "G9" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadorde16bits Somadorde16bits:G10 " "Elaborating entity \"Somadorde16bits\" for hierarchy \"Somadorde16bits:G10\"" {  } { { "DataPath.vhd" "G10" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador2x1_16bits Multiplexador2x1_16bits:G12 " "Elaborating entity \"Multiplexador2x1_16bits\" for hierarchy \"Multiplexador2x1_16bits:G12\"" {  } { { "DataPath.vhd" "G12" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA Multiplexador2x1_16bits.vhd(18) " "VHDL Process Statement warning at Multiplexador2x1_16bits.vhd(18): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543795787496 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[0\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787496 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[1\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787496 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[2\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787496 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[3\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[4\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[4\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[5\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[5\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[6\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[6\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[7\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[7\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[8\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[8\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[9\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[9\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[10\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[10\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[11\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[11\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[12\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[12\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[13\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[13\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[14\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[14\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[15\] Multiplexador2x1_16bits.vhd(18) " "Inferred latch for \"SAIDA\[15\]\" at Multiplexador2x1_16bits.vhd(18)" {  } { { "Multiplexador2x1_16bits.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/Multiplexador2x1_16bits.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795787497 "|DataPath|Multiplexador2x1_16bits:G12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OperacaoDaULA OperacaoDaULA:G15 " "Elaborating entity \"OperacaoDaULA\" for hierarchy \"OperacaoDaULA:G15\"" {  } { { "DataPath.vhd" "G15" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:G16 " "Elaborating entity \"ULA\" for hierarchy \"ULA:G16\"" {  } { { "DataPath.vhd" "G16" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memram memram:G17 " "Elaborating entity \"memram\" for hierarchy \"memram:G17\"" {  } { { "DataPath.vhd" "G17" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795787510 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|aluSRC UnidadedeControle:G5\|escrevereg " "Duplicate LATCH primitive \"UnidadedeControle:G5\|aluSRC\" merged with LATCH primitive \"UnidadedeControle:G5\|escrevereg\"" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 16 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543795792628 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|escrevemem UnidadedeControle:G5\|origalu\[1\] " "Duplicate LATCH primitive \"UnidadedeControle:G5\|escrevemem\" merged with LATCH primitive \"UnidadedeControle:G5\|origalu\[1\]\"" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543795792628 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|branch UnidadedeControle:G5\|origalu\[2\] " "Duplicate LATCH primitive \"UnidadedeControle:G5\|branch\" merged with LATCH primitive \"UnidadedeControle:G5\|origalu\[2\]\"" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 15 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543795792628 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|jump UnidadedeControle:G5\|origalu\[2\] " "Duplicate LATCH primitive \"UnidadedeControle:G5\|jump\" merged with LATCH primitive \"UnidadedeControle:G5\|origalu\[2\]\"" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543795792628 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "UnidadedeControle:G5\|lemem UnidadedeControle:G5\|memparareg " "Duplicate LATCH primitive \"UnidadedeControle:G5\|lemem\" merged with LATCH primitive \"UnidadedeControle:G5\|memparareg\"" {  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 13 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543795792628 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543795792628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|escrevereg " "Latch UnidadedeControle:G5\|escrevereg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792633 ""}  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|regdest " "Latch UnidadedeControle:G5\|regdest has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792633 ""}  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|origalu\[0\] " "Latch UnidadedeControle:G5\|origalu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PC:G1\|pout\[4\] " "Ports D and ENA on the latch are fed by the same signal PC:G1\|pout\[4\]" {  } { { "PC.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/PC.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792634 ""}  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|origalu\[1\] " "Latch UnidadedeControle:G5\|origalu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792634 ""}  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|origalu\[2\] " "Latch UnidadedeControle:G5\|origalu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792634 ""}  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "UnidadedeControle:G5\|memparareg " "Latch UnidadedeControle:G5\|memparareg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792634 ""}  } { { "UnidadedeControle.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/UnidadedeControle.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~256 " "Latch memram:G17\|ram~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~257 " "Latch memram:G17\|ram~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~258 " "Latch memram:G17\|ram~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~259 " "Latch memram:G17\|ram~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~260 " "Latch memram:G17\|ram~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~261 " "Latch memram:G17\|ram~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~262 " "Latch memram:G17\|ram~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~263 " "Latch memram:G17\|ram~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792635 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~264 " "Latch memram:G17\|ram~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~265 " "Latch memram:G17\|ram~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~266 " "Latch memram:G17\|ram~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~267 " "Latch memram:G17\|ram~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~268 " "Latch memram:G17\|ram~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~269 " "Latch memram:G17\|ram~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~270 " "Latch memram:G17\|ram~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~271 " "Latch memram:G17\|ram~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~80 " "Latch memram:G17\|ram~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792636 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~112 " "Latch memram:G17\|ram~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~64 " "Latch memram:G17\|ram~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~96 " "Latch memram:G17\|ram~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~208 " "Latch memram:G17\|ram~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~240 " "Latch memram:G17\|ram~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~192 " "Latch memram:G17\|ram~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~224 " "Latch memram:G17\|ram~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792637 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~81 " "Latch memram:G17\|ram~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~113 " "Latch memram:G17\|ram~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~65 " "Latch memram:G17\|ram~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~97 " "Latch memram:G17\|ram~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~209 " "Latch memram:G17\|ram~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~241 " "Latch memram:G17\|ram~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~193 " "Latch memram:G17\|ram~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~225 " "Latch memram:G17\|ram~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792638 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~82 " "Latch memram:G17\|ram~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~114 " "Latch memram:G17\|ram~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~66 " "Latch memram:G17\|ram~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~98 " "Latch memram:G17\|ram~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~210 " "Latch memram:G17\|ram~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~242 " "Latch memram:G17\|ram~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~194 " "Latch memram:G17\|ram~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792639 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~226 " "Latch memram:G17\|ram~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~83 " "Latch memram:G17\|ram~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~115 " "Latch memram:G17\|ram~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~67 " "Latch memram:G17\|ram~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~99 " "Latch memram:G17\|ram~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~211 " "Latch memram:G17\|ram~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~243 " "Latch memram:G17\|ram~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792640 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~195 " "Latch memram:G17\|ram~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~227 " "Latch memram:G17\|ram~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~84 " "Latch memram:G17\|ram~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~116 " "Latch memram:G17\|ram~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~68 " "Latch memram:G17\|ram~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~100 " "Latch memram:G17\|ram~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~212 " "Latch memram:G17\|ram~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792641 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~244 " "Latch memram:G17\|ram~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792642 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~196 " "Latch memram:G17\|ram~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792642 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~228 " "Latch memram:G17\|ram~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792642 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~85 " "Latch memram:G17\|ram~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792642 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~117 " "Latch memram:G17\|ram~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792642 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~69 " "Latch memram:G17\|ram~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792642 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~101 " "Latch memram:G17\|ram~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792643 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~213 " "Latch memram:G17\|ram~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792643 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~245 " "Latch memram:G17\|ram~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792643 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~197 " "Latch memram:G17\|ram~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792643 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~229 " "Latch memram:G17\|ram~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792643 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~86 " "Latch memram:G17\|ram~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792644 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~118 " "Latch memram:G17\|ram~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792644 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~70 " "Latch memram:G17\|ram~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792644 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~102 " "Latch memram:G17\|ram~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792644 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~214 " "Latch memram:G17\|ram~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792645 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~246 " "Latch memram:G17\|ram~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792645 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~198 " "Latch memram:G17\|ram~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792645 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~230 " "Latch memram:G17\|ram~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792645 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~87 " "Latch memram:G17\|ram~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792645 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~119 " "Latch memram:G17\|ram~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792645 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~71 " "Latch memram:G17\|ram~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~103 " "Latch memram:G17\|ram~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~215 " "Latch memram:G17\|ram~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~247 " "Latch memram:G17\|ram~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~199 " "Latch memram:G17\|ram~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~231 " "Latch memram:G17\|ram~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~88 " "Latch memram:G17\|ram~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~120 " "Latch memram:G17\|ram~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792646 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~72 " "Latch memram:G17\|ram~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~104 " "Latch memram:G17\|ram~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~216 " "Latch memram:G17\|ram~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~248 " "Latch memram:G17\|ram~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~200 " "Latch memram:G17\|ram~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~232 " "Latch memram:G17\|ram~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~89 " "Latch memram:G17\|ram~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~121 " "Latch memram:G17\|ram~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~73 " "Latch memram:G17\|ram~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792647 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~105 " "Latch memram:G17\|ram~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~217 " "Latch memram:G17\|ram~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~249 " "Latch memram:G17\|ram~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~201 " "Latch memram:G17\|ram~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~233 " "Latch memram:G17\|ram~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~90 " "Latch memram:G17\|ram~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~122 " "Latch memram:G17\|ram~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~74 " "Latch memram:G17\|ram~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792648 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~106 " "Latch memram:G17\|ram~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~218 " "Latch memram:G17\|ram~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~250 " "Latch memram:G17\|ram~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~202 " "Latch memram:G17\|ram~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~234 " "Latch memram:G17\|ram~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~91 " "Latch memram:G17\|ram~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~123 " "Latch memram:G17\|ram~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~75 " "Latch memram:G17\|ram~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792649 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~107 " "Latch memram:G17\|ram~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~219 " "Latch memram:G17\|ram~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~251 " "Latch memram:G17\|ram~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~203 " "Latch memram:G17\|ram~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~235 " "Latch memram:G17\|ram~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~92 " "Latch memram:G17\|ram~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~124 " "Latch memram:G17\|ram~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792650 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~76 " "Latch memram:G17\|ram~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~108 " "Latch memram:G17\|ram~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~220 " "Latch memram:G17\|ram~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~252 " "Latch memram:G17\|ram~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~204 " "Latch memram:G17\|ram~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~236 " "Latch memram:G17\|ram~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~93 " "Latch memram:G17\|ram~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792651 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~125 " "Latch memram:G17\|ram~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792652 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~77 " "Latch memram:G17\|ram~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792652 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~109 " "Latch memram:G17\|ram~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792652 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~221 " "Latch memram:G17\|ram~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792652 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~253 " "Latch memram:G17\|ram~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792652 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~205 " "Latch memram:G17\|ram~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792652 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~237 " "Latch memram:G17\|ram~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~94 " "Latch memram:G17\|ram~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~126 " "Latch memram:G17\|ram~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~78 " "Latch memram:G17\|ram~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~110 " "Latch memram:G17\|ram~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~222 " "Latch memram:G17\|ram~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~254 " "Latch memram:G17\|ram~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792653 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~206 " "Latch memram:G17\|ram~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~238 " "Latch memram:G17\|ram~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~95 " "Latch memram:G17\|ram~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~127 " "Latch memram:G17\|ram~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~79 " "Latch memram:G17\|ram~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~111 " "Latch memram:G17\|ram~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~223 " "Latch memram:G17\|ram~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~255 " "Latch memram:G17\|ram~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792654 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~207 " "Latch memram:G17\|ram~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~239 " "Latch memram:G17\|ram~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~16 " "Latch memram:G17\|ram~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~48 " "Latch memram:G17\|ram~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~0 " "Latch memram:G17\|ram~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~32 " "Latch memram:G17\|ram~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~144 " "Latch memram:G17\|ram~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792655 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~176 " "Latch memram:G17\|ram~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~128 " "Latch memram:G17\|ram~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~160 " "Latch memram:G17\|ram~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[0\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[0\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~17 " "Latch memram:G17\|ram~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~49 " "Latch memram:G17\|ram~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~1 " "Latch memram:G17\|ram~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~33 " "Latch memram:G17\|ram~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792656 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~145 " "Latch memram:G17\|ram~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~177 " "Latch memram:G17\|ram~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~129 " "Latch memram:G17\|ram~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~161 " "Latch memram:G17\|ram~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[1\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[1\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~18 " "Latch memram:G17\|ram~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~50 " "Latch memram:G17\|ram~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~2 " "Latch memram:G17\|ram~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~34 " "Latch memram:G17\|ram~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792657 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~146 " "Latch memram:G17\|ram~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~178 " "Latch memram:G17\|ram~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~130 " "Latch memram:G17\|ram~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~162 " "Latch memram:G17\|ram~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[2\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[2\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~19 " "Latch memram:G17\|ram~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~51 " "Latch memram:G17\|ram~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~3 " "Latch memram:G17\|ram~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792658 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~35 " "Latch memram:G17\|ram~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792659 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~147 " "Latch memram:G17\|ram~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792659 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~179 " "Latch memram:G17\|ram~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792659 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~131 " "Latch memram:G17\|ram~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792659 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~163 " "Latch memram:G17\|ram~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[3\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[3\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792659 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~20 " "Latch memram:G17\|ram~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792659 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~52 " "Latch memram:G17\|ram~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792660 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~4 " "Latch memram:G17\|ram~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792660 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~36 " "Latch memram:G17\|ram~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792660 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~148 " "Latch memram:G17\|ram~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792660 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~180 " "Latch memram:G17\|ram~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792660 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~132 " "Latch memram:G17\|ram~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792661 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~164 " "Latch memram:G17\|ram~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BancoRegistradores:G7\|Reg\[0\]\[4\] " "Ports D and ENA on the latch are fed by the same signal BancoRegistradores:G7\|Reg\[0\]\[4\]" {  } { { "BancoRegistradores.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/BancoRegistradores.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792661 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~21 " "Latch memram:G17\|ram~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792661 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~53 " "Latch memram:G17\|ram~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792661 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~5 " "Latch memram:G17\|ram~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792662 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~37 " "Latch memram:G17\|ram~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792662 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~149 " "Latch memram:G17\|ram~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792663 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~181 " "Latch memram:G17\|ram~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792663 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~133 " "Latch memram:G17\|ram~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792663 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~165 " "Latch memram:G17\|ram~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792663 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~22 " "Latch memram:G17\|ram~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792663 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~54 " "Latch memram:G17\|ram~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~6 " "Latch memram:G17\|ram~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~38 " "Latch memram:G17\|ram~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~150 " "Latch memram:G17\|ram~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~182 " "Latch memram:G17\|ram~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~134 " "Latch memram:G17\|ram~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~166 " "Latch memram:G17\|ram~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~23 " "Latch memram:G17\|ram~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792664 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~55 " "Latch memram:G17\|ram~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~7 " "Latch memram:G17\|ram~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~39 " "Latch memram:G17\|ram~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~151 " "Latch memram:G17\|ram~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~183 " "Latch memram:G17\|ram~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~135 " "Latch memram:G17\|ram~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~167 " "Latch memram:G17\|ram~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792665 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~24 " "Latch memram:G17\|ram~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~56 " "Latch memram:G17\|ram~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~8 " "Latch memram:G17\|ram~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~40 " "Latch memram:G17\|ram~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~152 " "Latch memram:G17\|ram~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~184 " "Latch memram:G17\|ram~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~136 " "Latch memram:G17\|ram~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~168 " "Latch memram:G17\|ram~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792666 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~25 " "Latch memram:G17\|ram~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~57 " "Latch memram:G17\|ram~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~9 " "Latch memram:G17\|ram~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~41 " "Latch memram:G17\|ram~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~153 " "Latch memram:G17\|ram~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~185 " "Latch memram:G17\|ram~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~137 " "Latch memram:G17\|ram~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~169 " "Latch memram:G17\|ram~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792667 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~26 " "Latch memram:G17\|ram~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~58 " "Latch memram:G17\|ram~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~10 " "Latch memram:G17\|ram~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~42 " "Latch memram:G17\|ram~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~154 " "Latch memram:G17\|ram~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~186 " "Latch memram:G17\|ram~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~138 " "Latch memram:G17\|ram~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~170 " "Latch memram:G17\|ram~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792668 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~27 " "Latch memram:G17\|ram~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~59 " "Latch memram:G17\|ram~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~11 " "Latch memram:G17\|ram~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~43 " "Latch memram:G17\|ram~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~155 " "Latch memram:G17\|ram~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~187 " "Latch memram:G17\|ram~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~139 " "Latch memram:G17\|ram~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~171 " "Latch memram:G17\|ram~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~28 " "Latch memram:G17\|ram~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792669 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792669 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~60 " "Latch memram:G17\|ram~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~12 " "Latch memram:G17\|ram~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~44 " "Latch memram:G17\|ram~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~156 " "Latch memram:G17\|ram~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~188 " "Latch memram:G17\|ram~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~140 " "Latch memram:G17\|ram~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~172 " "Latch memram:G17\|ram~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~29 " "Latch memram:G17\|ram~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792670 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792670 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~61 " "Latch memram:G17\|ram~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~13 " "Latch memram:G17\|ram~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~45 " "Latch memram:G17\|ram~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~157 " "Latch memram:G17\|ram~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~189 " "Latch memram:G17\|ram~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~141 " "Latch memram:G17\|ram~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~173 " "Latch memram:G17\|ram~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~30 " "Latch memram:G17\|ram~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792671 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792671 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~62 " "Latch memram:G17\|ram~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~14 " "Latch memram:G17\|ram~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~46 " "Latch memram:G17\|ram~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~158 " "Latch memram:G17\|ram~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~190 " "Latch memram:G17\|ram~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~142 " "Latch memram:G17\|ram~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~174 " "Latch memram:G17\|ram~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~31 " "Latch memram:G17\|ram~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792672 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792672 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~63 " "Latch memram:G17\|ram~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~15 " "Latch memram:G17\|ram~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~47 " "Latch memram:G17\|ram~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~159 " "Latch memram:G17\|ram~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~191 " "Latch memram:G17\|ram~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~143 " "Latch memram:G17\|ram~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memram:G17\|ram~175 " "Latch memram:G17\|ram~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Clock_Sistema " "Ports D and ENA on the latch are fed by the same signal Clock_Sistema" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543795792673 ""}  } { { "memram.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/memram.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543795792673 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[2\] GND " "Pin \"Instruction_to_Control_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Control_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Control_outWaveform\[3\] GND " "Pin \"Instruction_to_Control_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Control_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register1_outWaveform\[2\] GND " "Pin \"Instruction_to_register1_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_register1_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[1\] GND " "Pin \"Instruction_to_register2_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_register2_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_register2_outWaveform\[2\] GND " "Pin \"Instruction_to_register2_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_register2_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_controlULA_outWaveform\[1\] GND " "Pin \"Instruction_to_controlULA_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_controlULA_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[1\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_extensorDeSinal_outWaveform\[5\] GND " "Pin \"Instruction_to_extensorDeSinal_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_extensorDeSinal_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[0\] GND " "Pin \"Instruction_to_Jump_outWaveform\[0\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[1\] GND " "Pin \"Instruction_to_Jump_outWaveform\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[2\] GND " "Pin \"Instruction_to_Jump_outWaveform\[2\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[3\] GND " "Pin \"Instruction_to_Jump_outWaveform\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[4\] GND " "Pin \"Instruction_to_Jump_outWaveform\[4\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[5\] GND " "Pin \"Instruction_to_Jump_outWaveform\[5\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[6\] GND " "Pin \"Instruction_to_Jump_outWaveform\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[7\] GND " "Pin \"Instruction_to_Jump_outWaveform\[7\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[8\] GND " "Pin \"Instruction_to_Jump_outWaveform\[8\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[9\] GND " "Pin \"Instruction_to_Jump_outWaveform\[9\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[10\] GND " "Pin \"Instruction_to_Jump_outWaveform\[10\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction_to_Jump_outWaveform\[11\] GND " "Pin \"Instruction_to_Jump_outWaveform\[11\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Instruction_to_Jump_outWaveform[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Saida_OperacaoDaULA\[1\] GND " "Pin \"out_Saida_OperacaoDaULA\[1\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|out_Saida_OperacaoDaULA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_Saida_OperacaoDaULA\[6\] GND " "Pin \"out_Saida_OperacaoDaULA\[6\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|out_Saida_OperacaoDaULA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "funcionou VCC " "Pin \"funcionou\" is stuck at VCC" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|funcionou"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flag_origialu_OUT\[3\] GND " "Pin \"Flag_origialu_OUT\[3\]\" is stuck at GND" {  } { { "DataPath.vhd" "" { Text "E:/Documentos/Final Judgment/Final_Judgment_Processor/Processador_v1_uniciclo/DataPath.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543795793073 "|DataPath|Flag_origialu_OUT[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543795793073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543795793283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543795794450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543795794450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "947 " "Implemented 947 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543795794647 ""} { "Info" "ICUT_CUT_TM_OPINS" "188 " "Implemented 188 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543795794647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "758 " "Implemented 758 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543795794647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543795794647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 599 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 599 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5223 " "Peak virtual memory: 5223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543795794711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 02 20:09:54 2018 " "Processing ended: Sun Dec 02 20:09:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543795794711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543795794711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543795794711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543795794711 ""}
