
AVRASM ver. 2.2.6  C:\git\Voltage_OSD\VmOSD\VmOSD\main.asm Sun Jun 04 12:04:26 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.0.79\avrasm\inc\tn13adef.inc'
C:\git\Voltage_OSD\VmOSD\VmOSD\main.asm(48): Including file 'C:\git\Voltage_OSD\VmOSD\VmOSD\font.inc'
C:\git\Voltage_OSD\VmOSD\VmOSD\main.asm(49): Including file 'C:\git\Voltage_OSD\VmOSD\VmOSD\timer.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATtiny_DFP\1.0.79\avrasm\inc\tn13adef.inc'
C:\git\Voltage_OSD\VmOSD\VmOSD\main.asm(48): Including file 'C:\git\Voltage_OSD\VmOSD\VmOSD\font.inc'
C:\git\Voltage_OSD\VmOSD\VmOSD\main.asm(49): Including file 'C:\git\Voltage_OSD\VmOSD\VmOSD\timer.inc'
                                 
                                 ; at 9.6mhz, 10 cycles = 1us
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATtiny13A.xml ***********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "tn13Adef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATtiny13A
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATtiny13A
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _TN13ADEF_INC_
                                 #define _TN13ADEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATtiny13A
                                 #pragma AVRPART ADMIN PART_NAME ATtiny13A
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x90
                                 .equ	SIGNATURE_002	= 0x07
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2
                                 #pragma AVRPART CORE NEW_INSTRUCTIONS lpm rd,z+
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	GIMSK	= 0x3b
                                 .equ	GIFR	= 0x3a
                                 .equ	TIMSK0	= 0x39
                                 .equ	TIFR0	= 0x38
                                 .equ	SPMCSR	= 0x37
                                 .equ	OCR0A	= 0x36
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	TCCR0B	= 0x33
                                 .equ	TCNT0	= 0x32
                                 .equ	OSCCAL	= 0x31
                                 .equ	BODCR	= 0x30
                                 .equ	TCCR0A	= 0x2f
                                 .equ	DWDR	= 0x2e
                                 .equ	OCR0B	= 0x29
                                 .equ	GTCCR	= 0x28
                                 .equ	CLKPR	= 0x26
                                 .equ	PRR	= 0x25
                                 .equ	WDTCR	= 0x21
                                 .equ	EEAR	= 0x1e
                                 .equ	EEDR	= 0x1d
                                 .equ	EECR	= 0x1c
                                 .equ	PORTB	= 0x18
                                 .equ	DDRB	= 0x17
                                 .equ	PINB	= 0x16
                                 .equ	PCMSK	= 0x15
                                 .equ	DIDR0	= 0x14
                                 .equ	ACSR	= 0x08
                                 .equ	ADMUX	= 0x07
                                 .equ	ADCSRA	= 0x06
                                 .equ	ADCH	= 0x05
                                 .equ	ADCL	= 0x04
                                 .equ	ADCSRB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 
                                 ; ADCSRA - The ADC Control and Status register
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source 2
                                 
                                 ; DIDR0 - Digital Input Disable Register 0
                                 .equ	ADC1D	= 2	; ADC2 Digital input Disable
                                 .equ	ADC3D	= 3	; ADC3 Digital input Disable
                                 .equ	ADC2D	= 4	; ADC2 Digital input Disable
                                 .equ	ADC0D	= 5	; ADC0 Digital input Disable
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	AINBG	= ACBG	; For compatibility
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR0 - 
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEAR - EEPROM Read/Write Access
                                 .equ	EEARL	= EEAR	; For compatibility
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access bit 5
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEWE	= 1	; EEPROM Write Enable
                                 .equ	EEPE	= EEWE	; For compatibility
                                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                                 .equ	EEMPE	= EEMWE	; For compatibility
                                 .equ	EERIE	= 3	; EEProm Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; 
                                 .equ	EEPM1	= 5	; 
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Data Register, Port B
                                 .equ	PORTB0	= 0	; 
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; 
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; 
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; 
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; 
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; 
                                 .equ	PB5	= 5	; For compatibility
                                 
                                 ; DDRB - Data Direction Register, Port B
                                 .equ	DDB0	= 0	; 
                                 .equ	DDB1	= 1	; 
                                 .equ	DDB2	= 2	; 
                                 .equ	DDB3	= 3	; 
                                 .equ	DDB4	= 4	; 
                                 .equ	DDB5	= 5	; 
                                 
                                 ; PINB - Input Pins, Port B
                                 .equ	PINB0	= 0	; 
                                 .equ	PINB1	= 1	; 
                                 .equ	PINB2	= 2	; 
                                 .equ	PINB3	= 3	; 
                                 .equ	PINB4	= 4	; 
                                 .equ	PINB5	= 5	; 
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; MCUCR - MCU Control Register
                                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                                 
                                 ; GIMSK - General Interrupt Mask Register
                                 .equ	GICR	= GIMSK	; For compatibility
                                 .equ	PCIE	= 5	; Pin Change Interrupt Enable
                                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                                 
                                 ; GIFR - General Interrupt Flag register
                                 .equ	PCIF	= 5	; Pin Change Interrupt Flag
                                 .equ	INTF0	= 6	; External Interrupt Flag 0
                                 
                                 ; PCMSK - Pin Change Enable Mask
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask Bit 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask Bit 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask Bit 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask Bit 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask Bit 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask Bit 5
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 1	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 2	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 3	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 1	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 2	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 3	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Match Output B Mode
                                 .equ	COM0B1	= 5	; Compare Match Output B Mode
                                 .equ	COM0A0	= 6	; Compare Match Output A Mode
                                 .equ	COM0A1	= 7	; Compare Match Output A Mode
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; Waveform Generation Mode
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer Conuter Register
                                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDTIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDTIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; SPL - Stack Pointer Low Byte
                                 .equ	SP0	= 0	; Stack Pointer Bit 0
                                 .equ	SP1	= 1	; Stack Pointer Bit 1
                                 .equ	SP2	= 2	; Stack Pointer Bit 2
                                 .equ	SP3	= 3	; Stack Pointer Bit 3
                                 .equ	SP4	= 4	; Stack Pointer Bit 4
                                 .equ	SP5	= 5	; Stack Pointer Bit 5
                                 .equ	SP6	= 6	; Stack Pointer Bit 6
                                 .equ	SP7	= 7	; Stack Pointer Bit 7
                                 
                                 ; MCUCR - MCU Control Register
                                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 bit 0
                                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 bit 1
                                 .equ	SM0	= 3	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 4	; Sleep Mode Select Bit 1
                                 .equ	SE	= 5	; Sleep Enable
                                 .equ	PUD	= 6	; Pull-up Disable
                                 
                                 ; MCUSR - MCU Status register
                                 .equ	PORF	= 0	; Power-On Reset Flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; OSCCAL - Oscillator Calibration Register
                                 .equ	CAL0	= 0	; Oscillatro Calibration Value Bit 0
                                 .equ	CAL1	= 1	; Oscillatro Calibration Value Bit 1
                                 .equ	CAL2	= 2	; Oscillatro Calibration Value Bit 2
                                 .equ	CAL3	= 3	; Oscillatro Calibration Value Bit 3
                                 .equ	CAL4	= 4	; Oscillatro Calibration Value Bit 4
                                 .equ	CAL5	= 5	; Oscillatro Calibration Value Bit 5
                                 .equ	CAL6	= 6	; Oscillatro Calibration Value Bit 6
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; DWDR - Debug Wire Data Register
                                 .equ	DWDR0	= 0	; Debug Wire Data Register Bit 0
                                 .equ	DWDR1	= 1	; Debug Wire Data Register Bit 1
                                 .equ	DWDR2	= 2	; Debug Wire Data Register Bit 2
                                 .equ	DWDR3	= 3	; Debug Wire Data Register Bit 3
                                 .equ	DWDR4	= 4	; Debug Wire Data Register Bit 4
                                 .equ	DWDR5	= 5	; Debug Wire Data Register Bit 5
                                 .equ	DWDR6	= 6	; Debug Wire Data Register Bit 6
                                 .equ	DWDR7	= 7	; Debug Wire Data Register Bit 7
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ	SPMEN	= 0	; Store program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	RFLB	= 3	; Read Fuse and Lock Bits
                                 .equ	CTPB	= 4	; Clear Temporary Page Buffer
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRTIM0	= 1	; Power Reduction Timer/Counter0
                                 
                                 ; BODCR - BOD Control Register
                                 .equ	BPDSE	= 0	; BOD Power-Down Sleep Enable
                                 .equ	BPDS	= 1	; BOD Power-Down in Power-Down Sleep
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lockbit
                                 .equ	LB2	= 1	; Lockbit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	SUT0	= 2	; Select start-up time
                                 .equ	SUT1	= 3	; Select start-up time
                                 .equ	CKDIV8	= 4	; Start up with system clock divided by 8
                                 .equ	WDTON	= 5	; Watch dog timer always on
                                 .equ	EESAVE	= 6	; Keep EEprom contents during chip erase
                                 .equ	SPIEN	= 7	; SPI programming enable
                                 
                                 ; HIGH fuse bits
                                 .equ	RSTDISBL	= 0	; Disable external reset
                                 .equ	BODLEVEL0	= 1	; Enable BOD and select level
                                 .equ	BODLEVEL1	= 2	; Enable BOD and select level
                                 .equ	DWEN	= 3	; DebugWire Enable
                                 .equ	SELFPRGEN	= 4	; Self Programming Enable
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x01ff	; Note: Word address
                                 .equ	IOEND	= 0x003f
                                 .equ	SRAM_START	= 0x0060
                                 .equ	SRAM_SIZE	= 64
                                 .equ	RAMEND	= 0x009f
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x003f
                                 .equ	EEPROMEND	= 0x003f
                                 .equ	EEADRBITS	= 6
                                 #pragma AVRPART MEMORY PROG_FLASH 1024
                                 #pragma AVRPART MEMORY EEPROM 64
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 64
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	PAGESIZE	= 16
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0001	; External Interrupt 0
                                 .equ	PCI0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	OVF0addr	= 0x0003	; Timer/Counter0 Overflow
                                 .equ	ERDYaddr	= 0x0004	; EEPROM Ready
                                 .equ	ACIaddr	= 0x0005	; Analog Comparator
                                 .equ	OC0Aaddr	= 0x0006	; Timer/Counter Compare Match A
                                 .equ	OC0Baddr	= 0x0007	; Timer/Counter Compare Match B
                                 .equ	WDTaddr	= 0x0008	; Watchdog Time-out
                                 .equ	ADCCaddr	= 0x0009	; ADC Conversion Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 10	; size in words
                                 
                                 #endif  /* _TN13ADEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; PAL visible dots in 51.9us (498 cycles) or 166 dots
                                 ; PAL visible lines - 576
                                 
                                 .EQU	FIRST_PRINT_TV_LINE = 270	; Line where we start to print
                                 .EQU	sym_height = 12 ;(last zero is padding byte)
                                 
                                 .EQU	VSOUT_PIN	= PB2	; Vertical sync pin
                                 .EQU	HSOUT_PIN	= PB1	; Horizontal sync pin
                                 .EQU	CONF_PIN	= PB0	; Pin for device Configuration
                                 .EQU	VBAT_PIN	= PB3	; Resistor divider for voltage measurement
                                 .EQU	VIDEO_PIN	= PB4	; OSD Video OUT
                                 
                                 .def	z0			=	r0
                                 .def	z1			=	r1
                                 .def	r_sreg		=	r2	; Store SREG register in interrupts
                                 .def	bcd			=	r3	; temp variable for BCD conversion
                                 .def	tmp			=	r16
                                 .def	tmp1		=	r17
                                 .def	itmp		=	r18	; variables to use in interrupts
                                 .def	itmp1		=	r19	; variables to use in interrupts
                                 .def	itmp2		=	r5	; variables to use in interrupts
                                 .def	sym_line_nr	=	r20
                                 .def	voltage		=	r21	; voltage in volts * 10 (dot will be printed in)
                                 .def	TV_lineH	=	r4 ; counter for TV lines High byte.
                                 .def	TV_lineL	=	r22 ; counter for TV lines Low byte.
                                 
                                 
                                 .DSEG
                                 .ORG 0x60
                                 ; we need buffer in SRAM for printing numbers (total 4 bytes with dot)
000060                           buff:			.BYTE 4
000064                           TV_line_start:	.BYTE 2	; Line number where we start print data (from EEPROM)
                                 
                                 .CSEG
                                 .ORG 0
000000 c059                      		rjmp RESET ; Reset Handler
000001 c0b5                      		rjmp EXT_INT0 ; IRQ0 Handler
000002 9518                      		reti	;rjmp PCINT_int ; PCINT0 Handler
000003 9518                      		reti	;rjmp TIM0_OVF ; Timer0 Overflow Handler
000004 9518                      		reti	;rjmp EE_RDY ; EEPROM Ready Handler
000005 9518                      		reti	;rjmp ANA_COMP ; Analog Comparator Handler
000006 9518                      		reti	;rjmp TIM0_COMPA ; Timer0 CompareA Handler
000007 9518                      		reti	;rjmp TIM0_COMPB ; Timer0 CompareB Handler
000008 9518                      		reti	;rjmp WATCHDOG ; Watchdog Interrupt Handler
000009 9518                      		reti	;rjmp ADC ; ADC Conversion Handler
                                 
                                 .include "font.inc"		
                                 
                                  * font.inc
                                  *
                                  *  Created: 03-Jun-17 11:01:40 PM
                                  *   Author: Pavel
                                  */ 
                                 symbols:
00000a 7020                      sym0:	.DB 0b00100000,	0b01110000
00000b 88d8                      		.DB 0b11011000, 0b10001000
00000c 8888                      		.DB 0b10001000, 0b10001000
00000d 8888                      		.DB 0b10001000, 0b10001000
00000e 70d8                      		.DB 0b11011000, 0b01110000
00000f 0020                      		.DB 0b00100000, 0
                                 
000010 6020                      sym1:	.DB 0b00100000, 0b01100000
000011 20e0                      		.DB 0b11100000, 0b00100000
000012 2020                      		.DB 0b00100000, 0b00100000
000013 2020                      		.DB 0b00100000, 0b00100000
000014 f820                      		.DB 0b00100000, 0b11111000
000015 00f8                      		.DB 0b11111000, 0
                                 		
000016 6020                      sym2:	.DB 0b00100000, 0b01100000
000017 20e0                      		.DB 0b11100000, 0b00100000
000018 2020                      		.DB 0b00100000, 0b00100000
000019 2020                      		.DB 0b00100000, 0b00100000
00001a f820                      		.DB 0b00100000, 0b11111000
00001b 00f8                      		.DB 0b11111000, 0
                                 
00001c 6020                      sym3:	.DB 0b00100000, 0b01100000
00001d 20e0                      		.DB 0b11100000, 0b00100000
00001e 2020                      		.DB 0b00100000, 0b00100000
00001f 2020                      		.DB 0b00100000, 0b00100000
000020 f820                      		.DB 0b00100000, 0b11111000
000021 00f8                      		.DB 0b11111000, 0
                                 
000022 6020                      sym4:	.DB 0b00100000, 0b01100000
000023 20e0                      		.DB 0b11100000, 0b00100000
000024 2020                      		.DB 0b00100000, 0b00100000
000025 2020                      		.DB 0b00100000, 0b00100000
000026 f820                      		.DB 0b00100000, 0b11111000
000027 00f8                      		.DB 0b11111000, 0
                                 
000028 6020                      sym5:	.DB 0b00100000, 0b01100000
000029 20e0                      		.DB 0b11100000, 0b00100000
00002a 2020                      		.DB 0b00100000, 0b00100000
00002b 2020                      		.DB 0b00100000, 0b00100000
00002c f820                      		.DB 0b00100000, 0b11111000
00002d 00f8                      		.DB 0b11111000, 0
                                 
00002e 6020                      sym6:	.DB 0b00100000, 0b01100000
00002f 20e0                      		.DB 0b11100000, 0b00100000
000030 2020                      		.DB 0b00100000, 0b00100000
000031 2020                      		.DB 0b00100000, 0b00100000
000032 f820                      		.DB 0b00100000, 0b11111000
000033 00f8                      		.DB 0b11111000, 0
                                 
000034 6020                      sym7:	.DB 0b00100000, 0b01100000
000035 20e0                      		.DB 0b11100000, 0b00100000
000036 2020                      		.DB 0b00100000, 0b00100000
000037 2020                      		.DB 0b00100000, 0b00100000
000038 f820                      		.DB 0b00100000, 0b11111000
000039 00f8                      		.DB 0b11111000, 0
                                 
00003a 6020                      sym8:	.DB 0b00100000, 0b01100000
00003b 20e0                      		.DB 0b11100000, 0b00100000
00003c 2020                      		.DB 0b00100000, 0b00100000
00003d 2020                      		.DB 0b00100000, 0b00100000
00003e f820                      		.DB 0b00100000, 0b11111000
00003f 00f8                      		.DB 0b11111000, 0
                                 
000040 6020                      sym9:	.DB 0b00100000, 0b01100000
000041 20e0                      		.DB 0b11100000, 0b00100000
000042 2020                      		.DB 0b00100000, 0b00100000
000043 2020                      		.DB 0b00100000, 0b00100000
000044 f820                      		.DB 0b00100000, 0b11111000
000045 00f8                      		.DB 0b11111000, 0
                                 
000046 0000                      symdot:	.DB 0b00000000, 0b00000000
000047 0000                      		.DB 0b00000000, 0b00000000
000048 0000                      		.DB 0b00000000, 0b00000000
000049 0000                      		.DB 0b00000000, 0b00000000
00004a 8080                      		.DB 0b10000000, 0b10000000
00004b 0080                      		.DB 0b10000000, 0
                                 
00004c 0000
00004d 0000
00004e 0000
00004f 0000
000050 0000
000051 0000                      symspc:	.DB 0,0,0,0,0,0,0,0,0,0,0,0
                                 .include "timer.inc"
                                 
                                  * timer.inc
                                  *
                                  *  Created: 04-Jun-17 11:00:27 AM
                                  *   Author: Pavel
                                  */ 
                                 
                                 ; this routines are called from interrupts, so use interrupt registers
                                 stop_timer:
                                 		; actually we only disable interrupt
000052 be09                      		out	TIMSK0, z0
000053 9508                      		ret
                                 
                                 start_timer:
000054 be02                      		out TCNT0, z0		; reset counter
000055 e024                      		ldi itmp, 1<<OCF0A	; reset interrupt flag
000056 bf28                      		out TIFR0, itmp
000057 e024                      		ldi itmp, 1<<OCIE0A	; enable Compare Match interrupt
000058 bf29                      		out	TIMSK0, itmp
                                 		; we don't need to reset prescaller, because we use no prescaller :)
                                 
                                 		
000059 9508                      
                                 RESET:
                                 		; change speed (ensure 9.6 mhz ossc)
00005a e800                      		ldi tmp, 1<<CLKPCE	
00005b bd06                      		out CLKPR, tmp		; enable clock cgange
00005c bc06                      		out CLKPR, z0		; prescaler 1
                                 
00005d e90f                      		ldi tmp, low(RAMEND); Main program start
00005e bf0d                      		out SPL,tmp ; Set Stack Pointer to top of RAM
                                 		
                                 		;init variables
00005f 2400                      		clr z0
000060 2411                      		clr z1
000061 9413                      		inc z1
                                 
                                 		; set line from where to start printing (later we store this value in EEPROM)
000062 e00e                      		ldi tmp, low(FIRST_PRINT_TV_LINE)
000063 e011                      		ldi tmp1, high(FIRST_PRINT_TV_LINE)
000064 9300 0064                 		sts TV_line_start, tmp
000066 9310 0065                 		sts TV_line_start+1, tmp1
                                 
                                 		;initialize INT0 and PCINT0 interrupts
                                 		; INT0 - VIDEO Sync
                                 		; PCINT0 - Configure protocol
000068 e001                      		ldi tmp, 1<<ISC01 || 1<<ISC00	; falling edge
000069 bf05                      		out MCUCR, tmp
00006a e001                      		ldi tmp, 1<<INT0 || 1<<PCIE
00006b bf0b                      		out GIMSK, tmp
00006c e001                      		ldi tmp, 1<<CONF_PIN
00006d bb05                      		out PCMSK, tmp
                                 		
                                 		; Configure timer for CTC mode (12 us)
00006e e002                      		ldi tmp, 1<<WGM01	; CTC mode
00006f bd0f                      		out TCCR0A, tmp
000070 e001                      		ldi tmp, 1<<CS00	; no prescaling (1)
000071 bf03                      		out TCCR0B, tmp
000072 e703                      		ldi tmp, 115		; 12us at 9.6 mhz
000073 bf06                      		out	OCR0A, tmp
                                 		; Do not enable timer interrupt yet. It will be enabled only during printing data.
                                 				
000074 9478                      		sei ; Enable interrupts
                                 		
                                 		
                                 		
                                 		
                                 		; ### beginning of the new page
000075 2744                      		clr sym_line_nr
                                 		; ### Beginning of the new line
000076 9100 0060                 		lds tmp, buff ; (first number to print)
000078 2f10                      		mov tmp1,tmp
000079 e0f0                      		ldi ZH, high(symbols << 1)
00007a e1e4                      		ldi ZL, low(symbols << 1)
                                 		; go to right symbol - multiply R18 by 12 (sym_height)
00007b 0f11                      		lsl tmp1	; mult by 2
00007c 0f11                      		lsl tmp1	; mult by 4
00007d 0f11                      		lsl tmp1	; mult by 8
00007e 0f10                      		add tmp1, tmp
00007f 0f10                      		add tmp1, tmp
000080 0f10                      		add tmp1, tmp
000081 0f10                      		add tmp1, tmp
                                 		
000082 0f14                      		add tmp1, sym_line_nr
                                 		
000083 0fe1                      		add ZL, tmp1
000084 1df0                      		adc ZH, z0
                                 		; now we are at correct line of the symbol
000085 9105                      		LPM tmp, Z+	; 
                                 				
                                 		;rcall PrintCharLine
                                 		
                                 		
                                 		
                                 PrintCharLine:
                                 ; tmp has bits for line of symbol
000086 2711                      	clr tmp1
                                 
000087 fb00                      	bst tmp,0				;1
000088 f914                      	bld tmp1,VIDEO_PIN		;1 
000089 bb18                      	out PortB, tmp1			;1
                                 
00008a fb01                      	bst tmp,1				;1
00008b f914                      	bld tmp1,VIDEO_PIN		;1 
00008c bb18                      	out PortB, tmp1			;1
                                 
00008d fb02                      	bst tmp,2				;1
00008e f914                      	bld tmp1,VIDEO_PIN		;1 
00008f bb18                      	out PortB, tmp1			;1
                                 
000090 fb03                      	bst tmp,3				;1
000091 f914                      	bld tmp1,VIDEO_PIN		;1 
000092 bb18                      	out PortB, tmp1			;1
                                 
000093 fb04                      	bst tmp,4				;1
000094 f914                      	bld tmp1,VIDEO_PIN		;1 
000095 bb18                      	out PortB, tmp1			;1
                                 
000096 fb05                      	bst tmp,5				;1
000097 f914                      	bld tmp1,VIDEO_PIN		;1 
000098 bb18                      	out PortB, tmp1			;1
                                 
000099 0000                      	nop						;1
00009a 0000                      	nop						;1
00009b ba08                      	out PortB,z0			;1 (clear last bit if was set)
00009c 9508                      	ret
                                 	
                                 
                                 
                                 	
                                 ; voltage is input parameter	
                                 conv_num_bcd:
00009d e00b                      		ldi tmp, 11		; space
00009e 9300 0060                 		sts buff, tmp	; clear leading 0 if needed		
0000a0 2f05                      		mov tmp, voltage	; number to convert
0000a1 e614                      		ldi tmp1, 100
0000a2 d00d                      		rcall conv_d_bcd
0000a3 1430                      		cp bcd, z0	;	remove leading zero
0000a4 f011                      		breq clear0
0000a5 9230 0060                 		sts buff, bcd
0000a7 e01a                      clear0:	ldi tmp1, 10
0000a8 d007                      		rcall conv_d_bcd
0000a9 9230 0061                 		sts buff+1, bcd
0000ab 9310 0062                 		sts buff+2, tmp1	; dot
0000ad 9300 0063                 		sts buff+3, tmp	; the rest of number
0000af 9508                      ret
                                 
                                 	
                                 conv_d_bcd:
0000b0 2433                      		clr bcd
0000b1 1701                      Lbcd:	cp tmp, tmp1
0000b2 f018                      		brlo exitbcd
0000b3 9433                      		inc bcd
0000b4 1b01                      		sub tmp, tmp1
0000b5 cffb                      		rjmp Lbcd
0000b6 9508                      exitbcd:ret
                                 
                                 
                                 ; Here we come every time when Horisontal sync is come.
                                 ; Per Datasheet it is good to use leading edge of the signal (falling)
                                 ; we come here only when new TV line is started. 
                                 ; So, we need to check VSOUT pin here to see, when new page will begin
                                 ; HSOUT: -----+_+-----+_+-----+_+-----+_+-----+_+-----+_+
                                 ; VSOUT: ---------------------+___________________+------
                                 EXT_INT0:
0000b7 b62f                      		in r_sreg, SREG
                                 		; OK start timer for 12us (in CTC mode).
                                 		; OK check VSOUT pin is LOW (New Page)
                                 		; OK if no, then 
                                 		; OK	increment line counter
                                 		; OK	(timing for printing data should be very precise, so, we will use a timer)
                                 		; OK	if line number < line where data starts, then stop timer and exit
                                 		; OK	if line number > totl lines to print, then stop timer and exit 
                                 		;	exit (printing will be done in Timer Compare Match interrupt)
                                 		; OK if yes, then
                                 		; initialize for new page (lines counter, fill sram with codes of printed symbols...)
                                 		; OK stop timer and exit
0000b8 df9b                      		rcall start_timer
0000b9 9bb2                      		sbis PINB, VSOUT_PIN
0000ba c013                      		rjmp vsout_newpage
                                 		; HSOUT horisontal line routine
0000bb 0d61                      		add	TV_lineL, z1	; +1
0000bc 1c40                      		adc	TV_lineH, z0
                                 		; check current line number
0000bd 9130 0064                 		lds itmp1, TV_line_start
0000bf 9050 0065                 		lds itmp2, TV_line_start+1
0000c1 1763                      		cp TV_lineL, itmp1
0000c2 0445                      		cpc TV_lineH, itmp2
0000c3 f038                      		brlo pcint_stop_tmr
                                 		; calculate last line to print
0000c4 e02c                      		ldi itmp, sym_height
0000c5 9523                      		inc itmp			; +1 for brlo comparing
0000c6 0f32                      		add	itmp1, itmp
0000c7 1c50                      		adc	itmp2, z0
0000c8 1763                      		cp TV_lineL, itmp1
0000c9 0445                      		cpc TV_lineH, itmp2
0000ca f008                      		brlo pcint_exit		; here we exit, because we are printing
                                 		; no printing... exit
                                 pcint_stop_tmr:
0000cb df86                      		rcall stop_timer
                                 pcint_exit:
0000cc be2f                      		out SREG, r_sreg
0000cd 9518                      		reti
                                 
                                 ; new page routine
                                 vsout_newpage:
0000ce cffc                      		rjmp pcint_stop_tmr


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATtiny13A" register use summary:
x  :   0 y  :   0 z  :   1 r0 :   9 r1 :   3 r2 :   2 r3 :   5 r4 :   3 
r5 :   4 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16:  37 r17:  30 r18:   7 r19:   4 r20:   2 
r21:   1 r22:   3 r23:   0 r24:   0 r25:   0 r26:   0 r27:   0 r28:   0 
r29:   0 r30:   2 r31:   2 
Registers used: 16 out of 35 (45.7%)

"ATtiny13A" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   3 add   :   8 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   6 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   1 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   6 cbi   :   0 cbr   :   0 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :   5 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   4 cpc   :   2 cpi   :   0 
cpse  :   0 dec   :   0 eor   :   0 icall :   0 ijmp  :   0 in    :   1 
inc   :   3 ld    :   0 ldd   :   0 ldi   :  18 lds   :   3 lpm   :   1 
lsl   :   3 lsr   :   0 mov   :   2 movw  :   0 neg   :   0 nop   :   2 
or    :   0 ori   :   0 out   :  21 pop   :   0 push  :   0 rcall :   4 
ret   :   5 reti  :   9 rjmp  :   5 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   0 sbic  :   0 sbis  :   1 sbiw  :   0 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   0 std   :   0 sts   :   7 sub   :   1 subi  :   0 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 105 (24.8%)

"ATtiny13A" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00019e    270    144    414    1024  40.4%
[.dseg] 0x000060 0x000066      0      6      6      64   9.4%
[.eseg] 0x000000 0x000000      0      0      0      64   0.0%

Assembly complete, 0 errors, 0 warnings
