Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: ALU_8bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_8bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_8bit"
Output Format                      : NGC
Target Device                      : xc3s50-5-pq208

---- Source Options
Top Module Name                    : ALU_8bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/FullAdder.vhd" in Library work.
Architecture behavioral of Entity fulladder is up to date.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/adder8.vhd" in Library work.
Architecture behavioral of Entity adder8 is up to date.
Compiling vhdl file "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/ALU_8bit.vhd" in Library work.
Entity <alu_8bit> compiled.
Entity <alu_8bit> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU_8bit> in library <work> (architecture <behavioral>) with generics.
	N = 1

Analyzing hierarchy for entity <adder8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FullAdder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ALU_8bit> in library <work> (Architecture <behavioral>).
	N = 1
WARNING:Xst:819 - "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/ALU_8bit.vhd" line 66: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <additionab>, <ca>, <additiona1>, <ca1>
Entity <ALU_8bit> analyzed. Unit <ALU_8bit> generated.

Analyzing Entity <adder8> in library <work> (Architecture <behavioral>).
Entity <adder8> analyzed. Unit <adder8> generated.

Analyzing Entity <FullAdder> in library <work> (Architecture <behavioral>).
Entity <FullAdder> analyzed. Unit <FullAdder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FullAdder>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/FullAdder.vhd".
    Found 1-bit xor2 for signal <Sum>.
    Found 1-bit xor2 for signal <firstXorGate>.
Unit <FullAdder> synthesized.


Synthesizing Unit <adder8>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/adder8.vhd".
Unit <adder8> synthesized.


Synthesizing Unit <ALU_8bit>.
    Related source file is "C:/Users/ASUS.PIESC/OneDrive/Desktop/Programing/VHDL/BitALU_Lab10/ALU_8bit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <carryout_sig>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 8-bit adder for signal <ALU_Result$addsub0000> created at line 84.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ALU_8bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU_8bit> ...

Optimizing unit <adder8> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_8bit, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU_8bit.ngr
Top Level Output File Name         : ALU_8bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 91
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 10
#      LUT3                        : 9
#      LUT4                        : 26
#      MUXCY                       : 7
#      MUXF5                       : 15
#      MUXF6                       : 7
#      XORCY                       : 8
# FlipFlops/Latches                : 1
#      LDE_1                       : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 28
#      IBUF                        : 19
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50pq208-5 

 Number of Slices:                       27  out of    768     3%  
 Number of 4 input LUTs:                 53  out of   1536     3%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    124    22%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ALU_Sel<0>                         | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 11.937ns
   Maximum output required time after clock: 6.141ns
   Maximum combinational path delay: 16.744ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALU_Sel<0>'
  Total number of paths / destination ports: 28 / 2
-------------------------------------------------------------------------
Offset:              11.937ns (Levels of Logic = 9)
  Source:            A<1> (PAD)
  Destination:       carryout_sig (LATCH)
  Destination Clock: ALU_Sel<0> rising

  Data Path: A<1> to carryout_sig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            3   0.479   0.830  addition1/Cout61 (addition1/Cout_bdd10)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout51 (addition1/Cout_bdd8)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout41 (addition1/Cout_bdd6)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout31 (addition1/Cout_bdd4)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout21 (addition1/Cout_bdd2)
     LUT3:I2->O            3   0.479   1.066  addition1/Cout11 (addition1/Cout_bdd0)
     LUT4:I0->O            1   0.479   0.740  carryout_sig_mux000026 (carryout_sig_mux000026)
     LUT4:I2->O            1   0.479   0.000  carryout_sig_mux000043 (carryout_sig_mux0000)
     LDE_1:D                   0.176          carryout_sig
    ----------------------------------------
    Total                     11.937ns (4.723ns logic, 7.214ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ALU_Sel<0>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            carryout_sig (LATCH)
  Destination:       Carryout (PAD)
  Source Clock:      ALU_Sel<0> rising

  Data Path: carryout_sig to Carryout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            1   0.551   0.681  carryout_sig (carryout_sig)
     OBUF:I->O                 4.909          Carryout_OBUF (Carryout)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 319 / 8
-------------------------------------------------------------------------
Delay:               16.744ns (Levels of Logic = 11)
  Source:            A<1> (PAD)
  Destination:       ALU_Out<7> (PAD)

  Data Path: A<1> to ALU_Out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  A_1_IBUF (A_1_IBUF)
     LUT4:I0->O            3   0.479   0.830  addition1/Cout61 (addition1/Cout_bdd10)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout51 (addition1/Cout_bdd8)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout41 (addition1/Cout_bdd6)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout31 (addition1/Cout_bdd4)
     LUT3:I2->O            3   0.479   0.830  addition1/Cout21 (addition1/Cout_bdd2)
     LUT3:I2->O            3   0.479   1.066  addition1/Cout11 (addition1/Cout_bdd0)
     LUT4:I0->O            1   0.479   0.000  ALU_Result<7>2 (ALU_Result<7>1)
     MUXF5:I1->O           1   0.314   0.000  ALU_Result<7>_f5_0 (ALU_Result<7>_f51)
     MUXF6:I0->O           1   0.298   0.681  ALU_Result<7>_f6 (ALU_Out_7_OBUF)
     OBUF:I->O                 4.909          ALU_Out_7_OBUF (ALU_Out<7>)
    ----------------------------------------
    Total                     16.744ns (9.589ns logic, 7.155ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.79 secs
 
--> 

Total memory usage is 4513420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

