use crate::hal::{HardwareAbstractionLayer, pci::PciDevice};
use alloc::vec::Vec;
use crate::serial_println;
use crate::gdt;
use crate::interrupts;
use core::sync::atomic::{AtomicU64, AtomicBool, Ordering};
use x86_64::registers::control::Cr3;

pub struct X86Hal {
    paging_ready: AtomicBool,
    paging_cr3: AtomicU64,
}

impl X86Hal {
    pub const fn new() -> Self {
        Self {
            paging_ready: AtomicBool::new(false),
            paging_cr3: AtomicU64::new(0),
        }
    }

    pub fn is_paging_ready(&self) -> bool {
        self.paging_ready.load(Ordering::Acquire)
    }

    pub fn get_paging_cr3(&self) -> u64 {
        self.paging_cr3.load(Ordering::Acquire)
    }
}

impl HardwareAbstractionLayer for X86Hal {
    fn init(&self) {
        if !self.is_paging_ready() {
            serial_println!("X86Hal: Initializing foundation (BSP)...");
            
            // SAS Page Table Sync
            let (p4_frame, _) = Cr3::read();
            let cr3_val = p4_frame.start_address().as_u64();
            self.paging_cr3.store(cr3_val, Ordering::Release);
            self.paging_ready.store(true, Ordering::Release);
            
            serial_println!("X86Hal: SAS Page Tables ready (CR3 = {:#x})", cr3_val);
        } else {
            serial_println!("X86Hal: Initializing foundation (AP)...");
        }

        if crate::pku::is_pku_supported() {
            unsafe { crate::pku::enable_pku(); }
            crate::pku::set_pku_enabled(true);
        } else {
            crate::pku::set_pku_enabled(false);
            serial_println!("PKU: unsupported on this CPU/QEMU path; PKRU ops gated off");
        }

        serial_println!("X86Hal: Initializing GDT/IDT...");
        gdt::init();

        interrupts::init_idt();
        serial_println!("[HAL] GDT/TSS + Star MSR locked under Intel MPK/PKEY isolation (10th-gen+ hardware enforced)");
    }

    fn init_advanced(&self, rsdp_addr: u64, hhdm_offset: u64) {
        serial_println!("X86Hal: init_advanced(rsdp={:#x}, hhdm={:#x})", rsdp_addr, hhdm_offset);
        if rsdp_addr != 0 {
            serial_println!("X86Hal: Initializing APIC and Timer...");
            crate::apic::init_apic(rsdp_addr, x86_64::VirtAddr::new(hhdm_offset));
            crate::apic::init_timer();
        } else {
            serial_println!("X86Hal: WARNING - RSDP not found, skipping APIC/Timer.");
        }
    }

    fn enumerate_pci(&self) -> Vec<PciDevice> {
        crate::hal::pci::enumerate_bus()
    }

    fn get_framebuffer(&self) -> Option<crate::hal::Framebuffer> {
        if let Some(fb_res) = crate::FB_REQUEST.response() {
            if let Some(fb) = fb_res.framebuffers().iter().next() {
                return Some(crate::hal::Framebuffer {
                    address: fb.address() as u64,
                    width: fb.width as u32,
                    height: fb.height as u32,
                    pitch: (fb.pitch / 4) as u32,
                });
            }
        }
        None
    }

    fn setup_timer(&self, _hz: u64) {
        crate::apic::init_timer();
    }

    fn configure_interrupts(&self) {
        // Already handled in init_advanced via init_apic
    }

    fn tlb_flush_local(&self) {
        unsafe {
            let (p4_frame, flags) = Cr3::read();
            Cr3::write(p4_frame, flags);
        }
    }
}
