INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module firx2_param
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v:74]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v:83]
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sources_1/new/firx2_param.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Documentos/Xilinx/FILTROS/ParameterizedFIR/FIR.srcs/sim_1/new/firx2_param_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module firx2_param_tb
