#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Sep 23 13:05:38 2019
# Process ID: 2707
# Current directory: /media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.runs/synth_1
# Command line: vivado -log Counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Counter.tcl
# Log file: /media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.runs/synth_1/Counter.vds
# Journal file: /media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Counter.tcl -notrace
Command: synth_design -top Counter -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2797 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.277 ; gain = 61.918 ; free physical = 70 ; free virtual = 1515
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter' [/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.srcs/sources_1/imports/Lab04/behavioral.vhd:12]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'leds_reg' in module 'Counter' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.srcs/sources_1/imports/Lab04/behavioral.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Counter' (1#1) [/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.srcs/sources_1/imports/Lab04/behavioral.vhd:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1295.902 ; gain = 107.543 ; free physical = 105 ; free virtual = 1504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.902 ; gain = 107.543 ; free physical = 95 ; free virtual = 1499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1295.902 ; gain = 107.543 ; free physical = 95 ; free virtual = 1499
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.srcs/constrs_1/imports/Lab04/ZYBO_Z7-10_master.xdc]
Finished Parsing XDC File [/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.srcs/constrs_1/imports/Lab04/ZYBO_Z7-10_master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.srcs/constrs_1/imports/Lab04/ZYBO_Z7-10_master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1598.457 ; gain = 0.000 ; free physical = 64 ; free virtual = 1051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:01:28 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 92 ; free virtual = 1125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:01:28 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 82 ; free virtual = 1117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:01:28 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 77 ; free virtual = 1121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:01:29 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 60 ; free virtual = 1111
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:31 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 75 ; free virtual = 1102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 60 ; free virtual = 988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 78 ; free virtual = 993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 75 ; free virtual = 994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 66 ; free virtual = 993
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 66 ; free virtual = 993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 66 ; free virtual = 993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 66 ; free virtual = 993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 65 ; free virtual = 993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 65 ; free virtual = 993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     2|
|5     |FDCE   |    60|
|6     |IBUF   |     6|
|7     |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    89|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.457 ; gain = 410.098 ; free physical = 65 ; free virtual = 993
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:50 . Memory (MB): peak = 1598.457 ; gain = 107.543 ; free physical = 137 ; free virtual = 1052
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:01:51 . Memory (MB): peak = 1598.465 ; gain = 410.098 ; free physical = 135 ; free virtual = 1052
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:56 . Memory (MB): peak = 1598.465 ; gain = 410.188 ; free physical = 115 ; free virtual = 1052
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/media/psf/Home/OneDrive/OneDrive - University of New Mexico/FALL2019/ECE338/lab04/lab04.runs/synth_1/Counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Counter_utilization_synth.rpt -pb Counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.81 . Memory (MB): peak = 1614.465 ; gain = 0.000 ; free physical = 85 ; free virtual = 1052
INFO: [Common 17-206] Exiting Vivado at Mon Sep 23 13:08:06 2019...
