
build/debug/lcd+joystick.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dd4  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08003f14  08003f14  00004f14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08004050  08004050  00005050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08004058  08004058  00005058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800405c  0800405c  0000505c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000005c  20000008  08004060  00006008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .tdata        00000000  20000064  20000064  00006064  2**2
                  CONTENTS, ALLOC, LOAD, DATA, THREAD_LOCAL
  8 .tbss         00000000  20000064  20000064  00000000  2**2
                  ALLOC, THREAD_LOCAL
  9 .bss          000002c4  20000064  080040bc  00006064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000328  080040bc  00006328  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006064  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  00006094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022196  00000000  00000000  000060cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ac0  00000000  00000000  00028263  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000ee8a  00000000  00000000  0002bd23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001348  00000000  00000000  0003abb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001245  00000000  00000000  0003bef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000182fb  00000000  00000000  0003d13d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00007d52  00000000  00000000  00055438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003048  00000000  00000000  0005d18c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000001ab  00000000  00000000  000601d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <strlen>:
 8000140:	4603      	mov	r3, r0
 8000142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000146:	2a00      	cmp	r2, #0
 8000148:	d1fb      	bne.n	8000142 <strlen+0x2>
 800014a:	1a18      	subs	r0, r3, r0
 800014c:	3801      	subs	r0, #1
 800014e:	4770      	bx	lr

08000150 <memchr>:
 8000150:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000154:	2a10      	cmp	r2, #16
 8000156:	db2b      	blt.n	80001b0 <memchr+0x60>
 8000158:	f010 0f07 	tst.w	r0, #7
 800015c:	d008      	beq.n	8000170 <memchr+0x20>
 800015e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000162:	3a01      	subs	r2, #1
 8000164:	428b      	cmp	r3, r1
 8000166:	d02d      	beq.n	80001c4 <memchr+0x74>
 8000168:	f010 0f07 	tst.w	r0, #7
 800016c:	b342      	cbz	r2, 80001c0 <memchr+0x70>
 800016e:	d1f6      	bne.n	800015e <memchr+0xe>
 8000170:	b4f0      	push	{r4, r5, r6, r7}
 8000172:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000176:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800017a:	f022 0407 	bic.w	r4, r2, #7
 800017e:	f07f 0700 	mvns.w	r7, #0
 8000182:	2300      	movs	r3, #0
 8000184:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000188:	3c08      	subs	r4, #8
 800018a:	ea85 0501 	eor.w	r5, r5, r1
 800018e:	ea86 0601 	eor.w	r6, r6, r1
 8000192:	fa85 f547 	uadd8	r5, r5, r7
 8000196:	faa3 f587 	sel	r5, r3, r7
 800019a:	fa86 f647 	uadd8	r6, r6, r7
 800019e:	faa5 f687 	sel	r6, r5, r7
 80001a2:	b98e      	cbnz	r6, 80001c8 <memchr+0x78>
 80001a4:	d1ee      	bne.n	8000184 <memchr+0x34>
 80001a6:	bcf0      	pop	{r4, r5, r6, r7}
 80001a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ac:	f002 0207 	and.w	r2, r2, #7
 80001b0:	b132      	cbz	r2, 80001c0 <memchr+0x70>
 80001b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b6:	3a01      	subs	r2, #1
 80001b8:	ea83 0301 	eor.w	r3, r3, r1
 80001bc:	b113      	cbz	r3, 80001c4 <memchr+0x74>
 80001be:	d1f8      	bne.n	80001b2 <memchr+0x62>
 80001c0:	2000      	movs	r0, #0
 80001c2:	4770      	bx	lr
 80001c4:	3801      	subs	r0, #1
 80001c6:	4770      	bx	lr
 80001c8:	2d00      	cmp	r5, #0
 80001ca:	bf06      	itte	eq
 80001cc:	4635      	moveq	r5, r6
 80001ce:	3803      	subeq	r0, #3
 80001d0:	3807      	subne	r0, #7
 80001d2:	f015 0f01 	tst.w	r5, #1
 80001d6:	d107      	bne.n	80001e8 <memchr+0x98>
 80001d8:	3001      	adds	r0, #1
 80001da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80001de:	bf02      	ittt	eq
 80001e0:	3001      	addeq	r0, #1
 80001e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80001e6:	3001      	addeq	r0, #1
 80001e8:	bcf0      	pop	{r4, r5, r6, r7}
 80001ea:	3801      	subs	r0, #1
 80001ec:	4770      	bx	lr
 80001ee:	bf00      	nop

080001f0 <__aeabi_uldivmod>:
 80001f0:	b953      	cbnz	r3, 8000208 <__aeabi_uldivmod+0x18>
 80001f2:	b94a      	cbnz	r2, 8000208 <__aeabi_uldivmod+0x18>
 80001f4:	2900      	cmp	r1, #0
 80001f6:	bf08      	it	eq
 80001f8:	2800      	cmpeq	r0, #0
 80001fa:	bf1c      	itt	ne
 80001fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000200:	f04f 30ff 	movne.w	r0, #4294967295
 8000204:	f000 b80c 	b.w	8000220 <__aeabi_idiv0>
 8000208:	f1ad 0c08 	sub.w	ip, sp, #8
 800020c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000210:	f003 fcf8 	bl	8003c04 <__udivmoddi4>
 8000214:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000218:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800021c:	b004      	add	sp, #16
 800021e:	4770      	bx	lr

08000220 <__aeabi_idiv0>:
 8000220:	4770      	bx	lr
 8000222:	bf00      	nop

08000224 <__do_global_dtors_aux>:
 8000224:	b510      	push	{r4, lr}
 8000226:	4c05      	ldr	r4, [pc, #20]	@ (800023c <__do_global_dtors_aux+0x18>)
 8000228:	7823      	ldrb	r3, [r4, #0]
 800022a:	b933      	cbnz	r3, 800023a <__do_global_dtors_aux+0x16>
 800022c:	4b04      	ldr	r3, [pc, #16]	@ (8000240 <__do_global_dtors_aux+0x1c>)
 800022e:	b113      	cbz	r3, 8000236 <__do_global_dtors_aux+0x12>
 8000230:	4804      	ldr	r0, [pc, #16]	@ (8000244 <__do_global_dtors_aux+0x20>)
 8000232:	f3af 8000 	nop.w
 8000236:	2301      	movs	r3, #1
 8000238:	7023      	strb	r3, [r4, #0]
 800023a:	bd10      	pop	{r4, pc}
 800023c:	20000064 	.word	0x20000064
 8000240:	00000000 	.word	0x00000000
 8000244:	08003efc 	.word	0x08003efc

08000248 <frame_dummy>:
 8000248:	b508      	push	{r3, lr}
 800024a:	4b03      	ldr	r3, [pc, #12]	@ (8000258 <frame_dummy+0x10>)
 800024c:	b11b      	cbz	r3, 8000256 <frame_dummy+0xe>
 800024e:	4903      	ldr	r1, [pc, #12]	@ (800025c <frame_dummy+0x14>)
 8000250:	4803      	ldr	r0, [pc, #12]	@ (8000260 <frame_dummy+0x18>)
 8000252:	f3af 8000 	nop.w
 8000256:	bd08      	pop	{r3, pc}
 8000258:	00000000 	.word	0x00000000
 800025c:	20000068 	.word	0x20000068
 8000260:	08003efc 	.word	0x08003efc

08000264 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000264:	b500      	push	{lr}
 8000266:	b087      	sub	sp, #28

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000268:	2300      	movs	r3, #0
 800026a:	9300      	str	r3, [sp, #0]
 800026c:	9301      	str	r3, [sp, #4]
 800026e:	9302      	str	r3, [sp, #8]
 8000270:	9303      	str	r3, [sp, #12]
 8000272:	9304      	str	r3, [sp, #16]
 8000274:	9305      	str	r3, [sp, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000276:	4819      	ldr	r0, [pc, #100]	@ (80002dc <MX_ADC1_Init+0x78>)
 8000278:	4a19      	ldr	r2, [pc, #100]	@ (80002e0 <MX_ADC1_Init+0x7c>)
 800027a:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800027c:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800027e:	6083      	str	r3, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000280:	60c3      	str	r3, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000282:	6103      	str	r3, [r0, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000284:	2204      	movs	r2, #4
 8000286:	6142      	str	r2, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000288:	7603      	strb	r3, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800028a:	7643      	strb	r3, [r0, #25]
  hadc1.Init.NbrOfConversion = 1;
 800028c:	2201      	movs	r2, #1
 800028e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000290:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000294:	6283      	str	r3, [r0, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000296:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000298:	f880 3030 	strb.w	r3, [r0, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800029c:	6343      	str	r3, [r0, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800029e:	f880 3038 	strb.w	r3, [r0, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80002a2:	f000 faed 	bl	8000880 <HAL_ADC_Init>
 80002a6:	b990      	cbnz	r0, 80002ce <MX_ADC1_Init+0x6a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80002a8:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <MX_ADC1_Init+0x80>)
 80002aa:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80002ac:	2306      	movs	r3, #6
 80002ae:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80002b0:	2300      	movs	r3, #0
 80002b2:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80002b4:	227f      	movs	r2, #127	@ 0x7f
 80002b6:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80002b8:	2204      	movs	r2, #4
 80002ba:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 80002bc:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80002be:	4669      	mov	r1, sp
 80002c0:	4806      	ldr	r0, [pc, #24]	@ (80002dc <MX_ADC1_Init+0x78>)
 80002c2:	f000 fc27 	bl	8000b14 <HAL_ADC_ConfigChannel>
 80002c6:	b928      	cbnz	r0, 80002d4 <MX_ADC1_Init+0x70>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002c8:	b007      	add	sp, #28
 80002ca:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80002ce:	f000 f977 	bl	80005c0 <Error_Handler>
 80002d2:	e7e9      	b.n	80002a8 <MX_ADC1_Init+0x44>
    Error_Handler();
 80002d4:	f000 f974 	bl	80005c0 <Error_Handler>
}
 80002d8:	e7f6      	b.n	80002c8 <MX_ADC1_Init+0x64>
 80002da:	bf00      	nop
 80002dc:	20000080 	.word	0x20000080
 80002e0:	50040000 	.word	0x50040000
 80002e4:	1d500080 	.word	0x1d500080

080002e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002e8:	b510      	push	{r4, lr}
 80002ea:	b09c      	sub	sp, #112	@ 0x70
 80002ec:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ee:	2100      	movs	r1, #0
 80002f0:	9117      	str	r1, [sp, #92]	@ 0x5c
 80002f2:	9118      	str	r1, [sp, #96]	@ 0x60
 80002f4:	9119      	str	r1, [sp, #100]	@ 0x64
 80002f6:	911a      	str	r1, [sp, #104]	@ 0x68
 80002f8:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80002fa:	2250      	movs	r2, #80	@ 0x50
 80002fc:	a803      	add	r0, sp, #12
 80002fe:	f002 fffd 	bl	80032fc <memset>
  if(adcHandle->Instance==ADC1)
 8000302:	6822      	ldr	r2, [r4, #0]
 8000304:	4b1e      	ldr	r3, [pc, #120]	@ (8000380 <HAL_ADC_MspInit+0x98>)
 8000306:	429a      	cmp	r2, r3
 8000308:	d001      	beq.n	800030e <HAL_ADC_MspInit+0x26>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800030a:	b01c      	add	sp, #112	@ 0x70
 800030c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800030e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000312:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 6;
 8000314:	2306      	movs	r3, #6
 8000316:	9304      	str	r3, [sp, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8000318:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800031c:	9305      	str	r3, [sp, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 800031e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000322:	9306      	str	r3, [sp, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8000324:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8000328:	9307      	str	r3, [sp, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800032a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800032e:	9308      	str	r3, [sp, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000330:	9312      	str	r3, [sp, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000332:	a803      	add	r0, sp, #12
 8000334:	f001 ffad 	bl	8002292 <HAL_RCCEx_PeriphCLKConfig>
 8000338:	b9f8      	cbnz	r0, 800037a <HAL_ADC_MspInit+0x92>
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800033a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800033e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000340:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8000344:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000346:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000348:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800034c:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 800034e:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000350:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000352:	f042 0201 	orr.w	r2, r2, #1
 8000356:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800035a:	f003 0301 	and.w	r3, r3, #1
 800035e:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000360:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = JoyStick_X_Pin|JoyStick_Y_Pin;
 8000362:	230c      	movs	r3, #12
 8000364:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000366:	2303      	movs	r3, #3
 8000368:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800036a:	2300      	movs	r3, #0
 800036c:	9319      	str	r3, [sp, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800036e:	a917      	add	r1, sp, #92	@ 0x5c
 8000370:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000374:	f000 ffe0 	bl	8001338 <HAL_GPIO_Init>
}
 8000378:	e7c7      	b.n	800030a <HAL_ADC_MspInit+0x22>
      Error_Handler();
 800037a:	f000 f921 	bl	80005c0 <Error_Handler>
 800037e:	e7dc      	b.n	800033a <HAL_ADC_MspInit+0x52>
 8000380:	50040000 	.word	0x50040000

08000384 <MX_GPIO_Init>:
        * EXTI
     PA11   ------> USB_DM
     PA12   ------> USB_DP
*/
void MX_GPIO_Init(void)
{
 8000384:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000386:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000388:	ad03      	add	r5, sp, #12
 800038a:	2400      	movs	r4, #0
 800038c:	9403      	str	r4, [sp, #12]
 800038e:	9404      	str	r4, [sp, #16]
 8000390:	9405      	str	r4, [sp, #20]
 8000392:	9406      	str	r4, [sp, #24]
 8000394:	9407      	str	r4, [sp, #28]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000396:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800039a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800039c:	f042 0204 	orr.w	r2, r2, #4
 80003a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80003a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80003a4:	f002 0204 	and.w	r2, r2, #4
 80003a8:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80003aa:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80003ac:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80003ae:	f042 0201 	orr.w	r2, r2, #1
 80003b2:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80003b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80003b6:	f002 0201 	and.w	r2, r2, #1
 80003ba:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80003bc:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80003be:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80003c0:	f042 0202 	orr.w	r2, r2, #2
 80003c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80003c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003c8:	f003 0302 	and.w	r3, r3, #2
 80003cc:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80003ce:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D4_Pin|D5_Pin|D6_Pin|D7_Pin, GPIO_PIN_RESET);
 80003d0:	4e1b      	ldr	r6, [pc, #108]	@ (8000440 <MX_GPIO_Init+0xbc>)
 80003d2:	4622      	mov	r2, r4
 80003d4:	210f      	movs	r1, #15
 80003d6:	4630      	mov	r0, r6
 80003d8:	f001 f888 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS_Pin|E_Pin, GPIO_PIN_RESET);
 80003dc:	4622      	mov	r2, r4
 80003de:	2103      	movs	r1, #3
 80003e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80003e4:	f001 f882 	bl	80014ec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin;
 80003e8:	230f      	movs	r3, #15
 80003ea:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003ec:	2701      	movs	r7, #1
 80003ee:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003f0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003f2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80003f4:	4629      	mov	r1, r5
 80003f6:	4630      	mov	r0, r6
 80003f8:	f000 ff9e 	bl	8001338 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS_Pin E_Pin */
  GPIO_InitStruct.Pin = RS_Pin|E_Pin;
 80003fc:	2303      	movs	r3, #3
 80003fe:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000400:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000402:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000404:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000406:	4629      	mov	r1, r5
 8000408:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800040c:	f000 ff94 	bl	8001338 <HAL_GPIO_Init>

  /*Configure GPIO pin : JoyStick_SW_Pin */
  GPIO_InitStruct.Pin = JoyStick_SW_Pin;
 8000410:	2340      	movs	r3, #64	@ 0x40
 8000412:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000414:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000416:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(JoyStick_SW_GPIO_Port, &GPIO_InitStruct);
 8000418:	4629      	mov	r1, r5
 800041a:	4630      	mov	r0, r6
 800041c:	f000 ff8c 	bl	8001338 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 8000420:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000424:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000426:	2302      	movs	r3, #2
 8000428:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800042a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800042c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800042e:	230a      	movs	r3, #10
 8000430:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000432:	4629      	mov	r1, r5
 8000434:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000438:	f000 ff7e 	bl	8001338 <HAL_GPIO_Init>

}
 800043c:	b009      	add	sp, #36	@ 0x24
 800043e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000440:	48000800 	.word	0x48000800

08000444 <Read_ADC_Channel>:
    joystick->buttonPin = buttonPin;
}

// Helper function to read a single ADC channel
static uint16_t Read_ADC_Channel(ADC_HandleTypeDef* hadc, uint32_t channel)
{
 8000444:	b530      	push	{r4, r5, lr}
 8000446:	b087      	sub	sp, #28
 8000448:	4604      	mov	r4, r0
    ADC_ChannelConfTypeDef sConfig = {0};
 800044a:	2200      	movs	r2, #0
 800044c:	9200      	str	r2, [sp, #0]
 800044e:	9201      	str	r2, [sp, #4]
 8000450:	9202      	str	r2, [sp, #8]
 8000452:	9203      	str	r2, [sp, #12]
 8000454:	9204      	str	r2, [sp, #16]
 8000456:	9205      	str	r2, [sp, #20]
    sConfig.Channel = channel;
 8000458:	9100      	str	r1, [sp, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 800045a:	2206      	movs	r2, #6
 800045c:	9201      	str	r2, [sp, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800045e:	9202      	str	r2, [sp, #8]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000460:	4669      	mov	r1, sp
 8000462:	f000 fb57 	bl	8000b14 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(hadc);
 8000466:	4620      	mov	r0, r4
 8000468:	f000 fe54 	bl	8001114 <HAL_ADC_Start>
    uint16_t value = 0;
    if(HAL_ADC_PollForConversion(hadc, 10) == HAL_OK)
 800046c:	210a      	movs	r1, #10
 800046e:	4620      	mov	r0, r4
 8000470:	f000 faf2 	bl	8000a58 <HAL_ADC_PollForConversion>
 8000474:	b130      	cbz	r0, 8000484 <Read_ADC_Channel+0x40>
    uint16_t value = 0;
 8000476:	2500      	movs	r5, #0
        value = HAL_ADC_GetValue(hadc);
    HAL_ADC_Stop(hadc);
 8000478:	4620      	mov	r0, r4
 800047a:	f000 fed1 	bl	8001220 <HAL_ADC_Stop>

    return value;
}
 800047e:	4628      	mov	r0, r5
 8000480:	b007      	add	sp, #28
 8000482:	bd30      	pop	{r4, r5, pc}
        value = HAL_ADC_GetValue(hadc);
 8000484:	4620      	mov	r0, r4
 8000486:	f000 fb41 	bl	8000b0c <HAL_ADC_GetValue>
 800048a:	b285      	uxth	r5, r0
 800048c:	e7f4      	b.n	8000478 <Read_ADC_Channel+0x34>

0800048e <Joystick_Init>:
    joystick->hadc = hadc;
 800048e:	6001      	str	r1, [r0, #0]
    joystick->xChannel = xChannel;
 8000490:	6042      	str	r2, [r0, #4]
    joystick->yChannel = yChannel;
 8000492:	6083      	str	r3, [r0, #8]
    joystick->buttonPort = buttonPort;
 8000494:	9b00      	ldr	r3, [sp, #0]
 8000496:	60c3      	str	r3, [r0, #12]
    joystick->buttonPin = buttonPin;
 8000498:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 800049c:	8203      	strh	r3, [r0, #16]
}
 800049e:	4770      	bx	lr

080004a0 <Joystick_ReadXY>:

// Read X and Y axes
void Joystick_ReadXY(Joystick_HandleTypeDef* joystick, uint16_t* xy)
{
 80004a0:	b538      	push	{r3, r4, r5, lr}
 80004a2:	4604      	mov	r4, r0
 80004a4:	460d      	mov	r5, r1
    xy[0] = Read_ADC_Channel(joystick->hadc, joystick->xChannel); // X-axis
 80004a6:	6841      	ldr	r1, [r0, #4]
 80004a8:	6800      	ldr	r0, [r0, #0]
 80004aa:	f7ff ffcb 	bl	8000444 <Read_ADC_Channel>
 80004ae:	8028      	strh	r0, [r5, #0]
    xy[1] = Read_ADC_Channel(joystick->hadc, joystick->yChannel); // Y-axis
 80004b0:	68a1      	ldr	r1, [r4, #8]
 80004b2:	6820      	ldr	r0, [r4, #0]
 80004b4:	f7ff ffc6 	bl	8000444 <Read_ADC_Channel>
 80004b8:	8068      	strh	r0, [r5, #2]
}
 80004ba:	bd38      	pop	{r3, r4, r5, pc}

080004bc <Delay_us>:

// Delay functions
void Delay_us(uint8_t delay)
{
	// TO DO:  Check microsecond timer
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004bc:	4b03      	ldr	r3, [pc, #12]	@ (80004cc <Delay_us+0x10>)
 80004be:	681a      	ldr	r2, [r3, #0]
 80004c0:	2300      	movs	r3, #0
 80004c2:	6253      	str	r3, [r2, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 80004c4:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80004c6:	4283      	cmp	r3, r0
 80004c8:	d3fc      	bcc.n	80004c4 <Delay_us+0x8>
}
 80004ca:	4770      	bx	lr
 80004cc:	20000100 	.word	0x20000100

080004d0 <Delay_ms>:

void Delay_ms(uint8_t delay)
{
 80004d0:	b508      	push	{r3, lr}
	HAL_Delay(delay);
 80004d2:	f000 f993 	bl	80007fc <HAL_Delay>
}
 80004d6:	bd08      	pop	{r3, pc}

080004d8 <LCD_strobe>:

// Send strobe to LCD via E line
void LCD_strobe(void)
{
 80004d8:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_SET);
 80004da:	2201      	movs	r2, #1
 80004dc:	2102      	movs	r1, #2
 80004de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004e2:	f001 f803 	bl	80014ec <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 80004e6:	2014      	movs	r0, #20
 80004e8:	f7ff ffe8 	bl	80004bc <Delay_us>
	HAL_GPIO_WritePin(GPIOA, pin_E, Bit_RESET);
 80004ec:	2200      	movs	r2, #0
 80004ee:	2102      	movs	r1, #2
 80004f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80004f4:	f000 fffa 	bl	80014ec <HAL_GPIO_WritePin>
	Delay_us(20); // Due to datasheet E cycle time is about ~500ns, set to 20 us to let enough time for set up
 80004f8:	2014      	movs	r0, #20
 80004fa:	f7ff ffdf 	bl	80004bc <Delay_us>
}
 80004fe:	bd08      	pop	{r3, pc}

08000500 <LCD_send_4bit>:

// Send low nibble of cmd to LCD via 4bit bus
void LCD_send_4bit(uint8_t cmd)
{
 8000500:	b538      	push	{r3, r4, r5, lr}
 8000502:	4604      	mov	r4, r0
	HAL_GPIO_WritePin(GPIOC, pin_DB4, cmd & (1<<0) ? Bit_SET : Bit_RESET);
 8000504:	4d0d      	ldr	r5, [pc, #52]	@ (800053c <LCD_send_4bit+0x3c>)
 8000506:	f000 0201 	and.w	r2, r0, #1
 800050a:	2101      	movs	r1, #1
 800050c:	4628      	mov	r0, r5
 800050e:	f000 ffed 	bl	80014ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB5, cmd & (1<<1) ? Bit_SET : Bit_RESET);
 8000512:	f3c4 0240 	ubfx	r2, r4, #1, #1
 8000516:	2102      	movs	r1, #2
 8000518:	4628      	mov	r0, r5
 800051a:	f000 ffe7 	bl	80014ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB6, cmd & (1<<2) ? Bit_SET : Bit_RESET);
 800051e:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8000522:	2104      	movs	r1, #4
 8000524:	4628      	mov	r0, r5
 8000526:	f000 ffe1 	bl	80014ec <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, pin_DB7, cmd & (1<<3) ? Bit_SET : Bit_RESET);
 800052a:	f3c4 02c0 	ubfx	r2, r4, #3, #1
 800052e:	2108      	movs	r1, #8
 8000530:	4628      	mov	r0, r5
 8000532:	f000 ffdb 	bl	80014ec <HAL_GPIO_WritePin>
	LCD_strobe();
 8000536:	f7ff ffcf 	bl	80004d8 <LCD_strobe>
}
 800053a:	bd38      	pop	{r3, r4, r5, pc}
 800053c:	48000800 	.word	0x48000800

08000540 <LCD_cmd_4bit>:

// Send command to LCD via 4bit bus
void LCD_cmd_4bit(uint8_t cmd)
{
 8000540:	b510      	push	{r4, lr}
 8000542:	4604      	mov	r4, r0
    HAL_GPIO_WritePin(GPIOA, pin_RS, Bit_RESET);
 8000544:	2200      	movs	r2, #0
 8000546:	2101      	movs	r1, #1
 8000548:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800054c:	f000 ffce 	bl	80014ec <HAL_GPIO_WritePin>
    LCD_send_4bit(cmd>>4); // send high nibble
 8000550:	0920      	lsrs	r0, r4, #4
 8000552:	f7ff ffd5 	bl	8000500 <LCD_send_4bit>
    LCD_send_4bit(cmd); // send low nibble
 8000556:	4620      	mov	r0, r4
 8000558:	f7ff ffd2 	bl	8000500 <LCD_send_4bit>
    Delay_us(40); 	// typical command takes about 39us
 800055c:	2028      	movs	r0, #40	@ 0x28
 800055e:	f7ff ffad 	bl	80004bc <Delay_us>
}
 8000562:	bd10      	pop	{r4, pc}

08000564 <LCD_Init>:
    LCD_cmd_4bit((column+(line<<6)) | 0x80);  // Set DDRAM address with coordinates
}

// Init LCD to 4bit bus mode
void LCD_Init(void)
{
 8000564:	b508      	push	{r3, lr}
	Delay_ms(30);              // must wait >=30us after LCD Vdd rises to 4.5V
 8000566:	201e      	movs	r0, #30
 8000568:	f7ff ffb2 	bl	80004d0 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 800056c:	2003      	movs	r0, #3
 800056e:	f7ff ffc7 	bl	8000500 <LCD_send_4bit>
	Delay_ms(5);               // must wait more than 4.1ms
 8000572:	2005      	movs	r0, #5
 8000574:	f7ff ffac 	bl	80004d0 <Delay_ms>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000578:	2003      	movs	r0, #3
 800057a:	f7ff ffc1 	bl	8000500 <LCD_send_4bit>
	Delay_us(150);             // must wait more than 100us
 800057e:	2096      	movs	r0, #150	@ 0x96
 8000580:	f7ff ff9c 	bl	80004bc <Delay_us>
	LCD_send_4bit(0b00000011); // select 4-bit bus (still 8bit)
 8000584:	2003      	movs	r0, #3
 8000586:	f7ff ffbb 	bl	8000500 <LCD_send_4bit>
	LCD_send_4bit(0b00000010); // Function set: 4-bit bus (gotcha!)
 800058a:	2002      	movs	r0, #2
 800058c:	f7ff ffb8 	bl	8000500 <LCD_send_4bit>

	LCD_cmd_4bit(0x28); // LCD Function: 2 Lines, 5x8 matrix
 8000590:	2028      	movs	r0, #40	@ 0x28
 8000592:	f7ff ffd5 	bl	8000540 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x0C); // Display control: Display: on, cursor: off
 8000596:	200c      	movs	r0, #12
 8000598:	f7ff ffd2 	bl	8000540 <LCD_cmd_4bit>
	LCD_cmd_4bit(0x06); // Entry mode: increment, shift disabled
 800059c:	2006      	movs	r0, #6
 800059e:	f7ff ffcf 	bl	8000540 <LCD_cmd_4bit>
}
 80005a2:	bd08      	pop	{r3, pc}

080005a4 <LCD_Cls>:

// Clear LCD display and set cursor at first position
void LCD_Cls(void)
{
 80005a4:	b508      	push	{r3, lr}
	LCD_cmd_4bit(0x01); // Clear display command
 80005a6:	2001      	movs	r0, #1
 80005a8:	f7ff ffca 	bl	8000540 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 80005ac:	2002      	movs	r0, #2
 80005ae:	f7ff ff8f 	bl	80004d0 <Delay_ms>
	LCD_cmd_4bit(0x02); // Return Home command
 80005b2:	2002      	movs	r0, #2
 80005b4:	f7ff ffc4 	bl	8000540 <LCD_cmd_4bit>
	Delay_ms(2); // Numb display does it at least 1.53ms
 80005b8:	2002      	movs	r0, #2
 80005ba:	f7ff ff89 	bl	80004d0 <Delay_ms>
}
 80005be:	bd08      	pop	{r3, pc}

080005c0 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c0:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c2:	e7fe      	b.n	80005c2 <Error_Handler+0x2>

080005c4 <SystemClock_Config>:
{
 80005c4:	b510      	push	{r4, lr}
 80005c6:	b09a      	sub	sp, #104	@ 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c8:	ac08      	add	r4, sp, #32
 80005ca:	2248      	movs	r2, #72	@ 0x48
 80005cc:	2100      	movs	r1, #0
 80005ce:	4620      	mov	r0, r4
 80005d0:	f002 fe94 	bl	80032fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d4:	2300      	movs	r3, #0
 80005d6:	9301      	str	r3, [sp, #4]
 80005d8:	9302      	str	r3, [sp, #8]
 80005da:	9303      	str	r3, [sp, #12]
 80005dc:	9304      	str	r3, [sp, #16]
 80005de:	9305      	str	r3, [sp, #20]
 80005e0:	9306      	str	r3, [sp, #24]
 80005e2:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV2);
 80005e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80005e8:	68ca      	ldr	r2, [r1, #12]
 80005ea:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80005ee:	f042 0210 	orr.w	r2, r2, #16
 80005f2:	60ca      	str	r2, [r1, #12]
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 80005f4:	68ca      	ldr	r2, [r1, #12]
 80005f6:	f022 0203 	bic.w	r2, r2, #3
 80005fa:	f042 0201 	orr.w	r2, r2, #1
 80005fe:	60ca      	str	r2, [r1, #12]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000600:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8000604:	680a      	ldr	r2, [r1, #0]
 8000606:	f422 62c0 	bic.w	r2, r2, #1536	@ 0x600
 800060a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800060e:	600a      	str	r2, [r1, #0]
 8000610:	680a      	ldr	r2, [r1, #0]
 8000612:	f402 62c0 	and.w	r2, r2, #1536	@ 0x600
 8000616:	9200      	str	r2, [sp, #0]
 8000618:	9a00      	ldr	r2, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 800061a:	2222      	movs	r2, #34	@ 0x22
 800061c:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800061e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000622:	920b      	str	r2, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000624:	2201      	movs	r2, #1
 8000626:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000628:	2240      	movs	r2, #64	@ 0x40
 800062a:	920c      	str	r2, [sp, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800062c:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 800062e:	22a0      	movs	r2, #160	@ 0xa0
 8000630:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000632:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000634:	4620      	mov	r0, r4
 8000636:	f001 f865 	bl	8001704 <HAL_RCC_OscConfig>
 800063a:	b980      	cbnz	r0, 800065e <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 800063c:	236f      	movs	r3, #111	@ 0x6f
 800063e:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000640:	2300      	movs	r3, #0
 8000642:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000644:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000646:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000648:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 800064a:	2280      	movs	r2, #128	@ 0x80
 800064c:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 800064e:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000650:	2101      	movs	r1, #1
 8000652:	a801      	add	r0, sp, #4
 8000654:	f001 fbe2 	bl	8001e1c <HAL_RCC_ClockConfig>
 8000658:	b918      	cbnz	r0, 8000662 <SystemClock_Config+0x9e>
}
 800065a:	b01a      	add	sp, #104	@ 0x68
 800065c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800065e:	f7ff ffaf 	bl	80005c0 <Error_Handler>
    Error_Handler();
 8000662:	f7ff ffad 	bl	80005c0 <Error_Handler>

08000666 <PeriphCommonClock_Config>:
{
 8000666:	b510      	push	{r4, lr}
 8000668:	b094      	sub	sp, #80	@ 0x50
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800066a:	2250      	movs	r2, #80	@ 0x50
 800066c:	2100      	movs	r1, #0
 800066e:	4668      	mov	r0, sp
 8000670:	f002 fe44 	bl	80032fc <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 8000674:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000678:	9300      	str	r3, [sp, #0]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800067a:	4668      	mov	r0, sp
 800067c:	f001 fe09 	bl	8002292 <HAL_RCCEx_PeriphCLKConfig>
 8000680:	b908      	cbnz	r0, 8000686 <PeriphCommonClock_Config+0x20>
}
 8000682:	b014      	add	sp, #80	@ 0x50
 8000684:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000686:	f7ff ff9b 	bl	80005c0 <Error_Handler>
	...

0800068c <main>:
{
 800068c:	b530      	push	{r4, r5, lr}
 800068e:	b0c1      	sub	sp, #260	@ 0x104
  HAL_Init();
 8000690:	f000 f886 	bl	80007a0 <HAL_Init>
  SystemClock_Config();
 8000694:	f7ff ff96 	bl	80005c4 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000698:	f7ff ffe5 	bl	8000666 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 800069c:	f7ff fe72 	bl	8000384 <MX_GPIO_Init>
  MX_ADC1_Init();
 80006a0:	f7ff fde0 	bl	8000264 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80006a4:	f002 fd44 	bl	8003130 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80006a8:	f002 fcf6 	bl	8003098 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 80006ac:	4820      	ldr	r0, [pc, #128]	@ (8000730 <main+0xa4>)
 80006ae:	f001 ff9b 	bl	80025e8 <HAL_TIM_Base_Start>
  LCD_Init();
 80006b2:	f7ff ff57 	bl	8000564 <LCD_Init>
  LCD_Cls();
 80006b6:	f7ff ff75 	bl	80005a4 <LCD_Cls>
  Joystick_Init(&joystick, &hadc1, ADC_CHANNEL_7, ADC_CHANNEL_8, 
 80006ba:	2340      	movs	r3, #64	@ 0x40
 80006bc:	9301      	str	r3, [sp, #4]
 80006be:	4b1d      	ldr	r3, [pc, #116]	@ (8000734 <main+0xa8>)
 80006c0:	9300      	str	r3, [sp, #0]
 80006c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000738 <main+0xac>)
 80006c4:	4a1d      	ldr	r2, [pc, #116]	@ (800073c <main+0xb0>)
 80006c6:	491e      	ldr	r1, [pc, #120]	@ (8000740 <main+0xb4>)
 80006c8:	481e      	ldr	r0, [pc, #120]	@ (8000744 <main+0xb8>)
 80006ca:	f7ff fee0 	bl	800048e <Joystick_Init>
  char lineOne[17] = {0}, lineTwo[17] = {0};
 80006ce:	2300      	movs	r3, #0
 80006d0:	933b      	str	r3, [sp, #236]	@ 0xec
 80006d2:	933c      	str	r3, [sp, #240]	@ 0xf0
 80006d4:	933d      	str	r3, [sp, #244]	@ 0xf4
 80006d6:	933e      	str	r3, [sp, #248]	@ 0xf8
 80006d8:	f88d 30fc 	strb.w	r3, [sp, #252]	@ 0xfc
 80006dc:	9336      	str	r3, [sp, #216]	@ 0xd8
 80006de:	9337      	str	r3, [sp, #220]	@ 0xdc
 80006e0:	9338      	str	r3, [sp, #224]	@ 0xe0
 80006e2:	9339      	str	r3, [sp, #228]	@ 0xe4
 80006e4:	f88d 30e8 	strb.w	r3, [sp, #232]	@ 0xe8
      char buffer[200] = {0};
 80006e8:	ac03      	add	r4, sp, #12
 80006ea:	25c8      	movs	r5, #200	@ 0xc8
 80006ec:	462a      	mov	r2, r5
 80006ee:	2100      	movs	r1, #0
 80006f0:	4620      	mov	r0, r4
 80006f2:	f002 fe03 	bl	80032fc <memset>
      Joystick_ReadXY(&joystick, joystickXY);
 80006f6:	a935      	add	r1, sp, #212	@ 0xd4
 80006f8:	4812      	ldr	r0, [pc, #72]	@ (8000744 <main+0xb8>)
 80006fa:	f7ff fed1 	bl	80004a0 <Joystick_ReadXY>
      snprintf(buffer, sizeof(buffer), "X: %4d, Y: %4d\r\n", joystickXY[0], joystickXY[1]);
 80006fe:	f8bd 30d6 	ldrh.w	r3, [sp, #214]	@ 0xd6
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	f8bd 30d4 	ldrh.w	r3, [sp, #212]	@ 0xd4
 8000708:	4a0f      	ldr	r2, [pc, #60]	@ (8000748 <main+0xbc>)
 800070a:	4629      	mov	r1, r5
 800070c:	4620      	mov	r0, r4
 800070e:	f002 fdbf 	bl	8003290 <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8000712:	4620      	mov	r0, r4
 8000714:	f7ff fd14 	bl	8000140 <strlen>
 8000718:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800071c:	b282      	uxth	r2, r0
 800071e:	4621      	mov	r1, r4
 8000720:	480a      	ldr	r0, [pc, #40]	@ (800074c <main+0xc0>)
 8000722:	f002 fac5 	bl	8002cb0 <HAL_UART_Transmit>
      HAL_Delay(100); // 100 ms delay between readings
 8000726:	2064      	movs	r0, #100	@ 0x64
 8000728:	f000 f868 	bl	80007fc <HAL_Delay>
  while (1)
 800072c:	e7dc      	b.n	80006e8 <main+0x5c>
 800072e:	bf00      	nop
 8000730:	20000100 	.word	0x20000100
 8000734:	48000800 	.word	0x48000800
 8000738:	21800100 	.word	0x21800100
 800073c:	1d500080 	.word	0x1d500080
 8000740:	20000080 	.word	0x20000080
 8000744:	200000e4 	.word	0x200000e4
 8000748:	08003f40 	.word	0x08003f40
 800074c:	2000014c 	.word	0x2000014c

08000750 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0U)
 8000750:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <HAL_InitTick+0x48>)
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	b90b      	cbnz	r3, 800075a <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000756:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000758:	4770      	bx	lr
{
 800075a:	b510      	push	{r4, lr}
 800075c:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800075e:	f000 ffc1 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 8000762:	4b0d      	ldr	r3, [pc, #52]	@ (8000798 <HAL_InitTick+0x48>)
 8000764:	781a      	ldrb	r2, [r3, #0]
 8000766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800076a:	fbb3 f3f2 	udiv	r3, r3, r2
 800076e:	fbb0 f0f3 	udiv	r0, r0, r3
 8000772:	f000 fdcd 	bl	8001310 <HAL_SYSTICK_Config>
 8000776:	b968      	cbnz	r0, 8000794 <HAL_InitTick+0x44>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000778:	2c0f      	cmp	r4, #15
 800077a:	d901      	bls.n	8000780 <HAL_InitTick+0x30>
        status = HAL_ERROR;
 800077c:	2001      	movs	r0, #1
 800077e:	e00a      	b.n	8000796 <HAL_InitTick+0x46>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000780:	2200      	movs	r2, #0
 8000782:	4621      	mov	r1, r4
 8000784:	f04f 30ff 	mov.w	r0, #4294967295
 8000788:	f000 fdb2 	bl	80012f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800078c:	4b03      	ldr	r3, [pc, #12]	@ (800079c <HAL_InitTick+0x4c>)
 800078e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8000790:	2000      	movs	r0, #0
 8000792:	e000      	b.n	8000796 <HAL_InitTick+0x46>
      status = HAL_ERROR;
 8000794:	2001      	movs	r0, #1
}
 8000796:	bd10      	pop	{r4, pc}
 8000798:	20000008 	.word	0x20000008
 800079c:	2000000c 	.word	0x2000000c

080007a0 <HAL_Init>:
{
 80007a0:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a2:	4a09      	ldr	r2, [pc, #36]	@ (80007c8 <HAL_Init+0x28>)
 80007a4:	6813      	ldr	r3, [r2, #0]
 80007a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80007aa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007ac:	2003      	movs	r0, #3
 80007ae:	f000 fd8d 	bl	80012cc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007b2:	2000      	movs	r0, #0
 80007b4:	f7ff ffcc 	bl	8000750 <HAL_InitTick>
 80007b8:	b110      	cbz	r0, 80007c0 <HAL_Init+0x20>
    status = HAL_ERROR;
 80007ba:	2401      	movs	r4, #1
}
 80007bc:	4620      	mov	r0, r4
 80007be:	bd10      	pop	{r4, pc}
 80007c0:	4604      	mov	r4, r0
    HAL_MspInit();
 80007c2:	f000 fe98 	bl	80014f6 <HAL_MspInit>
 80007c6:	e7f9      	b.n	80007bc <HAL_Init+0x1c>
 80007c8:	58004000 	.word	0x58004000

080007cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_IncTick+0x10>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	4a03      	ldr	r2, [pc, #12]	@ (80007e0 <HAL_IncTick+0x14>)
 80007d2:	6811      	ldr	r1, [r2, #0]
 80007d4:	440b      	add	r3, r1
 80007d6:	6013      	str	r3, [r2, #0]
}
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	20000008 	.word	0x20000008
 80007e0:	200000f8 	.word	0x200000f8

080007e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007e4:	4b01      	ldr	r3, [pc, #4]	@ (80007ec <HAL_GetTick+0x8>)
 80007e6:	6818      	ldr	r0, [r3, #0]
}
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	200000f8 	.word	0x200000f8

080007f0 <HAL_GetTickPrio>:
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
  return uwTickPrio;
}
 80007f0:	4b01      	ldr	r3, [pc, #4]	@ (80007f8 <HAL_GetTickPrio+0x8>)
 80007f2:	6818      	ldr	r0, [r3, #0]
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	2000000c 	.word	0x2000000c

080007fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007fc:	b538      	push	{r3, r4, r5, lr}
 80007fe:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000800:	f7ff fff0 	bl	80007e4 <HAL_GetTick>
 8000804:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000806:	f1b4 3fff 	cmp.w	r4, #4294967295
 800080a:	d002      	beq.n	8000812 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <HAL_Delay+0x24>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000812:	f7ff ffe7 	bl	80007e4 <HAL_GetTick>
 8000816:	1b40      	subs	r0, r0, r5
 8000818:	42a0      	cmp	r0, r4
 800081a:	d3fa      	bcc.n	8000812 <HAL_Delay+0x16>
  {
  }
}
 800081c:	bd38      	pop	{r3, r4, r5, pc}
 800081e:	bf00      	nop
 8000820:	20000008 	.word	0x20000008

08000824 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000824:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000826:	3030      	adds	r0, #48	@ 0x30
 8000828:	0a0b      	lsrs	r3, r1, #8
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	f003 030c 	and.w	r3, r3, #12

  MODIFY_REG(*preg,
 8000830:	58c4      	ldr	r4, [r0, r3]
 8000832:	f001 011f 	and.w	r1, r1, #31
 8000836:	f04f 0c1f 	mov.w	ip, #31
 800083a:	fa0c fc01 	lsl.w	ip, ip, r1
 800083e:	ea24 0c0c 	bic.w	ip, r4, ip
 8000842:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000846:	408a      	lsls	r2, r1
 8000848:	ea4c 0202 	orr.w	r2, ip, r2
 800084c:	50c2      	str	r2, [r0, r3]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800084e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000852:	4770      	bx	lr

08000854 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000854:	b410      	push	{r4}
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000856:	3014      	adds	r0, #20
 8000858:	0e4b      	lsrs	r3, r1, #25
 800085a:	009b      	lsls	r3, r3, #2
 800085c:	f003 0304 	and.w	r3, r3, #4

  MODIFY_REG(*preg,
 8000860:	58c4      	ldr	r4, [r0, r3]
 8000862:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000866:	f04f 0c07 	mov.w	ip, #7
 800086a:	fa0c fc01 	lsl.w	ip, ip, r1
 800086e:	ea24 0c0c 	bic.w	ip, r4, ip
 8000872:	408a      	lsls	r2, r1
 8000874:	ea4c 0202 	orr.w	r2, ip, r2
 8000878:	50c2      	str	r2, [r0, r3]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800087a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800087e:	4770      	bx	lr

08000880 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000880:	b530      	push	{r4, r5, lr}
 8000882:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000884:	2300      	movs	r3, #0
 8000886:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 8000888:	2800      	cmp	r0, #0
 800088a:	f000 80d8 	beq.w	8000a3e <HAL_ADC_Init+0x1be>
 800088e:	4604      	mov	r4, r0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000890:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000892:	b313      	cbz	r3, 80008da <HAL_ADC_Init+0x5a>

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000894:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000896:	689a      	ldr	r2, [r3, #8]
 8000898:	f012 5f00 	tst.w	r2, #536870912	@ 0x20000000
 800089c:	d005      	beq.n	80008aa <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800089e:	689a      	ldr	r2, [r3, #8]
 80008a0:	f022 4220 	bic.w	r2, r2, #2684354560	@ 0xa0000000
 80008a4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80008a8:	609a      	str	r2, [r3, #8]
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80008aa:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80008ac:	6893      	ldr	r3, [r2, #8]
 80008ae:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80008b2:	d11f      	bne.n	80008f4 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 80008b4:	6893      	ldr	r3, [r2, #8]
 80008b6:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80008ba:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80008be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c2:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80008c4:	4b5f      	ldr	r3, [pc, #380]	@ (8000a44 <HAL_ADC_Init+0x1c4>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	099b      	lsrs	r3, r3, #6
 80008ca:	4a5f      	ldr	r2, [pc, #380]	@ (8000a48 <HAL_ADC_Init+0x1c8>)
 80008cc:	fba2 2303 	umull	r2, r3, r2, r3
 80008d0:	099b      	lsrs	r3, r3, #6
 80008d2:	3301      	adds	r3, #1
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80008d8:	e009      	b.n	80008ee <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 80008da:	f7ff fd05 	bl	80002e8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80008de:	2300      	movs	r3, #0
 80008e0:	65a3      	str	r3, [r4, #88]	@ 0x58
    hadc->Lock = HAL_UNLOCKED;
 80008e2:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 80008e6:	e7d5      	b.n	8000894 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 80008e8:	9b01      	ldr	r3, [sp, #4]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80008ee:	9b01      	ldr	r3, [sp, #4]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d1f9      	bne.n	80008e8 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80008f4:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80008f6:	6893      	ldr	r3, [r2, #8]
 80008f8:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80008fc:	d178      	bne.n	80009f0 <HAL_ADC_Init+0x170>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80008fe:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000900:	f043 0310 	orr.w	r3, r3, #16
 8000904:	6563      	str	r3, [r4, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000906:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000908:	f043 0301 	orr.w	r3, r3, #1
 800090c:	65a3      	str	r3, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800090e:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000910:	6893      	ldr	r3, [r2, #8]
 8000912:	f013 0304 	ands.w	r3, r3, #4
 8000916:	d000      	beq.n	800091a <HAL_ADC_Init+0x9a>
 8000918:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800091a:	6d61      	ldr	r1, [r4, #84]	@ 0x54
 800091c:	f011 0f10 	tst.w	r1, #16
 8000920:	f040 8086 	bne.w	8000a30 <HAL_ADC_Init+0x1b0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8000924:	2b00      	cmp	r3, #0
 8000926:	f040 8083 	bne.w	8000a30 <HAL_ADC_Init+0x1b0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800092a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800092c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000930:	f043 0302 	orr.w	r3, r3, #2
 8000934:	6563      	str	r3, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000936:	6893      	ldr	r3, [r2, #8]
 8000938:	f013 0f01 	tst.w	r3, #1
 800093c:	d10b      	bne.n	8000956 <HAL_ADC_Init+0xd6>
 800093e:	4b43      	ldr	r3, [pc, #268]	@ (8000a4c <HAL_ADC_Init+0x1cc>)
 8000940:	689b      	ldr	r3, [r3, #8]
 8000942:	f013 0f01 	tst.w	r3, #1
 8000946:	d106      	bne.n	8000956 <HAL_ADC_Init+0xd6>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000948:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800094a:	4941      	ldr	r1, [pc, #260]	@ (8000a50 <HAL_ADC_Init+0x1d0>)
 800094c:	688a      	ldr	r2, [r1, #8]
 800094e:	f422 127c 	bic.w	r2, r2, #4128768	@ 0x3f0000
 8000952:	4313      	orrs	r3, r2
 8000954:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000956:	7e62      	ldrb	r2, [r4, #25]
                hadc->Init.Overrun                                                     |
 8000958:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800095a:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 800095e:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 8000960:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 8000962:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 8000964:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000966:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.Resolution                                                  |
 800096a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800096e:	2a01      	cmp	r2, #1
 8000970:	d040      	beq.n	80009f4 <HAL_ADC_Init+0x174>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000972:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8000974:	b122      	cbz	r2, 8000980 <HAL_ADC_Init+0x100>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000976:	f402 7270 	and.w	r2, r2, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800097a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800097c:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800097e:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8000980:	6821      	ldr	r1, [r4, #0]
 8000982:	68cd      	ldr	r5, [r1, #12]
 8000984:	4a33      	ldr	r2, [pc, #204]	@ (8000a54 <HAL_ADC_Init+0x1d4>)
 8000986:	402a      	ands	r2, r5
 8000988:	431a      	orrs	r2, r3
 800098a:	60ca      	str	r2, [r1, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800098c:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800098e:	688b      	ldr	r3, [r1, #8]
 8000990:	f013 0304 	ands.w	r3, r3, #4
 8000994:	d000      	beq.n	8000998 <HAL_ADC_Init+0x118>
 8000996:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000998:	688a      	ldr	r2, [r1, #8]
 800099a:	f012 0208 	ands.w	r2, r2, #8
 800099e:	d000      	beq.n	80009a2 <HAL_ADC_Init+0x122>
 80009a0:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80009a2:	b9b3      	cbnz	r3, 80009d2 <HAL_ADC_Init+0x152>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80009a4:	b9aa      	cbnz	r2, 80009d2 <HAL_ADC_Init+0x152>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80009a6:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80009a8:	f894 2030 	ldrb.w	r2, [r4, #48]	@ 0x30
 80009ac:	0052      	lsls	r2, r2, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80009ae:	ea42 3283 	orr.w	r2, r2, r3, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80009b2:	68cb      	ldr	r3, [r1, #12]
 80009b4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80009b8:	f023 0302 	bic.w	r3, r3, #2
 80009bc:	4313      	orrs	r3, r2
 80009be:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80009c0:	f894 3038 	ldrb.w	r3, [r4, #56]	@ 0x38
 80009c4:	2b01      	cmp	r3, #1
 80009c6:	d01a      	beq.n	80009fe <HAL_ADC_Init+0x17e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80009c8:	6822      	ldr	r2, [r4, #0]
 80009ca:	6913      	ldr	r3, [r2, #16]
 80009cc:	f023 0301 	bic.w	r3, r3, #1
 80009d0:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80009d2:	6923      	ldr	r3, [r4, #16]
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d022      	beq.n	8000a1e <HAL_ADC_Init+0x19e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80009d8:	6822      	ldr	r2, [r4, #0]
 80009da:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 80009dc:	f023 030f 	bic.w	r3, r3, #15
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80009e2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80009e4:	f023 0303 	bic.w	r3, r3, #3
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6563      	str	r3, [r4, #84]	@ 0x54
 80009ee:	e024      	b.n	8000a3a <HAL_ADC_Init+0x1ba>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009f0:	2000      	movs	r0, #0
 80009f2:	e78d      	b.n	8000910 <HAL_ADC_Init+0x90>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80009f4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80009f6:	3a01      	subs	r2, #1
 80009f8:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80009fc:	e7b9      	b.n	8000972 <HAL_ADC_Init+0xf2>
        MODIFY_REG(hadc->Instance->CFGR2,
 80009fe:	6821      	ldr	r1, [r4, #0]
 8000a00:	690b      	ldr	r3, [r1, #16]
 8000a02:	f36f 038a 	bfc	r3, #2, #9
 8000a06:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8000a08:	6c25      	ldr	r5, [r4, #64]	@ 0x40
 8000a0a:	432a      	orrs	r2, r5
 8000a0c:	6c65      	ldr	r5, [r4, #68]	@ 0x44
 8000a0e:	432a      	orrs	r2, r5
 8000a10:	6ca5      	ldr	r5, [r4, #72]	@ 0x48
 8000a12:	432a      	orrs	r2, r5
 8000a14:	4313      	orrs	r3, r2
 8000a16:	f043 0301 	orr.w	r3, r3, #1
 8000a1a:	610b      	str	r3, [r1, #16]
 8000a1c:	e7d9      	b.n	80009d2 <HAL_ADC_Init+0x152>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000a1e:	6821      	ldr	r1, [r4, #0]
 8000a20:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 8000a22:	f023 030f 	bic.w	r3, r3, #15
 8000a26:	69e2      	ldr	r2, [r4, #28]
 8000a28:	3a01      	subs	r2, #1
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	630b      	str	r3, [r1, #48]	@ 0x30
 8000a2e:	e7d8      	b.n	80009e2 <HAL_ADC_Init+0x162>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a30:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000a32:	f043 0310 	orr.w	r3, r3, #16
 8000a36:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8000a38:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8000a3a:	b003      	add	sp, #12
 8000a3c:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8000a3e:	2001      	movs	r0, #1
 8000a40:	e7fb      	b.n	8000a3a <HAL_ADC_Init+0x1ba>
 8000a42:	bf00      	nop
 8000a44:	20000010 	.word	0x20000010
 8000a48:	053e2d63 	.word	0x053e2d63
 8000a4c:	50040000 	.word	0x50040000
 8000a50:	50040300 	.word	0x50040300
 8000a54:	fff0c007 	.word	0xfff0c007

08000a58 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8000a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a5a:	4604      	mov	r4, r0
 8000a5c:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000a5e:	6945      	ldr	r5, [r0, #20]
 8000a60:	2d08      	cmp	r5, #8
 8000a62:	d005      	beq.n	8000a70 <HAL_ADC_PollForConversion+0x18>
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if(READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN) != 0UL)
#else
    if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8000a64:	6803      	ldr	r3, [r0, #0]
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	f013 0f01 	tst.w	r3, #1
 8000a6c:	d11e      	bne.n	8000aac <HAL_ADC_PollForConversion+0x54>

      return HAL_ERROR;
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8000a6e:	2504      	movs	r5, #4
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8000a70:	f7ff feb8 	bl	80007e4 <HAL_GetTick>
 8000a74:	4607      	mov	r7, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000a76:	6823      	ldr	r3, [r4, #0]
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	422a      	tst	r2, r5
 8000a7c:	d11c      	bne.n	8000ab8 <HAL_ADC_PollForConversion+0x60>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8000a7e:	f1b6 3fff 	cmp.w	r6, #4294967295
 8000a82:	d0f8      	beq.n	8000a76 <HAL_ADC_PollForConversion+0x1e>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8000a84:	f7ff feae 	bl	80007e4 <HAL_GetTick>
 8000a88:	1bc3      	subs	r3, r0, r7
 8000a8a:	42b3      	cmp	r3, r6
 8000a8c:	d801      	bhi.n	8000a92 <HAL_ADC_PollForConversion+0x3a>
 8000a8e:	2e00      	cmp	r6, #0
 8000a90:	d1f1      	bne.n	8000a76 <HAL_ADC_PollForConversion+0x1e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8000a92:	6823      	ldr	r3, [r4, #0]
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	422b      	tst	r3, r5
 8000a98:	d1ed      	bne.n	8000a76 <HAL_ADC_PollForConversion+0x1e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000a9a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000a9c:	f043 0304 	orr.w	r3, r3, #4
 8000aa0:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50

          return HAL_TIMEOUT;
 8000aa8:	2003      	movs	r0, #3
 8000aaa:	e004      	b.n	8000ab6 <HAL_ADC_PollForConversion+0x5e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000aac:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8000aae:	f043 0320 	orr.w	r3, r3, #32
 8000ab2:	6543      	str	r3, [r0, #84]	@ 0x54
      return HAL_ERROR;
 8000ab4:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8000ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000ab8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000aba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000abe:	6562      	str	r2, [r4, #84]	@ 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000ac0:	68da      	ldr	r2, [r3, #12]
 8000ac2:	f412 6f40 	tst.w	r2, #3072	@ 0xc00
 8000ac6:	d111      	bne.n	8000aec <HAL_ADC_PollForConversion+0x94>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8000ac8:	7e62      	ldrb	r2, [r4, #25]
 8000aca:	b97a      	cbnz	r2, 8000aec <HAL_ADC_PollForConversion+0x94>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	f012 0f08 	tst.w	r2, #8
 8000ad2:	d00b      	beq.n	8000aec <HAL_ADC_PollForConversion+0x94>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8000ad4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000ad6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8000ada:	6562      	str	r2, [r4, #84]	@ 0x54
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8000adc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000ade:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8000ae2:	d103      	bne.n	8000aec <HAL_ADC_PollForConversion+0x94>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ae4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000ae6:	f042 0201 	orr.w	r2, r2, #1
 8000aea:	6562      	str	r2, [r4, #84]	@ 0x54
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8000aec:	2d08      	cmp	r5, #8
 8000aee:	d007      	beq.n	8000b00 <HAL_ADC_PollForConversion+0xa8>
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL)
 8000af0:	68da      	ldr	r2, [r3, #12]
 8000af2:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8000af6:	d107      	bne.n	8000b08 <HAL_ADC_PollForConversion+0xb0>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8000af8:	220c      	movs	r2, #12
 8000afa:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000afc:	2000      	movs	r0, #0
 8000afe:	e7da      	b.n	8000ab6 <HAL_ADC_PollForConversion+0x5e>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8000b00:	2208      	movs	r2, #8
 8000b02:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000b04:	2000      	movs	r0, #0
 8000b06:	e7d6      	b.n	8000ab6 <HAL_ADC_PollForConversion+0x5e>
 8000b08:	2000      	movs	r0, #0
 8000b0a:	e7d4      	b.n	8000ab6 <HAL_ADC_PollForConversion+0x5e>

08000b0c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8000b0c:	6803      	ldr	r3, [r0, #0]
 8000b0e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
}
 8000b10:	4770      	bx	lr
	...

08000b14 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	b083      	sub	sp, #12
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000b1c:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	f000 8202 	beq.w	8000f2a <HAL_ADC_ConfigChannel+0x416>
 8000b26:	4604      	mov	r4, r0
 8000b28:	460d      	mov	r5, r1
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000b30:	6800      	ldr	r0, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000b32:	6883      	ldr	r3, [r0, #8]
 8000b34:	f013 0f04 	tst.w	r3, #4
 8000b38:	d009      	beq.n	8000b4e <HAL_ADC_ConfigChannel+0x3a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b3a:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000b3c:	f043 0320 	orr.w	r3, r3, #32
 8000b40:	6563      	str	r3, [r4, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8000b42:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000b44:	2300      	movs	r3, #0
 8000b46:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
}
 8000b4a:	b003      	add	sp, #12
 8000b4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000b4e:	680a      	ldr	r2, [r1, #0]
 8000b50:	6849      	ldr	r1, [r1, #4]
 8000b52:	f7ff fe67 	bl	8000824 <LL_ADC_REG_SetSequencerRanks>
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000b56:	6820      	ldr	r0, [r4, #0]
 8000b58:	6883      	ldr	r3, [r0, #8]
 8000b5a:	f013 0304 	ands.w	r3, r3, #4
 8000b5e:	d000      	beq.n	8000b62 <HAL_ADC_ConfigChannel+0x4e>
 8000b60:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000b62:	6882      	ldr	r2, [r0, #8]
 8000b64:	f012 0208 	ands.w	r2, r2, #8
 8000b68:	d000      	beq.n	8000b6c <HAL_ADC_ConfigChannel+0x58>
 8000b6a:	2201      	movs	r2, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000b6c:	b90b      	cbnz	r3, 8000b72 <HAL_ADC_ConfigChannel+0x5e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000b6e:	2a00      	cmp	r2, #0
 8000b70:	d03a      	beq.n	8000be8 <HAL_ADC_ConfigChannel+0xd4>
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000b72:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000b74:	6893      	ldr	r3, [r2, #8]
 8000b76:	f013 0f01 	tst.w	r3, #1
 8000b7a:	f040 81d0 	bne.w	8000f1e <HAL_ADC_ConfigChannel+0x40a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8000b7e:	682b      	ldr	r3, [r5, #0]
 8000b80:	68e8      	ldr	r0, [r5, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8000b82:	f8d2 10b0 	ldr.w	r1, [r2, #176]	@ 0xb0
 8000b86:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000b8a:	ea21 0106 	bic.w	r1, r1, r6
 8000b8e:	f000 0c18 	and.w	ip, r0, #24
 8000b92:	48a7      	ldr	r0, [pc, #668]	@ (8000e30 <HAL_ADC_ConfigChannel+0x31c>)
 8000b94:	fa20 f00c 	lsr.w	r0, r0, ip
 8000b98:	4003      	ands	r3, r0
 8000b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000b9e:	430b      	orrs	r3, r1
 8000ba0:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8000ba4:	68ea      	ldr	r2, [r5, #12]
 8000ba6:	4ba3      	ldr	r3, [pc, #652]	@ (8000e34 <HAL_ADC_ConfigChannel+0x320>)
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	f000 80a2 	beq.w	8000cf2 <HAL_ADC_ConfigChannel+0x1de>
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000bae:	682b      	ldr	r3, [r5, #0]
 8000bb0:	4aa1      	ldr	r2, [pc, #644]	@ (8000e38 <HAL_ADC_ConfigChannel+0x324>)
 8000bb2:	4213      	tst	r3, r2
 8000bb4:	f000 81b5 	beq.w	8000f22 <HAL_ADC_ConfigChannel+0x40e>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000bb8:	4aa0      	ldr	r2, [pc, #640]	@ (8000e3c <HAL_ADC_ConfigChannel+0x328>)
 8000bba:	6892      	ldr	r2, [r2, #8]
 8000bbc:	f002 70e0 	and.w	r0, r2, #29360128	@ 0x1c00000
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000bc0:	499f      	ldr	r1, [pc, #636]	@ (8000e40 <HAL_ADC_ConfigChannel+0x32c>)
 8000bc2:	6889      	ldr	r1, [r1, #8]
 8000bc4:	f011 0f01 	tst.w	r1, #1
 8000bc8:	f040 8155 	bne.w	8000e76 <HAL_ADC_ConfigChannel+0x362>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000bcc:	499d      	ldr	r1, [pc, #628]	@ (8000e44 <HAL_ADC_ConfigChannel+0x330>)
 8000bce:	428b      	cmp	r3, r1
 8000bd0:	f000 8157 	beq.w	8000e82 <HAL_ADC_ConfigChannel+0x36e>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000bd4:	499c      	ldr	r1, [pc, #624]	@ (8000e48 <HAL_ADC_ConfigChannel+0x334>)
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	f000 817a 	beq.w	8000ed0 <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000bdc:	499b      	ldr	r1, [pc, #620]	@ (8000e4c <HAL_ADC_ConfigChannel+0x338>)
 8000bde:	428b      	cmp	r3, r1
 8000be0:	f000 818a 	beq.w	8000ef8 <HAL_ADC_ConfigChannel+0x3e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000be4:	2000      	movs	r0, #0
 8000be6:	e7ad      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000be8:	68aa      	ldr	r2, [r5, #8]
 8000bea:	6829      	ldr	r1, [r5, #0]
 8000bec:	f7ff fe32 	bl	8000854 <LL_ADC_SetChannelSamplingTime>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8000bf0:	6969      	ldr	r1, [r5, #20]
 8000bf2:	6822      	ldr	r2, [r4, #0]
 8000bf4:	68d3      	ldr	r3, [r2, #12]
 8000bf6:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8000bfa:	005b      	lsls	r3, r3, #1
 8000bfc:	4099      	lsls	r1, r3
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000bfe:	6928      	ldr	r0, [r5, #16]
 8000c00:	2804      	cmp	r0, #4
 8000c02:	d00e      	beq.n	8000c22 <HAL_ADC_ConfigChannel+0x10e>
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8000c04:	682e      	ldr	r6, [r5, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000c06:	3260      	adds	r2, #96	@ 0x60
  MODIFY_REG(*preg,
 8000c08:	f852 7020 	ldr.w	r7, [r2, r0, lsl #2]
 8000c0c:	4b90      	ldr	r3, [pc, #576]	@ (8000e50 <HAL_ADC_ConfigChannel+0x33c>)
 8000c0e:	403b      	ands	r3, r7
 8000c10:	f006 46f8 	and.w	r6, r6, #2080374784	@ 0x7c000000
 8000c14:	4331      	orrs	r1, r6
 8000c16:	430b      	orrs	r3, r1
 8000c18:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c1c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8000c20:	e7a7      	b.n	8000b72 <HAL_ADC_ConfigChannel+0x5e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000c22:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8000c24:	6e11      	ldr	r1, [r2, #96]	@ 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c26:	f3c1 6184 	ubfx	r1, r1, #26, #5
 8000c2a:	682b      	ldr	r3, [r5, #0]
 8000c2c:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000c30:	bb80      	cbnz	r0, 8000c94 <HAL_ADC_ConfigChannel+0x180>
 8000c32:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c36:	4299      	cmp	r1, r3
 8000c38:	d034      	beq.n	8000ca4 <HAL_ADC_ConfigChannel+0x190>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c3a:	6821      	ldr	r1, [r4, #0]
 8000c3c:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8000c3e:	6e4a      	ldr	r2, [r1, #100]	@ 0x64
 8000c40:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000c44:	682b      	ldr	r3, [r5, #0]
 8000c46:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000c4a:	bb80      	cbnz	r0, 8000cae <HAL_ADC_ConfigChannel+0x19a>
 8000c4c:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d034      	beq.n	8000cbe <HAL_ADC_ConfigChannel+0x1aa>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c54:	6821      	ldr	r1, [r4, #0]
 8000c56:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8000c58:	6e8a      	ldr	r2, [r1, #104]	@ 0x68
 8000c5a:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000c5e:	682b      	ldr	r3, [r5, #0]
 8000c60:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000c64:	bb80      	cbnz	r0, 8000cc8 <HAL_ADC_ConfigChannel+0x1b4>
 8000c66:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d034      	beq.n	8000cd8 <HAL_ADC_ConfigChannel+0x1c4>
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000c6e:	6821      	ldr	r1, [r4, #0]
 8000c70:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8000c72:	6eca      	ldr	r2, [r1, #108]	@ 0x6c
 8000c74:	f3c2 6284 	ubfx	r2, r2, #26, #5
 8000c78:	682b      	ldr	r3, [r5, #0]
 8000c7a:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000c7e:	bb80      	cbnz	r0, 8000ce2 <HAL_ADC_ConfigChannel+0x1ce>
 8000c80:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000c84:	429a      	cmp	r2, r3
 8000c86:	f47f af74 	bne.w	8000b72 <HAL_ADC_ConfigChannel+0x5e>
  MODIFY_REG(*preg,
 8000c8a:	6ecb      	ldr	r3, [r1, #108]	@ 0x6c
 8000c8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000c90:	66cb      	str	r3, [r1, #108]	@ 0x6c
}
 8000c92:	e76e      	b.n	8000b72 <HAL_ADC_ConfigChannel+0x5e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c94:	fa93 f3a3 	rbit	r3, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000c98:	b113      	cbz	r3, 8000ca0 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8000c9a:	fab3 f383 	clz	r3, r3
 8000c9e:	e7ca      	b.n	8000c36 <HAL_ADC_ConfigChannel+0x122>
    return 32U;
 8000ca0:	2320      	movs	r3, #32
 8000ca2:	e7c8      	b.n	8000c36 <HAL_ADC_ConfigChannel+0x122>
  MODIFY_REG(*preg,
 8000ca4:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8000ca6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000caa:	6613      	str	r3, [r2, #96]	@ 0x60
}
 8000cac:	e7c5      	b.n	8000c3a <HAL_ADC_ConfigChannel+0x126>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cae:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000cb2:	b113      	cbz	r3, 8000cba <HAL_ADC_ConfigChannel+0x1a6>
  return __builtin_clz(value);
 8000cb4:	fab3 f383 	clz	r3, r3
 8000cb8:	e7ca      	b.n	8000c50 <HAL_ADC_ConfigChannel+0x13c>
    return 32U;
 8000cba:	2320      	movs	r3, #32
 8000cbc:	e7c8      	b.n	8000c50 <HAL_ADC_ConfigChannel+0x13c>
  MODIFY_REG(*preg,
 8000cbe:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 8000cc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000cc4:	664b      	str	r3, [r1, #100]	@ 0x64
}
 8000cc6:	e7c5      	b.n	8000c54 <HAL_ADC_ConfigChannel+0x140>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cc8:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000ccc:	b113      	cbz	r3, 8000cd4 <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 8000cce:	fab3 f383 	clz	r3, r3
 8000cd2:	e7ca      	b.n	8000c6a <HAL_ADC_ConfigChannel+0x156>
    return 32U;
 8000cd4:	2320      	movs	r3, #32
 8000cd6:	e7c8      	b.n	8000c6a <HAL_ADC_ConfigChannel+0x156>
  MODIFY_REG(*preg,
 8000cd8:	6e8b      	ldr	r3, [r1, #104]	@ 0x68
 8000cda:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000cde:	668b      	str	r3, [r1, #104]	@ 0x68
}
 8000ce0:	e7c5      	b.n	8000c6e <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ce2:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000ce6:	b113      	cbz	r3, 8000cee <HAL_ADC_ConfigChannel+0x1da>
  return __builtin_clz(value);
 8000ce8:	fab3 f383 	clz	r3, r3
 8000cec:	e7ca      	b.n	8000c84 <HAL_ADC_ConfigChannel+0x170>
    return 32U;
 8000cee:	2320      	movs	r3, #32
 8000cf0:	e7c8      	b.n	8000c84 <HAL_ADC_ConfigChannel+0x170>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000cf2:	6820      	ldr	r0, [r4, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000cf4:	682b      	ldr	r3, [r5, #0]
 8000cf6:	f3c3 0612 	ubfx	r6, r3, #0, #19
 8000cfa:	bb3e      	cbnz	r6, 8000d4c <HAL_ADC_ConfigChannel+0x238>
 8000cfc:	0e9a      	lsrs	r2, r3, #26
 8000cfe:	3201      	adds	r2, #1
 8000d00:	f002 021f 	and.w	r2, r2, #31
 8000d04:	2a09      	cmp	r2, #9
 8000d06:	bf8c      	ite	hi
 8000d08:	2200      	movhi	r2, #0
 8000d0a:	2201      	movls	r2, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	d055      	beq.n	8000dbc <HAL_ADC_ConfigChannel+0x2a8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000d10:	bb5e      	cbnz	r6, 8000d6a <HAL_ADC_ConfigChannel+0x256>
 8000d12:	0e99      	lsrs	r1, r3, #26
 8000d14:	3101      	adds	r1, #1
 8000d16:	0689      	lsls	r1, r1, #26
 8000d18:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8000d1c:	bb8e      	cbnz	r6, 8000d82 <HAL_ADC_ConfigChannel+0x26e>
 8000d1e:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8000d22:	f10c 0c01 	add.w	ip, ip, #1
 8000d26:	f00c 0c1f 	and.w	ip, ip, #31
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	fa02 f20c 	lsl.w	r2, r2, ip
 8000d30:	4311      	orrs	r1, r2
 8000d32:	bbae      	cbnz	r6, 8000da0 <HAL_ADC_ConfigChannel+0x28c>
 8000d34:	0e9b      	lsrs	r3, r3, #26
 8000d36:	3301      	adds	r3, #1
 8000d38:	f003 031f 	and.w	r3, r3, #31
 8000d3c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000d40:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000d42:	4319      	orrs	r1, r3
 8000d44:	68aa      	ldr	r2, [r5, #8]
 8000d46:	f7ff fd85 	bl	8000854 <LL_ADC_SetChannelSamplingTime>
 8000d4a:	e730      	b.n	8000bae <HAL_ADC_ConfigChannel+0x9a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d4c:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8000d50:	b14a      	cbz	r2, 8000d66 <HAL_ADC_ConfigChannel+0x252>
  return __builtin_clz(value);
 8000d52:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000d56:	3201      	adds	r2, #1
 8000d58:	f002 021f 	and.w	r2, r2, #31
 8000d5c:	2a09      	cmp	r2, #9
 8000d5e:	bf8c      	ite	hi
 8000d60:	2200      	movhi	r2, #0
 8000d62:	2201      	movls	r2, #1
 8000d64:	e7d2      	b.n	8000d0c <HAL_ADC_ConfigChannel+0x1f8>
    return 32U;
 8000d66:	2220      	movs	r2, #32
 8000d68:	e7f5      	b.n	8000d56 <HAL_ADC_ConfigChannel+0x242>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d6a:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8000d6e:	b131      	cbz	r1, 8000d7e <HAL_ADC_ConfigChannel+0x26a>
  return __builtin_clz(value);
 8000d70:	fab1 f181 	clz	r1, r1
 8000d74:	3101      	adds	r1, #1
 8000d76:	0689      	lsls	r1, r1, #26
 8000d78:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8000d7c:	e7ce      	b.n	8000d1c <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 8000d7e:	2120      	movs	r1, #32
 8000d80:	e7f8      	b.n	8000d74 <HAL_ADC_ConfigChannel+0x260>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d82:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8000d86:	b14a      	cbz	r2, 8000d9c <HAL_ADC_ConfigChannel+0x288>
  return __builtin_clz(value);
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	3201      	adds	r2, #1
 8000d8e:	f002 021f 	and.w	r2, r2, #31
 8000d92:	f04f 0c01 	mov.w	ip, #1
 8000d96:	fa0c f202 	lsl.w	r2, ip, r2
 8000d9a:	e7c9      	b.n	8000d30 <HAL_ADC_ConfigChannel+0x21c>
    return 32U;
 8000d9c:	2220      	movs	r2, #32
 8000d9e:	e7f5      	b.n	8000d8c <HAL_ADC_ConfigChannel+0x278>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000da0:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000da4:	b143      	cbz	r3, 8000db8 <HAL_ADC_ConfigChannel+0x2a4>
  return __builtin_clz(value);
 8000da6:	fab3 f383 	clz	r3, r3
 8000daa:	3301      	adds	r3, #1
 8000dac:	f003 031f 	and.w	r3, r3, #31
 8000db0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000db4:	051b      	lsls	r3, r3, #20
 8000db6:	e7c4      	b.n	8000d42 <HAL_ADC_ConfigChannel+0x22e>
    return 32U;
 8000db8:	2320      	movs	r3, #32
 8000dba:	e7f6      	b.n	8000daa <HAL_ADC_ConfigChannel+0x296>
 8000dbc:	b9e6      	cbnz	r6, 8000df8 <HAL_ADC_ConfigChannel+0x2e4>
 8000dbe:	0e99      	lsrs	r1, r3, #26
 8000dc0:	3101      	adds	r1, #1
 8000dc2:	0689      	lsls	r1, r1, #26
 8000dc4:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8000dc8:	bb16      	cbnz	r6, 8000e10 <HAL_ADC_ConfigChannel+0x2fc>
 8000dca:	ea4f 6c93 	mov.w	ip, r3, lsr #26
 8000dce:	f10c 0c01 	add.w	ip, ip, #1
 8000dd2:	f00c 0c1f 	and.w	ip, ip, #31
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	fa02 f20c 	lsl.w	r2, r2, ip
 8000ddc:	4311      	orrs	r1, r2
 8000dde:	bbce      	cbnz	r6, 8000e54 <HAL_ADC_ConfigChannel+0x340>
 8000de0:	0e9b      	lsrs	r3, r3, #26
 8000de2:	3301      	adds	r3, #1
 8000de4:	f003 031f 	and.w	r3, r3, #31
 8000de8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000dec:	3b1e      	subs	r3, #30
 8000dee:	051b      	lsls	r3, r3, #20
 8000df0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8000df4:	4319      	orrs	r1, r3
 8000df6:	e7a5      	b.n	8000d44 <HAL_ADC_ConfigChannel+0x230>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000df8:	fa93 f1a3 	rbit	r1, r3
  if (value == 0U)
 8000dfc:	b131      	cbz	r1, 8000e0c <HAL_ADC_ConfigChannel+0x2f8>
  return __builtin_clz(value);
 8000dfe:	fab1 f181 	clz	r1, r1
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8000e02:	3101      	adds	r1, #1
 8000e04:	0689      	lsls	r1, r1, #26
 8000e06:	f001 41f8 	and.w	r1, r1, #2080374784	@ 0x7c000000
 8000e0a:	e7dd      	b.n	8000dc8 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 8000e0c:	2120      	movs	r1, #32
 8000e0e:	e7f8      	b.n	8000e02 <HAL_ADC_ConfigChannel+0x2ee>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e10:	fa93 f2a3 	rbit	r2, r3
  if (value == 0U)
 8000e14:	b14a      	cbz	r2, 8000e2a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8000e16:	fab2 f282 	clz	r2, r2
 8000e1a:	3201      	adds	r2, #1
 8000e1c:	f002 021f 	and.w	r2, r2, #31
 8000e20:	f04f 0c01 	mov.w	ip, #1
 8000e24:	fa0c f202 	lsl.w	r2, ip, r2
 8000e28:	e7d8      	b.n	8000ddc <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8000e2a:	2220      	movs	r2, #32
 8000e2c:	e7f5      	b.n	8000e1a <HAL_ADC_ConfigChannel+0x306>
 8000e2e:	bf00      	nop
 8000e30:	0007ffff 	.word	0x0007ffff
 8000e34:	407f0000 	.word	0x407f0000
 8000e38:	80080000 	.word	0x80080000
 8000e3c:	50040300 	.word	0x50040300
 8000e40:	50040000 	.word	0x50040000
 8000e44:	c7520000 	.word	0xc7520000
 8000e48:	cb840000 	.word	0xcb840000
 8000e4c:	80000001 	.word	0x80000001
 8000e50:	03fff000 	.word	0x03fff000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e54:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8000e58:	b15b      	cbz	r3, 8000e72 <HAL_ADC_ConfigChannel+0x35e>
  return __builtin_clz(value);
 8000e5a:	fab3 f383 	clz	r3, r3
 8000e5e:	3301      	adds	r3, #1
 8000e60:	f003 031f 	and.w	r3, r3, #31
 8000e64:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000e68:	3b1e      	subs	r3, #30
 8000e6a:	051b      	lsls	r3, r3, #20
 8000e6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e70:	e7c0      	b.n	8000df4 <HAL_ADC_ConfigChannel+0x2e0>
    return 32U;
 8000e72:	2320      	movs	r3, #32
 8000e74:	e7f3      	b.n	8000e5e <HAL_ADC_ConfigChannel+0x34a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e76:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000e78:	f043 0320 	orr.w	r3, r3, #32
 8000e7c:	6563      	str	r3, [r4, #84]	@ 0x54
          tmp_hal_status = HAL_ERROR;
 8000e7e:	2001      	movs	r0, #1
 8000e80:	e660      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000e82:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8000e86:	f47f aea5 	bne.w	8000bd4 <HAL_ADC_ConfigChannel+0xc0>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8000e8a:	6822      	ldr	r2, [r4, #0]
 8000e8c:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <HAL_ADC_ConfigChannel+0x41c>)
 8000e8e:	429a      	cmp	r2, r3
 8000e90:	d001      	beq.n	8000e96 <HAL_ADC_ConfigChannel+0x382>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e92:	2000      	movs	r0, #0
 8000e94:	e656      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8000e96:	f440 0300 	orr.w	r3, r0, #8388608	@ 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e9a:	4926      	ldr	r1, [pc, #152]	@ (8000f34 <HAL_ADC_ConfigChannel+0x420>)
 8000e9c:	688a      	ldr	r2, [r1, #8]
 8000e9e:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	608b      	str	r3, [r1, #8]
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000ea6:	4b24      	ldr	r3, [pc, #144]	@ (8000f38 <HAL_ADC_ConfigChannel+0x424>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	099b      	lsrs	r3, r3, #6
 8000eac:	4a23      	ldr	r2, [pc, #140]	@ (8000f3c <HAL_ADC_ConfigChannel+0x428>)
 8000eae:	fba2 2303 	umull	r2, r3, r2, r3
 8000eb2:	099b      	lsrs	r3, r3, #6
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000eba:	009b      	lsls	r3, r3, #2
 8000ebc:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8000ebe:	e002      	b.n	8000ec6 <HAL_ADC_ConfigChannel+0x3b2>
                wait_loop_index--;
 8000ec0:	9b01      	ldr	r3, [sp, #4]
 8000ec2:	3b01      	subs	r3, #1
 8000ec4:	9301      	str	r3, [sp, #4]
              while(wait_loop_index != 0UL)
 8000ec6:	9b01      	ldr	r3, [sp, #4]
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1f9      	bne.n	8000ec0 <HAL_ADC_ConfigChannel+0x3ac>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ecc:	2000      	movs	r0, #0
 8000ece:	e639      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000ed0:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8000ed4:	f47f ae82 	bne.w	8000bdc <HAL_ADC_ConfigChannel+0xc8>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000ed8:	6822      	ldr	r2, [r4, #0]
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <HAL_ADC_ConfigChannel+0x41c>)
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d001      	beq.n	8000ee4 <HAL_ADC_ConfigChannel+0x3d0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	e62f      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8000ee4:	f040 7380 	orr.w	r3, r0, #16777216	@ 0x1000000
 8000ee8:	4912      	ldr	r1, [pc, #72]	@ (8000f34 <HAL_ADC_ConfigChannel+0x420>)
 8000eea:	688a      	ldr	r2, [r1, #8]
 8000eec:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ef4:	2000      	movs	r0, #0
}
 8000ef6:	e625      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000ef8:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8000efc:	d113      	bne.n	8000f26 <HAL_ADC_ConfigChannel+0x412>
            if (ADC_VREFINT_INSTANCE(hadc))
 8000efe:	6822      	ldr	r2, [r4, #0]
 8000f00:	4b0b      	ldr	r3, [pc, #44]	@ (8000f30 <HAL_ADC_ConfigChannel+0x41c>)
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d001      	beq.n	8000f0a <HAL_ADC_ConfigChannel+0x3f6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f06:	2000      	movs	r0, #0
 8000f08:	e61c      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8000f0a:	f440 0380 	orr.w	r3, r0, #4194304	@ 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000f0e:	4909      	ldr	r1, [pc, #36]	@ (8000f34 <HAL_ADC_ConfigChannel+0x420>)
 8000f10:	688a      	ldr	r2, [r1, #8]
 8000f12:	f022 72e0 	bic.w	r2, r2, #29360128	@ 0x1c00000
 8000f16:	4313      	orrs	r3, r2
 8000f18:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f1a:	2000      	movs	r0, #0
}
 8000f1c:	e612      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
 8000f1e:	2000      	movs	r0, #0
 8000f20:	e610      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
 8000f22:	2000      	movs	r0, #0
 8000f24:	e60e      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
 8000f26:	2000      	movs	r0, #0
 8000f28:	e60c      	b.n	8000b44 <HAL_ADC_ConfigChannel+0x30>
  __HAL_LOCK(hadc);
 8000f2a:	2002      	movs	r0, #2
 8000f2c:	e60d      	b.n	8000b4a <HAL_ADC_ConfigChannel+0x36>
 8000f2e:	bf00      	nop
 8000f30:	50040000 	.word	0x50040000
 8000f34:	50040300 	.word	0x50040300
 8000f38:	20000010 	.word	0x20000010
 8000f3c:	053e2d63 	.word	0x053e2d63

08000f40 <ADC_ConversionStop>:
  *
  *         (1) On STM32WB series, parameter not available on devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8000f40:	b570      	push	{r4, r5, r6, lr}
 8000f42:	4604      	mov	r4, r0
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000f44:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f46:	689a      	ldr	r2, [r3, #8]
 8000f48:	f012 0204 	ands.w	r2, r2, #4
 8000f4c:	d000      	beq.n	8000f50 <ADC_ConversionStop+0x10>
 8000f4e:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000f50:	6898      	ldr	r0, [r3, #8]
 8000f52:	f010 0008 	ands.w	r0, r0, #8
 8000f56:	d000      	beq.n	8000f5a <ADC_ConversionStop+0x1a>
 8000f58:	2001      	movs	r0, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8000f5a:	b90a      	cbnz	r2, 8000f60 <ADC_ConversionStop+0x20>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8000f5c:	2800      	cmp	r0, #0
 8000f5e:	d06d      	beq.n	800103c <ADC_ConversionStop+0xfc>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8000f60:	68da      	ldr	r2, [r3, #12]
 8000f62:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8000f66:	d004      	beq.n	8000f72 <ADC_ConversionStop+0x32>
        && (hadc->Init.ContinuousConvMode == ENABLE)
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8000f68:	8b20      	ldrh	r0, [r4, #24]
 8000f6a:	f240 1201 	movw	r2, #257	@ 0x101
 8000f6e:	4290      	cmp	r0, r2
 8000f70:	d04e      	beq.n	8001010 <ADC_ConversionStop+0xd0>
      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8000f72:	2902      	cmp	r1, #2
 8000f74:	d012      	beq.n	8000f9c <ADC_ConversionStop+0x5c>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8000f76:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f78:	689a      	ldr	r2, [r3, #8]
 8000f7a:	f012 0f04 	tst.w	r2, #4
 8000f7e:	d00b      	beq.n	8000f98 <ADC_ConversionStop+0x58>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	f012 0f02 	tst.w	r2, #2
 8000f86:	d107      	bne.n	8000f98 <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 8000f88:	689a      	ldr	r2, [r3, #8]
 8000f8a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8000f8e:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000f92:	f042 0210 	orr.w	r2, r2, #16
 8000f96:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8000f98:	2901      	cmp	r1, #1
 8000f9a:	d047      	beq.n	800102c <ADC_ConversionStop+0xec>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8000f9c:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000f9e:	689a      	ldr	r2, [r3, #8]
 8000fa0:	f012 0f08 	tst.w	r2, #8
 8000fa4:	d00b      	beq.n	8000fbe <ADC_ConversionStop+0x7e>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	f012 0f02 	tst.w	r2, #2
 8000fac:	d107      	bne.n	8000fbe <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8000fb4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8000fb8:	f042 0220 	orr.w	r2, r2, #32
 8000fbc:	609a      	str	r2, [r3, #8]
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8000fbe:	2902      	cmp	r1, #2
 8000fc0:	d036      	beq.n	8001030 <ADC_ConversionStop+0xf0>
 8000fc2:	2903      	cmp	r1, #3
 8000fc4:	d136      	bne.n	8001034 <ADC_ConversionStop+0xf4>
 8000fc6:	250c      	movs	r5, #12
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
        break;
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8000fc8:	f7ff fc0c 	bl	80007e4 <HAL_GetTick>
 8000fcc:	4606      	mov	r6, r0

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	689b      	ldr	r3, [r3, #8]
 8000fd2:	422b      	tst	r3, r5
 8000fd4:	d030      	beq.n	8001038 <ADC_ConversionStop+0xf8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8000fd6:	f7ff fc05 	bl	80007e4 <HAL_GetTick>
 8000fda:	1b80      	subs	r0, r0, r6
 8000fdc:	2805      	cmp	r0, #5
 8000fde:	d9f6      	bls.n	8000fce <ADC_ConversionStop+0x8e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8000fe0:	6823      	ldr	r3, [r4, #0]
 8000fe2:	689b      	ldr	r3, [r3, #8]
 8000fe4:	422b      	tst	r3, r5
 8000fe6:	d0f2      	beq.n	8000fce <ADC_ConversionStop+0x8e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fe8:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000fea:	f043 0310 	orr.w	r3, r3, #16
 8000fee:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ff0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8000ff8:	2001      	movs	r0, #1
 8000ffa:	e01e      	b.n	800103a <ADC_ConversionStop+0xfa>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ffc:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000ffe:	f043 0310 	orr.w	r3, r3, #16
 8001002:	6563      	str	r3, [r4, #84]	@ 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001004:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	65a3      	str	r3, [r4, #88]	@ 0x58
          return HAL_ERROR;
 800100c:	2001      	movs	r0, #1
 800100e:	e014      	b.n	800103a <ADC_ConversionStop+0xfa>
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8001010:	2200      	movs	r2, #0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8001012:	6819      	ldr	r1, [r3, #0]
 8001014:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8001018:	d104      	bne.n	8001024 <ADC_ConversionStop+0xe4>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800101a:	4909      	ldr	r1, [pc, #36]	@ (8001040 <ADC_ConversionStop+0x100>)
 800101c:	428a      	cmp	r2, r1
 800101e:	d8ed      	bhi.n	8000ffc <ADC_ConversionStop+0xbc>
        Conversion_Timeout_CPU_cycles ++;
 8001020:	3201      	adds	r2, #1
 8001022:	e7f6      	b.n	8001012 <ADC_ConversionStop+0xd2>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8001024:	2240      	movs	r2, #64	@ 0x40
 8001026:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8001028:	2101      	movs	r1, #1
 800102a:	e7a4      	b.n	8000f76 <ADC_ConversionStop+0x36>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800102c:	2504      	movs	r5, #4
 800102e:	e7cb      	b.n	8000fc8 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8001030:	2508      	movs	r5, #8
 8001032:	e7c9      	b.n	8000fc8 <ADC_ConversionStop+0x88>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8001034:	2504      	movs	r5, #4
 8001036:	e7c7      	b.n	8000fc8 <ADC_ConversionStop+0x88>

  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return HAL status */
  return HAL_OK;
 8001038:	2000      	movs	r0, #0
}
 800103a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800103c:	2000      	movs	r0, #0
 800103e:	e7fc      	b.n	800103a <ADC_ConversionStop+0xfa>
 8001040:	a33fffff 	.word	0xa33fffff

08001044 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001044:	b530      	push	{r4, r5, lr}
 8001046:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001048:	2300      	movs	r3, #0
 800104a:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800104c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800104e:	689a      	ldr	r2, [r3, #8]
 8001050:	f012 0f01 	tst.w	r2, #1
 8001054:	d152      	bne.n	80010fc <ADC_Enable+0xb8>
 8001056:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001058:	6899      	ldr	r1, [r3, #8]
 800105a:	4a2a      	ldr	r2, [pc, #168]	@ (8001104 <ADC_Enable+0xc0>)
 800105c:	4211      	tst	r1, r2
 800105e:	d116      	bne.n	800108e <ADC_Enable+0x4a>
  MODIFY_REG(ADCx->CR,
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001066:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800106a:	f042 0201 	orr.w	r2, r2, #1
 800106e:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001070:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <ADC_Enable+0xc4>)
 8001072:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001074:	f413 0f00 	tst.w	r3, #8388608	@ 0x800000
 8001078:	d019      	beq.n	80010ae <ADC_Enable+0x6a>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800107a:	4b24      	ldr	r3, [pc, #144]	@ (800110c <ADC_Enable+0xc8>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	099b      	lsrs	r3, r3, #6
 8001080:	4a23      	ldr	r2, [pc, #140]	@ (8001110 <ADC_Enable+0xcc>)
 8001082:	fba2 2303 	umull	r2, r3, r2, r3
 8001086:	099b      	lsrs	r3, r3, #6
 8001088:	3301      	adds	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 800108c:	e00c      	b.n	80010a8 <ADC_Enable+0x64>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800108e:	6d43      	ldr	r3, [r0, #84]	@ 0x54
 8001090:	f043 0310 	orr.w	r3, r3, #16
 8001094:	6543      	str	r3, [r0, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001096:	6d83      	ldr	r3, [r0, #88]	@ 0x58
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	6583      	str	r3, [r0, #88]	@ 0x58
      return HAL_ERROR;
 800109e:	2001      	movs	r0, #1
 80010a0:	e02d      	b.n	80010fe <ADC_Enable+0xba>
      {
        wait_loop_index--;
 80010a2:	9b01      	ldr	r3, [sp, #4]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80010a8:	9b01      	ldr	r3, [sp, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1f9      	bne.n	80010a2 <ADC_Enable+0x5e>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80010ae:	f7ff fb99 	bl	80007e4 <HAL_GetTick>
 80010b2:	4605      	mov	r5, r0
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80010b4:	e004      	b.n	80010c0 <ADC_Enable+0x7c>
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
        {
          LL_ADC_Enable(hadc->Instance);
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80010b6:	f7ff fb95 	bl	80007e4 <HAL_GetTick>
 80010ba:	1b43      	subs	r3, r0, r5
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d811      	bhi.n	80010e4 <ADC_Enable+0xa0>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80010c0:	6823      	ldr	r3, [r4, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	f012 0f01 	tst.w	r2, #1
 80010c8:	d116      	bne.n	80010f8 <ADC_Enable+0xb4>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010ca:	689a      	ldr	r2, [r3, #8]
 80010cc:	f012 0f01 	tst.w	r2, #1
 80010d0:	d1f1      	bne.n	80010b6 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80010d8:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80010dc:	f042 0201 	orr.w	r2, r2, #1
 80010e0:	609a      	str	r2, [r3, #8]
}
 80010e2:	e7e8      	b.n	80010b6 <ADC_Enable+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010e4:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	6563      	str	r3, [r4, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80010ee:	f043 0301 	orr.w	r3, r3, #1
 80010f2:	65a3      	str	r3, [r4, #88]	@ 0x58
          
          return HAL_ERROR;
 80010f4:	2001      	movs	r0, #1
 80010f6:	e002      	b.n	80010fe <ADC_Enable+0xba>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80010f8:	2000      	movs	r0, #0
 80010fa:	e000      	b.n	80010fe <ADC_Enable+0xba>
 80010fc:	2000      	movs	r0, #0
}
 80010fe:	b003      	add	sp, #12
 8001100:	bd30      	pop	{r4, r5, pc}
 8001102:	bf00      	nop
 8001104:	8000003f 	.word	0x8000003f
 8001108:	50040300 	.word	0x50040300
 800110c:	20000010 	.word	0x20000010
 8001110:	053e2d63 	.word	0x053e2d63

08001114 <HAL_ADC_Start>:
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001114:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	f013 0f04 	tst.w	r3, #4
 800111c:	d132      	bne.n	8001184 <HAL_ADC_Start+0x70>
{
 800111e:	b510      	push	{r4, lr}
 8001120:	4604      	mov	r4, r0
    __HAL_LOCK(hadc);
 8001122:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001126:	2b01      	cmp	r3, #1
 8001128:	d02e      	beq.n	8001188 <HAL_ADC_Start+0x74>
 800112a:	2301      	movs	r3, #1
 800112c:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8001130:	f7ff ff88 	bl	8001044 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8001134:	bb10      	cbnz	r0, 800117c <HAL_ADC_Start+0x68>
      ADC_STATE_CLR_SET(hadc->State,
 8001136:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001138:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800113c:	f023 0301 	bic.w	r3, r3, #1
 8001140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001144:	6563      	str	r3, [r4, #84]	@ 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001146:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001148:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800114c:	d013      	beq.n	8001176 <HAL_ADC_Start+0x62>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800114e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001150:	f023 0306 	bic.w	r3, r3, #6
 8001154:	65a3      	str	r3, [r4, #88]	@ 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001156:	6823      	ldr	r3, [r4, #0]
 8001158:	221c      	movs	r2, #28
 800115a:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 800115c:	2300      	movs	r3, #0
 800115e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001162:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8001164:	6893      	ldr	r3, [r2, #8]
 8001166:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800116a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800116e:	f043 0304 	orr.w	r3, r3, #4
 8001172:	6093      	str	r3, [r2, #8]
}
 8001174:	bd10      	pop	{r4, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 8001176:	2300      	movs	r3, #0
 8001178:	65a3      	str	r3, [r4, #88]	@ 0x58
 800117a:	e7ec      	b.n	8001156 <HAL_ADC_Start+0x42>
      __HAL_UNLOCK(hadc);
 800117c:	2300      	movs	r3, #0
 800117e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
 8001182:	e7f7      	b.n	8001174 <HAL_ADC_Start+0x60>
    tmp_hal_status = HAL_BUSY;
 8001184:	2002      	movs	r0, #2
}
 8001186:	4770      	bx	lr
    __HAL_LOCK(hadc);
 8001188:	2002      	movs	r0, #2
 800118a:	e7f3      	b.n	8001174 <HAL_ADC_Start+0x60>

0800118c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800118c:	b538      	push	{r3, r4, r5, lr}
 800118e:	4604      	mov	r4, r0
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001190:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001192:	6893      	ldr	r3, [r2, #8]
 8001194:	f013 0302 	ands.w	r3, r3, #2
 8001198:	d000      	beq.n	800119c <ADC_Disable+0x10>
 800119a:	2301      	movs	r3, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800119c:	6891      	ldr	r1, [r2, #8]
 800119e:	f011 0f01 	tst.w	r1, #1
 80011a2:	d039      	beq.n	8001218 <ADC_Disable+0x8c>

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
      && (tmp_adc_is_disable_on_going == 0UL)
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d139      	bne.n	800121c <ADC_Disable+0x90>
  {
    /* Check if conditions to disable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
#else
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80011a8:	6893      	ldr	r3, [r2, #8]
 80011aa:	f003 030d 	and.w	r3, r3, #13
 80011ae:	2b01      	cmp	r3, #1
 80011b0:	d009      	beq.n	80011c6 <ADC_Disable+0x3a>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011b2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80011b4:	f043 0310 	orr.w	r3, r3, #16
 80011b8:	6563      	str	r3, [r4, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80011bc:	f043 0301 	orr.w	r3, r3, #1
 80011c0:	65a3      	str	r3, [r4, #88]	@ 0x58

      return HAL_ERROR;
 80011c2:	2001      	movs	r0, #1
 80011c4:	e029      	b.n	800121a <ADC_Disable+0x8e>
  MODIFY_REG(ADCx->CR,
 80011c6:	6893      	ldr	r3, [r2, #8]
 80011c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80011cc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	2203      	movs	r2, #3
 80011da:	601a      	str	r2, [r3, #0]
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011dc:	f7ff fb02 	bl	80007e4 <HAL_GetTick>
 80011e0:	4605      	mov	r5, r0

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80011e2:	6823      	ldr	r3, [r4, #0]
 80011e4:	689b      	ldr	r3, [r3, #8]
 80011e6:	f013 0f01 	tst.w	r3, #1
 80011ea:	d013      	beq.n	8001214 <ADC_Disable+0x88>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011ec:	f7ff fafa 	bl	80007e4 <HAL_GetTick>
 80011f0:	1b40      	subs	r0, r0, r5
 80011f2:	2802      	cmp	r0, #2
 80011f4:	d9f5      	bls.n	80011e2 <ADC_Disable+0x56>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f013 0f01 	tst.w	r3, #1
 80011fe:	d0f0      	beq.n	80011e2 <ADC_Disable+0x56>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001200:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001202:	f043 0310 	orr.w	r3, r3, #16
 8001206:	6563      	str	r3, [r4, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001208:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800120a:	f043 0301 	orr.w	r3, r3, #1
 800120e:	65a3      	str	r3, [r4, #88]	@ 0x58

          return HAL_ERROR;
 8001210:	2001      	movs	r0, #1
 8001212:	e002      	b.n	800121a <ADC_Disable+0x8e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001214:	2000      	movs	r0, #0
 8001216:	e000      	b.n	800121a <ADC_Disable+0x8e>
 8001218:	2000      	movs	r0, #0
}
 800121a:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 800121c:	2000      	movs	r0, #0
 800121e:	e7fc      	b.n	800121a <ADC_Disable+0x8e>

08001220 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001220:	f890 3050 	ldrb.w	r3, [r0, #80]	@ 0x50
 8001224:	2b01      	cmp	r3, #1
 8001226:	d01a      	beq.n	800125e <HAL_ADC_Stop+0x3e>
{
 8001228:	b510      	push	{r4, lr}
 800122a:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800122c:	2301      	movs	r3, #1
 800122e:	f880 3050 	strb.w	r3, [r0, #80]	@ 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8001232:	2103      	movs	r1, #3
 8001234:	f7ff fe84 	bl	8000f40 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8001238:	b118      	cbz	r0, 8001242 <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 800123a:	2300      	movs	r3, #0
 800123c:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8001240:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 8001242:	4620      	mov	r0, r4
 8001244:	f7ff ffa2 	bl	800118c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8001248:	2800      	cmp	r0, #0
 800124a:	d1f6      	bne.n	800123a <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 800124c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800124e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001252:	f023 0301 	bic.w	r3, r3, #1
 8001256:	f043 0301 	orr.w	r3, r3, #1
 800125a:	6563      	str	r3, [r4, #84]	@ 0x54
 800125c:	e7ed      	b.n	800123a <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 800125e:	2002      	movs	r0, #2
}
 8001260:	4770      	bx	lr
	...

08001264 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001264:	2800      	cmp	r0, #0
 8001266:	db08      	blt.n	800127a <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	0109      	lsls	r1, r1, #4
 800126a:	b2c9      	uxtb	r1, r1
 800126c:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001270:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001274:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001278:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127a:	f000 000f 	and.w	r0, r0, #15
 800127e:	0109      	lsls	r1, r1, #4
 8001280:	b2c9      	uxtb	r1, r1
 8001282:	4b01      	ldr	r3, [pc, #4]	@ (8001288 <__NVIC_SetPriority+0x24>)
 8001284:	5419      	strb	r1, [r3, r0]
  }
}
 8001286:	4770      	bx	lr
 8001288:	e000ed14 	.word	0xe000ed14

0800128c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800128c:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800128e:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001292:	f1c0 0c07 	rsb	ip, r0, #7
 8001296:	f1bc 0f04 	cmp.w	ip, #4
 800129a:	bf28      	it	cs
 800129c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a0:	1d03      	adds	r3, r0, #4
 80012a2:	2b06      	cmp	r3, #6
 80012a4:	d90f      	bls.n	80012c6 <NVIC_EncodePriority+0x3a>
 80012a6:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	f04f 3eff 	mov.w	lr, #4294967295
 80012ac:	fa0e f00c 	lsl.w	r0, lr, ip
 80012b0:	ea21 0100 	bic.w	r1, r1, r0
 80012b4:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012b6:	fa0e fe03 	lsl.w	lr, lr, r3
 80012ba:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 80012be:	ea41 0002 	orr.w	r0, r1, r2
 80012c2:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c6:	2300      	movs	r3, #0
 80012c8:	e7ee      	b.n	80012a8 <NVIC_EncodePriority+0x1c>
	...

080012cc <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012cc:	4a07      	ldr	r2, [pc, #28]	@ (80012ec <HAL_NVIC_SetPriorityGrouping+0x20>)
 80012ce:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012d0:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80012d4:	041b      	lsls	r3, r3, #16
 80012d6:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d8:	0200      	lsls	r0, r0, #8
 80012da:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012de:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80012e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80012e8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80012ea:	4770      	bx	lr
 80012ec:	e000ed00 	.word	0xe000ed00

080012f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012f0:	b510      	push	{r4, lr}
 80012f2:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012f4:	4b05      	ldr	r3, [pc, #20]	@ (800130c <HAL_NVIC_SetPriority+0x1c>)
 80012f6:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012f8:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80012fc:	f7ff ffc6 	bl	800128c <NVIC_EncodePriority>
 8001300:	4601      	mov	r1, r0
 8001302:	4620      	mov	r0, r4
 8001304:	f7ff ffae 	bl	8001264 <__NVIC_SetPriority>
}
 8001308:	bd10      	pop	{r4, pc}
 800130a:	bf00      	nop
 800130c:	e000ed00 	.word	0xe000ed00

08001310 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001310:	3801      	subs	r0, #1
 8001312:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8001316:	d20b      	bcs.n	8001330 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001318:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800131c:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131e:	4a05      	ldr	r2, [pc, #20]	@ (8001334 <HAL_SYSTICK_Config+0x24>)
 8001320:	21f0      	movs	r1, #240	@ 0xf0
 8001322:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001326:	2000      	movs	r0, #0
 8001328:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800132a:	2207      	movs	r2, #7
 800132c:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800132e:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001330:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001332:	4770      	bx	lr
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001338:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00u;
 800133a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800133c:	e066      	b.n	800140c <HAL_GPIO_Init+0xd4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800133e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001340:	005e      	lsls	r6, r3, #1
 8001342:	2403      	movs	r4, #3
 8001344:	40b4      	lsls	r4, r6
 8001346:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 800134a:	68cc      	ldr	r4, [r1, #12]
 800134c:	40b4      	lsls	r4, r6
 800134e:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001350:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001352:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001354:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001358:	684c      	ldr	r4, [r1, #4]
 800135a:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800135e:	409c      	lsls	r4, r3
 8001360:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001362:	6044      	str	r4, [r0, #4]
 8001364:	e063      	b.n	800142e <HAL_GPIO_Init+0xf6>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001366:	08dd      	lsrs	r5, r3, #3
 8001368:	3508      	adds	r5, #8
 800136a:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800136e:	f003 0c07 	and.w	ip, r3, #7
 8001372:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001376:	f04f 0e0f 	mov.w	lr, #15
 800137a:	fa0e fe0c 	lsl.w	lr, lr, ip
 800137e:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001382:	690c      	ldr	r4, [r1, #16]
 8001384:	fa04 f40c 	lsl.w	r4, r4, ip
 8001388:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 800138c:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001390:	e064      	b.n	800145c <HAL_GPIO_Init+0x124>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001392:	2404      	movs	r4, #4
 8001394:	e000      	b.n	8001398 <HAL_GPIO_Init+0x60>
 8001396:	2400      	movs	r4, #0
 8001398:	fa04 f40e 	lsl.w	r4, r4, lr
 800139c:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 800139e:	f10c 0c02 	add.w	ip, ip, #2
 80013a2:	4d4f      	ldr	r5, [pc, #316]	@ (80014e0 <HAL_GPIO_Init+0x1a8>)
 80013a4:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013a8:	4c4e      	ldr	r4, [pc, #312]	@ (80014e4 <HAL_GPIO_Init+0x1ac>)
 80013aa:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80013ac:	43d4      	mvns	r4, r2
 80013ae:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80013b2:	684f      	ldr	r7, [r1, #4]
 80013b4:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 80013b8:	d001      	beq.n	80013be <HAL_GPIO_Init+0x86>
        {
          temp |= iocurrent;
 80013ba:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 80013be:	4d49      	ldr	r5, [pc, #292]	@ (80014e4 <HAL_GPIO_Init+0x1ac>)
 80013c0:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 80013c2:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 80013c4:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80013c8:	684f      	ldr	r7, [r1, #4]
 80013ca:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 80013ce:	d001      	beq.n	80013d4 <HAL_GPIO_Init+0x9c>
        {
          temp |= iocurrent;
 80013d0:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 80013d4:	4d43      	ldr	r5, [pc, #268]	@ (80014e4 <HAL_GPIO_Init+0x1ac>)
 80013d6:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80013d8:	f8d5 5080 	ldr.w	r5, [r5, #128]	@ 0x80
        temp &= ~(iocurrent);
 80013dc:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013e0:	684f      	ldr	r7, [r1, #4]
 80013e2:	f417 3f80 	tst.w	r7, #65536	@ 0x10000
 80013e6:	d001      	beq.n	80013ec <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 80013e8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR1 = temp;
 80013ec:	4d3d      	ldr	r5, [pc, #244]	@ (80014e4 <HAL_GPIO_Init+0x1ac>)
 80013ee:	f8c5 6080 	str.w	r6, [r5, #128]	@ 0x80

        temp = EXTI->EMR1;
 80013f2:	f8d5 5084 	ldr.w	r5, [r5, #132]	@ 0x84
        temp &= ~(iocurrent);
 80013f6:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013f8:	684e      	ldr	r6, [r1, #4]
 80013fa:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80013fe:	d001      	beq.n	8001404 <HAL_GPIO_Init+0xcc>
        {
          temp |= iocurrent;
 8001400:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->EMR1 = temp;
 8001404:	4a37      	ldr	r2, [pc, #220]	@ (80014e4 <HAL_GPIO_Init+0x1ac>)
 8001406:	f8c2 4084 	str.w	r4, [r2, #132]	@ 0x84
      }
    }

    position++;
 800140a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140c:	680a      	ldr	r2, [r1, #0]
 800140e:	fa32 f403 	lsrs.w	r4, r2, r3
 8001412:	d064      	beq.n	80014de <HAL_GPIO_Init+0x1a6>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001414:	f04f 0c01 	mov.w	ip, #1
 8001418:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 800141c:	ea1c 0202 	ands.w	r2, ip, r2
 8001420:	d0f3      	beq.n	800140a <HAL_GPIO_Init+0xd2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001422:	684c      	ldr	r4, [r1, #4]
 8001424:	f004 0403 	and.w	r4, r4, #3
 8001428:	3c01      	subs	r4, #1
 800142a:	2c01      	cmp	r4, #1
 800142c:	d987      	bls.n	800133e <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800142e:	684c      	ldr	r4, [r1, #4]
 8001430:	f004 0403 	and.w	r4, r4, #3
 8001434:	2c03      	cmp	r4, #3
 8001436:	d00c      	beq.n	8001452 <HAL_GPIO_Init+0x11a>
        temp = GPIOx->PUPDR;
 8001438:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800143a:	005d      	lsls	r5, r3, #1
 800143c:	f04f 0c03 	mov.w	ip, #3
 8001440:	fa0c fc05 	lsl.w	ip, ip, r5
 8001444:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001448:	688c      	ldr	r4, [r1, #8]
 800144a:	40ac      	lsls	r4, r5
 800144c:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8001450:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001452:	684c      	ldr	r4, [r1, #4]
 8001454:	f004 0403 	and.w	r4, r4, #3
 8001458:	2c02      	cmp	r4, #2
 800145a:	d084      	beq.n	8001366 <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 800145c:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800145e:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001462:	f04f 0c03 	mov.w	ip, #3
 8001466:	fa0c fc0e 	lsl.w	ip, ip, lr
 800146a:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800146e:	684c      	ldr	r4, [r1, #4]
 8001470:	f004 0403 	and.w	r4, r4, #3
 8001474:	fa04 f40e 	lsl.w	r4, r4, lr
 8001478:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800147c:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800147e:	684c      	ldr	r4, [r1, #4]
 8001480:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8001484:	d0c1      	beq.n	800140a <HAL_GPIO_Init+0xd2>
        temp = SYSCFG->EXTICR[position >> 2u];
 8001486:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800148a:	f10c 0502 	add.w	r5, ip, #2
 800148e:	4c14      	ldr	r4, [pc, #80]	@ (80014e0 <HAL_GPIO_Init+0x1a8>)
 8001490:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001494:	f003 0e03 	and.w	lr, r3, #3
 8001498:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800149c:	240f      	movs	r4, #15
 800149e:	fa04 f40e 	lsl.w	r4, r4, lr
 80014a2:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80014a6:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 80014aa:	f43f af74 	beq.w	8001396 <HAL_GPIO_Init+0x5e>
 80014ae:	4c0e      	ldr	r4, [pc, #56]	@ (80014e8 <HAL_GPIO_Init+0x1b0>)
 80014b0:	42a0      	cmp	r0, r4
 80014b2:	d00e      	beq.n	80014d2 <HAL_GPIO_Init+0x19a>
 80014b4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014b8:	42a0      	cmp	r0, r4
 80014ba:	d00c      	beq.n	80014d6 <HAL_GPIO_Init+0x19e>
 80014bc:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014c0:	42a0      	cmp	r0, r4
 80014c2:	d00a      	beq.n	80014da <HAL_GPIO_Init+0x1a2>
 80014c4:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 80014c8:	42a0      	cmp	r0, r4
 80014ca:	f43f af62 	beq.w	8001392 <HAL_GPIO_Init+0x5a>
 80014ce:	2407      	movs	r4, #7
 80014d0:	e762      	b.n	8001398 <HAL_GPIO_Init+0x60>
 80014d2:	2401      	movs	r4, #1
 80014d4:	e760      	b.n	8001398 <HAL_GPIO_Init+0x60>
 80014d6:	2402      	movs	r4, #2
 80014d8:	e75e      	b.n	8001398 <HAL_GPIO_Init+0x60>
 80014da:	2403      	movs	r4, #3
 80014dc:	e75c      	b.n	8001398 <HAL_GPIO_Init+0x60>
  }
}
 80014de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e0:	40010000 	.word	0x40010000
 80014e4:	58000800 	.word	0x58000800
 80014e8:	48000400 	.word	0x48000400

080014ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014ec:	b10a      	cbz	r2, 80014f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014ee:	6181      	str	r1, [r0, #24]
 80014f0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80014f2:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 80014f4:	4770      	bx	lr

080014f6 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014f6:	4770      	bx	lr

080014f8 <HAL_PWR_EnableBkUpAccess>:
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014f8:	4a02      	ldr	r2, [pc, #8]	@ (8001504 <HAL_PWR_EnableBkUpAccess+0xc>)
 80014fa:	6813      	ldr	r3, [r2, #0]
 80014fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001500:	6013      	str	r3, [r2, #0]
}
 8001502:	4770      	bx	lr
 8001504:	58000400 	.word	0x58000400

08001508 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 8001508:	4b02      	ldr	r3, [pc, #8]	@ (8001514 <HAL_PWREx_GetVoltageRange+0xc>)
 800150a:	6818      	ldr	r0, [r3, #0]
}
 800150c:	f400 60c0 	and.w	r0, r0, #1536	@ 0x600
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	58000400 	.word	0x58000400

08001518 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8001518:	b530      	push	{r4, r5, lr}
 800151a:	b08d      	sub	sp, #52	@ 0x34
 800151c:	4605      	mov	r5, r0
 800151e:	468e      	mov	lr, r1
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8001520:	4c2b      	ldr	r4, [pc, #172]	@ (80015d0 <RCC_SetFlashLatency+0xb8>)
 8001522:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001526:	f10d 0c30 	add.w	ip, sp, #48	@ 0x30
 800152a:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800152e:	ab05      	add	r3, sp, #20
 8001530:	f104 0210 	add.w	r2, r4, #16
 8001534:	ca07      	ldmia	r2, {r0, r1, r2}
 8001536:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800153a:	f10d 0c04 	add.w	ip, sp, #4
 800153e:	341c      	adds	r4, #28
 8001540:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001544:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001548:	f5be 7f00 	cmp.w	lr, #512	@ 0x200
 800154c:	d007      	beq.n	800155e <RCC_SetFlashLatency+0x46>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800154e:	2300      	movs	r3, #0
 8001550:	e014      	b.n	800157c <RCC_SetFlashLatency+0x64>
        latency = FLASH_LATENCY_RANGE[index];
 8001552:	aa0c      	add	r2, sp, #48	@ 0x30
 8001554:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001558:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 800155c:	e01e      	b.n	800159c <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800155e:	2300      	movs	r3, #0
 8001560:	2b03      	cmp	r3, #3
 8001562:	d808      	bhi.n	8001576 <RCC_SetFlashLatency+0x5e>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8001564:	aa0c      	add	r2, sp, #48	@ 0x30
 8001566:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800156a:	f852 2c10 	ldr.w	r2, [r2, #-16]
 800156e:	42aa      	cmp	r2, r5
 8001570:	d2ef      	bcs.n	8001552 <RCC_SetFlashLatency+0x3a>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8001572:	3301      	adds	r3, #1
 8001574:	e7f4      	b.n	8001560 <RCC_SetFlashLatency+0x48>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8001576:	2500      	movs	r5, #0
 8001578:	e010      	b.n	800159c <RCC_SetFlashLatency+0x84>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800157a:	3301      	adds	r3, #1
 800157c:	2b02      	cmp	r3, #2
 800157e:	d80c      	bhi.n	800159a <RCC_SetFlashLatency+0x82>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8001580:	aa0c      	add	r2, sp, #48	@ 0x30
 8001582:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001586:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 800158a:	42aa      	cmp	r2, r5
 800158c:	d3f5      	bcc.n	800157a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800158e:	aa0c      	add	r2, sp, #48	@ 0x30
 8001590:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001594:	f853 5c2c 	ldr.w	r5, [r3, #-44]
        break;
 8001598:	e000      	b.n	800159c <RCC_SetFlashLatency+0x84>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800159a:	2500      	movs	r5, #0
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800159c:	4a0d      	ldr	r2, [pc, #52]	@ (80015d4 <RCC_SetFlashLatency+0xbc>)
 800159e:	6813      	ldr	r3, [r2, #0]
 80015a0:	f023 0307 	bic.w	r3, r3, #7
 80015a4:	432b      	orrs	r3, r5
 80015a6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80015a8:	f7ff f91c 	bl	80007e4 <HAL_GetTick>
 80015ac:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80015ae:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <RCC_SetFlashLatency+0xbc>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	42ab      	cmp	r3, r5
 80015b8:	d006      	beq.n	80015c8 <RCC_SetFlashLatency+0xb0>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80015ba:	f7ff f913 	bl	80007e4 <HAL_GetTick>
 80015be:	1b00      	subs	r0, r0, r4
 80015c0:	2802      	cmp	r0, #2
 80015c2:	d9f4      	bls.n	80015ae <RCC_SetFlashLatency+0x96>
    {
      return HAL_TIMEOUT;
 80015c4:	2003      	movs	r0, #3
 80015c6:	e000      	b.n	80015ca <RCC_SetFlashLatency+0xb2>
    }
  }
  return HAL_OK;
 80015c8:	2000      	movs	r0, #0
}
 80015ca:	b00d      	add	sp, #52	@ 0x34
 80015cc:	bd30      	pop	{r4, r5, pc}
 80015ce:	bf00      	nop
 80015d0:	08003f14 	.word	0x08003f14
 80015d4:	58004000 	.word	0x58004000

080015d8 <RCC_SetFlashLatencyFromMSIRange>:
{
 80015d8:	b510      	push	{r4, lr}
  if (MSI_Range > RCC_MSIRANGE_11)
 80015da:	28b0      	cmp	r0, #176	@ 0xb0
 80015dc:	d916      	bls.n	800160c <RCC_SetFlashLatencyFromMSIRange+0x34>
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80015de:	4b0e      	ldr	r3, [pc, #56]	@ (8001618 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 80015e0:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 80015e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015e6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80015ea:	f003 030f 	and.w	r3, r3, #15
 80015ee:	4a0b      	ldr	r2, [pc, #44]	@ (800161c <RCC_SetFlashLatencyFromMSIRange+0x44>)
 80015f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015f4:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80015f8:	f7ff ff86 	bl	8001508 <HAL_PWREx_GetVoltageRange>
 80015fc:	4601      	mov	r1, r0
 80015fe:	4b08      	ldr	r3, [pc, #32]	@ (8001620 <RCC_SetFlashLatencyFromMSIRange+0x48>)
 8001600:	fba3 3404 	umull	r3, r4, r3, r4
 8001604:	0ca0      	lsrs	r0, r4, #18
 8001606:	f7ff ff87 	bl	8001518 <RCC_SetFlashLatency>
}
 800160a:	bd10      	pop	{r4, pc}
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800160c:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8001610:	4b01      	ldr	r3, [pc, #4]	@ (8001618 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8001612:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
 8001616:	e7e4      	b.n	80015e2 <RCC_SetFlashLatencyFromMSIRange+0xa>
 8001618:	08003f7c 	.word	0x08003f7c
 800161c:	08003fdc 	.word	0x08003fdc
 8001620:	431bde83 	.word	0x431bde83

08001624 <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001624:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001628:	689b      	ldr	r3, [r3, #8]
  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800162a:	f013 030c 	ands.w	r3, r3, #12
 800162e:	d10d      	bne.n	800164c <HAL_RCC_GetSysClockFreq+0x28>
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001630:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 800163a:	2bb0      	cmp	r3, #176	@ 0xb0
 800163c:	d804      	bhi.n	8001648 <HAL_RCC_GetSysClockFreq+0x24>
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800163e:	091b      	lsrs	r3, r3, #4
 8001640:	4a25      	ldr	r2, [pc, #148]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001642:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001646:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 8001648:	23b0      	movs	r3, #176	@ 0xb0
 800164a:	e7f8      	b.n	800163e <HAL_RCC_GetSysClockFreq+0x1a>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800164c:	2b04      	cmp	r3, #4
 800164e:	d03e      	beq.n	80016ce <HAL_RCC_GetSysClockFreq+0xaa>
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001650:	2b08      	cmp	r3, #8
 8001652:	d010      	beq.n	8001676 <HAL_RCC_GetSysClockFreq+0x52>
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001654:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800165e:	2b02      	cmp	r3, #2
 8001660:	d031      	beq.n	80016c6 <HAL_RCC_GetSysClockFreq+0xa2>
 8001662:	2b03      	cmp	r3, #3
 8001664:	d10f      	bne.n	8001686 <HAL_RCC_GetSysClockFreq+0x62>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8001666:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001670:	d12b      	bne.n	80016ca <HAL_RCC_GetSysClockFreq+0xa6>
          pllinputfreq = HSE_VALUE;
 8001672:	481a      	ldr	r0, [pc, #104]	@ (80016dc <HAL_RCC_GetSysClockFreq+0xb8>)
 8001674:	e012      	b.n	800169c <HAL_RCC_GetSysClockFreq+0x78>
 8001676:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8001680:	d027      	beq.n	80016d2 <HAL_RCC_GetSysClockFreq+0xae>
      sysclockfreq = HSE_VALUE / 2U;
 8001682:	4817      	ldr	r0, [pc, #92]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001684:	4770      	bx	lr
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8001686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 8001690:	2bb0      	cmp	r3, #176	@ 0xb0
 8001692:	d816      	bhi.n	80016c2 <HAL_RCC_GetSysClockFreq+0x9e>
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8001694:	091b      	lsrs	r3, r3, #4
 8001696:	4a10      	ldr	r2, [pc, #64]	@ (80016d8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001698:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800169c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016a0:	68d3      	ldr	r3, [r2, #12]
 80016a2:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80016a6:	fb03 f000 	mul.w	r0, r3, r0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80016aa:	68d3      	ldr	r3, [r2, #12]
 80016ac:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80016b0:	3301      	adds	r3, #1
 80016b2:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80016b6:	68d3      	ldr	r3, [r2, #12]
 80016b8:	0f5b      	lsrs	r3, r3, #29
 80016ba:	3301      	adds	r3, #1
 80016bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80016c0:	4770      	bx	lr
    msiRange = LL_RCC_MSIRANGE_11;
 80016c2:	23b0      	movs	r3, #176	@ 0xb0
 80016c4:	e7e6      	b.n	8001694 <HAL_RCC_GetSysClockFreq+0x70>
    switch (pllsource)
 80016c6:	4806      	ldr	r0, [pc, #24]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016c8:	e7e8      	b.n	800169c <HAL_RCC_GetSysClockFreq+0x78>
          pllinputfreq = HSE_VALUE / 2U;
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016cc:	e7e6      	b.n	800169c <HAL_RCC_GetSysClockFreq+0x78>
    sysclockfreq = HSI_VALUE;
 80016ce:	4804      	ldr	r0, [pc, #16]	@ (80016e0 <HAL_RCC_GetSysClockFreq+0xbc>)
 80016d0:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80016d2:	4802      	ldr	r0, [pc, #8]	@ (80016dc <HAL_RCC_GetSysClockFreq+0xb8>)
}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	08003f7c 	.word	0x08003f7c
 80016dc:	01e84800 	.word	0x01e84800
 80016e0:	00f42400 	.word	0x00f42400

080016e4 <HAL_RCC_GetHCLKFreq>:
{
 80016e4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80016e6:	f7ff ff9d 	bl	8001624 <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80016ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80016f4:	4a02      	ldr	r2, [pc, #8]	@ (8001700 <HAL_RCC_GetHCLKFreq+0x1c>)
 80016f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80016fa:	fbb0 f0f3 	udiv	r0, r0, r3
 80016fe:	bd08      	pop	{r3, pc}
 8001700:	08003fdc 	.word	0x08003fdc

08001704 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8001704:	2800      	cmp	r0, #0
 8001706:	f000 8372 	beq.w	8001dee <HAL_RCC_OscConfig+0x6ea>
{
 800170a:	b538      	push	{r3, r4, r5, lr}
 800170c:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800170e:	6803      	ldr	r3, [r0, #0]
 8001710:	f013 0f20 	tst.w	r3, #32
 8001714:	d02d      	beq.n	8001772 <HAL_RCC_OscConfig+0x6e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001716:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800171a:	6893      	ldr	r3, [r2, #8]
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800171c:	68d2      	ldr	r2, [r2, #12]
 800171e:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001722:	f013 030c 	ands.w	r3, r3, #12
 8001726:	d058      	beq.n	80017da <HAL_RCC_OscConfig+0xd6>
 8001728:	2b0c      	cmp	r3, #12
 800172a:	d054      	beq.n	80017d6 <HAL_RCC_OscConfig+0xd2>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800172c:	69e3      	ldr	r3, [r4, #28]
 800172e:	2b00      	cmp	r3, #0
 8001730:	f000 80a0 	beq.w	8001874 <HAL_RCC_OscConfig+0x170>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8001734:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001738:	6813      	ldr	r3, [r2, #0]
 800173a:	f043 0301 	orr.w	r3, r3, #1
 800173e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001740:	f7ff f850 	bl	80007e4 <HAL_GetTick>
 8001744:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001746:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f013 0f02 	tst.w	r3, #2
 8001750:	f000 8088 	beq.w	8001864 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001754:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001756:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800175a:	6811      	ldr	r1, [r2, #0]
 800175c:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 8001760:	430b      	orrs	r3, r1
 8001762:	6013      	str	r3, [r2, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001764:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001766:	6853      	ldr	r3, [r2, #4]
 8001768:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800176c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001770:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001772:	6823      	ldr	r3, [r4, #0]
 8001774:	f013 0f01 	tst.w	r3, #1
 8001778:	f000 809a 	beq.w	80018b0 <HAL_RCC_OscConfig+0x1ac>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800177c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001780:	6893      	ldr	r3, [r2, #8]
 8001782:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001786:	68d2      	ldr	r2, [r2, #12]
 8001788:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800178c:	2b08      	cmp	r3, #8
 800178e:	f000 808b 	beq.w	80018a8 <HAL_RCC_OscConfig+0x1a4>
 8001792:	2b0c      	cmp	r3, #12
 8001794:	f000 8085 	beq.w	80018a2 <HAL_RCC_OscConfig+0x19e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001798:	6863      	ldr	r3, [r4, #4]
 800179a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800179e:	f000 80b0 	beq.w	8001902 <HAL_RCC_OscConfig+0x1fe>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80017a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80017a6:	6813      	ldr	r3, [r2, #0]
 80017a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ac:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017ae:	6863      	ldr	r3, [r4, #4]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	f000 80ad 	beq.w	8001910 <HAL_RCC_OscConfig+0x20c>
        tickstart = HAL_GetTick();
 80017b6:	f7ff f815 	bl	80007e4 <HAL_GetTick>
 80017ba:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80017bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80017c6:	d173      	bne.n	80018b0 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017c8:	f7ff f80c 	bl	80007e4 <HAL_GetTick>
 80017cc:	1b40      	subs	r0, r0, r5
 80017ce:	2864      	cmp	r0, #100	@ 0x64
 80017d0:	d9f4      	bls.n	80017bc <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 80017d2:	2003      	movs	r0, #3
 80017d4:	e316      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80017d6:	2a01      	cmp	r2, #1
 80017d8:	d1a8      	bne.n	800172c <HAL_RCC_OscConfig+0x28>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80017da:	69e3      	ldr	r3, [r4, #28]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f000 8308 	beq.w	8001df2 <HAL_RCC_OscConfig+0x6ee>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80017e2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 80017e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (msiRange > LL_RCC_MSIRANGE_11)
 80017ee:	2bb0      	cmp	r3, #176	@ 0xb0
 80017f0:	d821      	bhi.n	8001836 <HAL_RCC_OscConfig+0x132>
 80017f2:	4298      	cmp	r0, r3
 80017f4:	d921      	bls.n	800183a <HAL_RCC_OscConfig+0x136>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80017f6:	f7ff feef 	bl	80015d8 <RCC_SetFlashLatencyFromMSIRange>
 80017fa:	2800      	cmp	r0, #0
 80017fc:	f040 82fb 	bne.w	8001df6 <HAL_RCC_OscConfig+0x6f2>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001800:	6a63      	ldr	r3, [r4, #36]	@ 0x24
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8001802:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001806:	6811      	ldr	r1, [r2, #0]
 8001808:	f021 01f0 	bic.w	r1, r1, #240	@ 0xf0
 800180c:	430b      	orrs	r3, r1
 800180e:	6013      	str	r3, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001810:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8001812:	6853      	ldr	r3, [r2, #4]
 8001814:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001818:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800181c:	6053      	str	r3, [r2, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800181e:	f7ff ff61 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 8001822:	4bbf      	ldr	r3, [pc, #764]	@ (8001b20 <HAL_RCC_OscConfig+0x41c>)
 8001824:	6018      	str	r0, [r3, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001826:	4bbf      	ldr	r3, [pc, #764]	@ (8001b24 <HAL_RCC_OscConfig+0x420>)
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	f7fe ff91 	bl	8000750 <HAL_InitTick>
 800182e:	2800      	cmp	r0, #0
 8001830:	d09f      	beq.n	8001772 <HAL_RCC_OscConfig+0x6e>
          return HAL_ERROR;
 8001832:	2001      	movs	r0, #1
 8001834:	e2e6      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
    msiRange = LL_RCC_MSIRANGE_11;
 8001836:	23b0      	movs	r3, #176	@ 0xb0
 8001838:	e7db      	b.n	80017f2 <HAL_RCC_OscConfig+0xee>
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800183a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800183e:	6813      	ldr	r3, [r2, #0]
 8001840:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001844:	4318      	orrs	r0, r3
 8001846:	6010      	str	r0, [r2, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001848:	6a21      	ldr	r1, [r4, #32]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800184a:	6853      	ldr	r3, [r2, #4]
 800184c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001850:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001854:	6053      	str	r3, [r2, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001856:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8001858:	f7ff febe 	bl	80015d8 <RCC_SetFlashLatencyFromMSIRange>
 800185c:	2800      	cmp	r0, #0
 800185e:	d0de      	beq.n	800181e <HAL_RCC_OscConfig+0x11a>
            return HAL_ERROR;
 8001860:	2001      	movs	r0, #1
 8001862:	e2cf      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001864:	f7fe ffbe 	bl	80007e4 <HAL_GetTick>
 8001868:	1b40      	subs	r0, r0, r5
 800186a:	2802      	cmp	r0, #2
 800186c:	f67f af6b 	bls.w	8001746 <HAL_RCC_OscConfig+0x42>
            return HAL_TIMEOUT;
 8001870:	2003      	movs	r0, #3
 8001872:	e2c7      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8001874:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001878:	6813      	ldr	r3, [r2, #0]
 800187a:	f023 0301 	bic.w	r3, r3, #1
 800187e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001880:	f7fe ffb0 	bl	80007e4 <HAL_GetTick>
 8001884:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001886:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f013 0f02 	tst.w	r3, #2
 8001890:	f43f af6f 	beq.w	8001772 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001894:	f7fe ffa6 	bl	80007e4 <HAL_GetTick>
 8001898:	1b40      	subs	r0, r0, r5
 800189a:	2802      	cmp	r0, #2
 800189c:	d9f3      	bls.n	8001886 <HAL_RCC_OscConfig+0x182>
            return HAL_TIMEOUT;
 800189e:	2003      	movs	r0, #3
 80018a0:	e2b0      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80018a2:	2a03      	cmp	r2, #3
 80018a4:	f47f af78 	bne.w	8001798 <HAL_RCC_OscConfig+0x94>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80018a8:	6863      	ldr	r3, [r4, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f000 82a5 	beq.w	8001dfa <HAL_RCC_OscConfig+0x6f6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018b0:	6823      	ldr	r3, [r4, #0]
 80018b2:	f013 0f02 	tst.w	r3, #2
 80018b6:	d054      	beq.n	8001962 <HAL_RCC_OscConfig+0x25e>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80018b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018bc:	6893      	ldr	r3, [r2, #8]
 80018be:	f003 030c 	and.w	r3, r3, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80018c2:	68d2      	ldr	r2, [r2, #12]
 80018c4:	f002 0203 	and.w	r2, r2, #3
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80018c8:	2b04      	cmp	r3, #4
 80018ca:	d033      	beq.n	8001934 <HAL_RCC_OscConfig+0x230>
 80018cc:	2b0c      	cmp	r3, #12
 80018ce:	d02f      	beq.n	8001930 <HAL_RCC_OscConfig+0x22c>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018d0:	68e3      	ldr	r3, [r4, #12]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d071      	beq.n	80019ba <HAL_RCC_OscConfig+0x2b6>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80018d6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018da:	6813      	ldr	r3, [r2, #0]
 80018dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018e0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80018e2:	f7fe ff7f 	bl	80007e4 <HAL_GetTick>
 80018e6:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80018e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80018f2:	d12d      	bne.n	8001950 <HAL_RCC_OscConfig+0x24c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f4:	f7fe ff76 	bl	80007e4 <HAL_GetTick>
 80018f8:	1b40      	subs	r0, r0, r5
 80018fa:	2802      	cmp	r0, #2
 80018fc:	d9f4      	bls.n	80018e8 <HAL_RCC_OscConfig+0x1e4>
            return HAL_TIMEOUT;
 80018fe:	2003      	movs	r0, #3
 8001900:	e280      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8001902:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001906:	6813      	ldr	r3, [r2, #0]
 8001908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800190c:	6013      	str	r3, [r2, #0]
}
 800190e:	e74e      	b.n	80017ae <HAL_RCC_OscConfig+0xaa>
        tickstart = HAL_GetTick();
 8001910:	f7fe ff68 	bl	80007e4 <HAL_GetTick>
 8001914:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001916:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001920:	d0c6      	beq.n	80018b0 <HAL_RCC_OscConfig+0x1ac>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001922:	f7fe ff5f 	bl	80007e4 <HAL_GetTick>
 8001926:	1b40      	subs	r0, r0, r5
 8001928:	2864      	cmp	r0, #100	@ 0x64
 800192a:	d9f4      	bls.n	8001916 <HAL_RCC_OscConfig+0x212>
            return HAL_TIMEOUT;
 800192c:	2003      	movs	r0, #3
 800192e:	e269      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8001930:	2a02      	cmp	r2, #2
 8001932:	d1cd      	bne.n	80018d0 <HAL_RCC_OscConfig+0x1cc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8001934:	68e3      	ldr	r3, [r4, #12]
 8001936:	2b00      	cmp	r3, #0
 8001938:	f000 8261 	beq.w	8001dfe <HAL_RCC_OscConfig+0x6fa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800193c:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800193e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001942:	6853      	ldr	r3, [r2, #4]
 8001944:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001948:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800194c:	6053      	str	r3, [r2, #4]
}
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x25e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001950:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8001952:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001956:	6853      	ldr	r3, [r2, #4]
 8001958:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800195c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001960:	6053      	str	r3, [r2, #4]
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8001962:	6823      	ldr	r3, [r4, #0]
 8001964:	f013 0f18 	tst.w	r3, #24
 8001968:	f000 80de 	beq.w	8001b28 <HAL_RCC_OscConfig+0x424>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800196c:	6962      	ldr	r2, [r4, #20]
 800196e:	2a00      	cmp	r2, #0
 8001970:	f000 80a3 	beq.w	8001aba <HAL_RCC_OscConfig+0x3b6>
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8001974:	f013 0f10 	tst.w	r3, #16
 8001978:	d070      	beq.n	8001a5c <HAL_RCC_OscConfig+0x358>
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800197a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800197e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001982:	f013 0f02 	tst.w	r3, #2
 8001986:	d12e      	bne.n	80019e6 <HAL_RCC_OscConfig+0x2e2>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001988:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800198c:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
          tickstart = HAL_GetTick();
 8001998:	f7fe ff24 	bl	80007e4 <HAL_GetTick>
 800199c:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800199e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019a6:	f013 0f02 	tst.w	r3, #2
 80019aa:	d11c      	bne.n	80019e6 <HAL_RCC_OscConfig+0x2e2>
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80019ac:	f7fe ff1a 	bl	80007e4 <HAL_GetTick>
 80019b0:	1b40      	subs	r0, r0, r5
 80019b2:	2802      	cmp	r0, #2
 80019b4:	d9f3      	bls.n	800199e <HAL_RCC_OscConfig+0x29a>
              return HAL_TIMEOUT;
 80019b6:	2003      	movs	r0, #3
 80019b8:	e224      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80019ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019be:	6813      	ldr	r3, [r2, #0]
 80019c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019c4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80019c6:	f7fe ff0d 	bl	80007e4 <HAL_GetTick>
 80019ca:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80019cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80019d6:	d0c4      	beq.n	8001962 <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019d8:	f7fe ff04 	bl	80007e4 <HAL_GetTick>
 80019dc:	1b40      	subs	r0, r0, r5
 80019de:	2802      	cmp	r0, #2
 80019e0:	d9f4      	bls.n	80019cc <HAL_RCC_OscConfig+0x2c8>
            return HAL_TIMEOUT;
 80019e2:	2003      	movs	r0, #3
 80019e4:	e20e      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 80019e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80019ea:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80019ee:	f043 0304 	orr.w	r3, r3, #4
 80019f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 80019f6:	f7fe fef5 	bl	80007e4 <HAL_GetTick>
 80019fa:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 80019fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a04:	f013 0f08 	tst.w	r3, #8
 8001a08:	d106      	bne.n	8001a18 <HAL_RCC_OscConfig+0x314>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001a0a:	f7fe feeb 	bl	80007e4 <HAL_GetTick>
 8001a0e:	1b40      	subs	r0, r0, r5
 8001a10:	2803      	cmp	r0, #3
 8001a12:	d9f3      	bls.n	80019fc <HAL_RCC_OscConfig+0x2f8>
            return HAL_TIMEOUT;
 8001a14:	2003      	movs	r0, #3
 8001a16:	e1f5      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 8001a18:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8001a1a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a1e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001a22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001a26:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a2a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001a2e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001a32:	f023 0301 	bic.w	r3, r3, #1
 8001a36:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8001a3a:	f7fe fed3 	bl	80007e4 <HAL_GetTick>
 8001a3e:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001a40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a48:	f013 0f02 	tst.w	r3, #2
 8001a4c:	d06c      	beq.n	8001b28 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001a4e:	f7fe fec9 	bl	80007e4 <HAL_GetTick>
 8001a52:	1b40      	subs	r0, r0, r5
 8001a54:	2802      	cmp	r0, #2
 8001a56:	d9f3      	bls.n	8001a40 <HAL_RCC_OscConfig+0x33c>
            return HAL_TIMEOUT;
 8001a58:	2003      	movs	r0, #3
 8001a5a:	e1d3      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001a5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a60:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        tickstart = HAL_GetTick();
 8001a6c:	f7fe feba 	bl	80007e4 <HAL_GetTick>
 8001a70:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001a72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a7a:	f013 0f02 	tst.w	r3, #2
 8001a7e:	d106      	bne.n	8001a8e <HAL_RCC_OscConfig+0x38a>
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001a80:	f7fe feb0 	bl	80007e4 <HAL_GetTick>
 8001a84:	1b40      	subs	r0, r0, r5
 8001a86:	2802      	cmp	r0, #2
 8001a88:	d9f3      	bls.n	8001a72 <HAL_RCC_OscConfig+0x36e>
            return HAL_TIMEOUT;
 8001a8a:	2003      	movs	r0, #3
 8001a8c:	e1ba      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001a8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001a92:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001a96:	f023 0304 	bic.w	r3, r3, #4
 8001a9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001a9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001aa6:	f013 0f08 	tst.w	r3, #8
 8001aaa:	d03d      	beq.n	8001b28 <HAL_RCC_OscConfig+0x424>
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001aac:	f7fe fe9a 	bl	80007e4 <HAL_GetTick>
 8001ab0:	1b40      	subs	r0, r0, r5
 8001ab2:	2803      	cmp	r0, #3
 8001ab4:	d9f3      	bls.n	8001a9e <HAL_RCC_OscConfig+0x39a>
            return HAL_TIMEOUT;
 8001ab6:	2003      	movs	r0, #3
 8001ab8:	e1a4      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8001aba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001abe:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001ac2:	f023 0304 	bic.w	r3, r3, #4
 8001ac6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001aca:	f7fe fe8b 	bl	80007e4 <HAL_GetTick>
 8001ace:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8001ad0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ad4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001ad8:	f013 0f08 	tst.w	r3, #8
 8001adc:	d118      	bne.n	8001b10 <HAL_RCC_OscConfig+0x40c>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8001ade:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ae2:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8001ae6:	f023 0301 	bic.w	r3, r3, #1
 8001aea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8001aee:	f7fe fe79 	bl	80007e4 <HAL_GetTick>
 8001af2:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8001af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001af8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001afc:	f013 0f02 	tst.w	r3, #2
 8001b00:	d012      	beq.n	8001b28 <HAL_RCC_OscConfig+0x424>
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8001b02:	f7fe fe6f 	bl	80007e4 <HAL_GetTick>
 8001b06:	1b40      	subs	r0, r0, r5
 8001b08:	2802      	cmp	r0, #2
 8001b0a:	d9f3      	bls.n	8001af4 <HAL_RCC_OscConfig+0x3f0>
          return HAL_TIMEOUT;
 8001b0c:	2003      	movs	r0, #3
 8001b0e:	e179      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8001b10:	f7fe fe68 	bl	80007e4 <HAL_GetTick>
 8001b14:	1b40      	subs	r0, r0, r5
 8001b16:	2803      	cmp	r0, #3
 8001b18:	d9da      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x3cc>
          return HAL_TIMEOUT;
 8001b1a:	2003      	movs	r0, #3
 8001b1c:	e172      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
 8001b1e:	bf00      	nop
 8001b20:	20000010 	.word	0x20000010
 8001b24:	2000000c 	.word	0x2000000c
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b28:	6823      	ldr	r3, [r4, #0]
 8001b2a:	f013 0f04 	tst.w	r3, #4
 8001b2e:	d068      	beq.n	8001c02 <HAL_RCC_OscConfig+0x4fe>
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b30:	4bb7      	ldr	r3, [pc, #732]	@ (8001e10 <HAL_RCC_OscConfig+0x70c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001b38:	d027      	beq.n	8001b8a <HAL_RCC_OscConfig+0x486>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b3a:	68a3      	ldr	r3, [r4, #8]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d035      	beq.n	8001bac <HAL_RCC_OscConfig+0x4a8>
 8001b40:	2b05      	cmp	r3, #5
 8001b42:	d03c      	beq.n	8001bbe <HAL_RCC_OscConfig+0x4ba>
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b48:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001b4c:	f022 0201 	bic.w	r2, r2, #1
 8001b50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001b54:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001b58:	f022 0204 	bic.w	r2, r2, #4
 8001b5c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b60:	68a3      	ldr	r3, [r4, #8]
 8001b62:	b3db      	cbz	r3, 8001bdc <HAL_RCC_OscConfig+0x4d8>
      tickstart = HAL_GetTick();
 8001b64:	f7fe fe3e 	bl	80007e4 <HAL_GetTick>
 8001b68:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001b6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b72:	f013 0f02 	tst.w	r3, #2
 8001b76:	d144      	bne.n	8001c02 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b78:	f7fe fe34 	bl	80007e4 <HAL_GetTick>
 8001b7c:	1b40      	subs	r0, r0, r5
 8001b7e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001b82:	4298      	cmp	r0, r3
 8001b84:	d9f1      	bls.n	8001b6a <HAL_RCC_OscConfig+0x466>
          return HAL_TIMEOUT;
 8001b86:	2003      	movs	r0, #3
 8001b88:	e13c      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
      HAL_PWR_EnableBkUpAccess();
 8001b8a:	f7ff fcb5 	bl	80014f8 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 8001b8e:	f7fe fe29 	bl	80007e4 <HAL_GetTick>
 8001b92:	4605      	mov	r5, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001b94:	4b9e      	ldr	r3, [pc, #632]	@ (8001e10 <HAL_RCC_OscConfig+0x70c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001b9c:	d1cd      	bne.n	8001b3a <HAL_RCC_OscConfig+0x436>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b9e:	f7fe fe21 	bl	80007e4 <HAL_GetTick>
 8001ba2:	1b40      	subs	r0, r0, r5
 8001ba4:	2802      	cmp	r0, #2
 8001ba6:	d9f5      	bls.n	8001b94 <HAL_RCC_OscConfig+0x490>
          return HAL_TIMEOUT;
 8001ba8:	2003      	movs	r0, #3
 8001baa:	e12b      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001bac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001bb0:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001bbc:	e7d0      	b.n	8001b60 <HAL_RCC_OscConfig+0x45c>
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001bc2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001bc6:	f042 0204 	orr.w	r2, r2, #4
 8001bca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001bce:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001bd2:	f042 0201 	orr.w	r2, r2, #1
 8001bd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
}
 8001bda:	e7c1      	b.n	8001b60 <HAL_RCC_OscConfig+0x45c>
      tickstart = HAL_GetTick();
 8001bdc:	f7fe fe02 	bl	80007e4 <HAL_GetTick>
 8001be0:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001be2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bea:	f013 0f02 	tst.w	r3, #2
 8001bee:	d008      	beq.n	8001c02 <HAL_RCC_OscConfig+0x4fe>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bf0:	f7fe fdf8 	bl	80007e4 <HAL_GetTick>
 8001bf4:	1b40      	subs	r0, r0, r5
 8001bf6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001bfa:	4298      	cmp	r0, r3
 8001bfc:	d9f1      	bls.n	8001be2 <HAL_RCC_OscConfig+0x4de>
          return HAL_TIMEOUT;
 8001bfe:	2003      	movs	r0, #3
 8001c00:	e100      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001c02:	6823      	ldr	r3, [r4, #0]
 8001c04:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001c08:	d033      	beq.n	8001c72 <HAL_RCC_OscConfig+0x56e>
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001c0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001c0c:	b1c3      	cbz	r3, 8001c40 <HAL_RCC_OscConfig+0x53c>
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001c0e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c12:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001c16:	f043 0301 	orr.w	r3, r3, #1
 8001c1a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001c1e:	f7fe fde1 	bl	80007e4 <HAL_GetTick>
 8001c22:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001c24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c2c:	f013 0f02 	tst.w	r3, #2
 8001c30:	d11f      	bne.n	8001c72 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c32:	f7fe fdd7 	bl	80007e4 <HAL_GetTick>
 8001c36:	1b40      	subs	r0, r0, r5
 8001c38:	2802      	cmp	r0, #2
 8001c3a:	d9f3      	bls.n	8001c24 <HAL_RCC_OscConfig+0x520>
          return HAL_TIMEOUT;
 8001c3c:	2003      	movs	r0, #3
 8001c3e:	e0e1      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8001c40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c44:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 8001c48:	f023 0301 	bic.w	r3, r3, #1
 8001c4c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 8001c50:	f7fe fdc8 	bl	80007e4 <HAL_GetTick>
 8001c54:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8001c56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c5a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001c5e:	f013 0f02 	tst.w	r3, #2
 8001c62:	d006      	beq.n	8001c72 <HAL_RCC_OscConfig+0x56e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001c64:	f7fe fdbe 	bl	80007e4 <HAL_GetTick>
 8001c68:	1b40      	subs	r0, r0, r5
 8001c6a:	2802      	cmp	r0, #2
 8001c6c:	d9f3      	bls.n	8001c56 <HAL_RCC_OscConfig+0x552>
          return HAL_TIMEOUT;
 8001c6e:	2003      	movs	r0, #3
 8001c70:	e0c8      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c72:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 80c4 	beq.w	8001e02 <HAL_RCC_OscConfig+0x6fe>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001c7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c7e:	6891      	ldr	r1, [r2, #8]
 8001c80:	f001 010c 	and.w	r1, r1, #12
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 8001c84:	68d2      	ldr	r2, [r2, #12]
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d019      	beq.n	8001cbe <HAL_RCC_OscConfig+0x5ba>
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c8a:	290c      	cmp	r1, #12
 8001c8c:	f000 80bd 	beq.w	8001e0a <HAL_RCC_OscConfig+0x706>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8001c90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c94:	6813      	ldr	r3, [r2, #0]
 8001c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c9a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001c9c:	f7fe fda2 	bl	80007e4 <HAL_GetTick>
 8001ca0:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ca2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001cac:	f000 8097 	beq.w	8001dde <HAL_RCC_OscConfig+0x6da>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb0:	f7fe fd98 	bl	80007e4 <HAL_GetTick>
 8001cb4:	1b00      	subs	r0, r0, r4
 8001cb6:	2802      	cmp	r0, #2
 8001cb8:	d9f3      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x59e>
            return HAL_TIMEOUT;
 8001cba:	2003      	movs	r0, #3
 8001cbc:	e0a2      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cbe:	f002 0303 	and.w	r3, r2, #3
 8001cc2:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001cc4:	4283      	cmp	r3, r0
 8001cc6:	d00a      	beq.n	8001cde <HAL_RCC_OscConfig+0x5da>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cc8:	290c      	cmp	r1, #12
 8001cca:	f000 809c 	beq.w	8001e06 <HAL_RCC_OscConfig+0x702>
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001cce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f013 6f80 	tst.w	r3, #67108864	@ 0x4000000
 8001cd8:	d022      	beq.n	8001d20 <HAL_RCC_OscConfig+0x61c>
            return HAL_ERROR;
 8001cda:	2001      	movs	r0, #1
 8001cdc:	e092      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cde:	f002 0370 	and.w	r3, r2, #112	@ 0x70
 8001ce2:	6b60      	ldr	r0, [r4, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ce4:	4283      	cmp	r3, r0
 8001ce6:	d1ef      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5c4>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001ce8:	f3c2 2306 	ubfx	r3, r2, #8, #7
 8001cec:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001cee:	4283      	cmp	r3, r0
 8001cf0:	d1ea      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001cf2:	f402 1378 	and.w	r3, r2, #4063232	@ 0x3e0000
 8001cf6:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8001cf8:	4283      	cmp	r3, r0
 8001cfa:	d1e5      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001cfc:	f002 6360 	and.w	r3, r2, #234881024	@ 0xe000000
 8001d00:	6c20      	ldr	r0, [r4, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001d02:	4283      	cmp	r3, r0
 8001d04:	d1e0      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5c4>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001d06:	f002 4260 	and.w	r2, r2, #3758096384	@ 0xe0000000
 8001d0a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d1db      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x5c4>
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001d1a:	d044      	beq.n	8001da6 <HAL_RCC_OscConfig+0x6a2>
  return HAL_OK;
 8001d1c:	2000      	movs	r0, #0
 8001d1e:	e071      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
 8001d20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d24:	6813      	ldr	r3, [r2, #0]
 8001d26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001d2a:	6013      	str	r3, [r2, #0]
            tickstart = HAL_GetTick();
 8001d2c:	f7fe fd5a 	bl	80007e4 <HAL_GetTick>
 8001d30:	4605      	mov	r5, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001d3c:	d006      	beq.n	8001d4c <HAL_RCC_OscConfig+0x648>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3e:	f7fe fd51 	bl	80007e4 <HAL_GetTick>
 8001d42:	1b40      	subs	r0, r0, r5
 8001d44:	2802      	cmp	r0, #2
 8001d46:	d9f4      	bls.n	8001d32 <HAL_RCC_OscConfig+0x62e>
                return HAL_TIMEOUT;
 8001d48:	2003      	movs	r0, #3
 8001d4a:	e05b      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d4c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001d50:	68d3      	ldr	r3, [r2, #12]
 8001d52:	4930      	ldr	r1, [pc, #192]	@ (8001e14 <HAL_RCC_OscConfig+0x710>)
 8001d54:	4019      	ands	r1, r3
 8001d56:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001d58:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001d5a:	4303      	orrs	r3, r0
 8001d5c:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001d5e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001d62:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8001d64:	4303      	orrs	r3, r0
 8001d66:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8001d68:	4303      	orrs	r3, r0
 8001d6a:	6c60      	ldr	r0, [r4, #68]	@ 0x44
 8001d6c:	4303      	orrs	r3, r0
 8001d6e:	4319      	orrs	r1, r3
 8001d70:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001d72:	6813      	ldr	r3, [r2, #0]
 8001d74:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d78:	6013      	str	r3, [r2, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d7a:	68d3      	ldr	r3, [r2, #12]
 8001d7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d80:	60d3      	str	r3, [r2, #12]
            tickstart = HAL_GetTick();
 8001d82:	f7fe fd2f 	bl	80007e4 <HAL_GetTick>
 8001d86:	4604      	mov	r4, r0
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d88:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001d92:	d106      	bne.n	8001da2 <HAL_RCC_OscConfig+0x69e>
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d94:	f7fe fd26 	bl	80007e4 <HAL_GetTick>
 8001d98:	1b00      	subs	r0, r0, r4
 8001d9a:	2802      	cmp	r0, #2
 8001d9c:	d9f4      	bls.n	8001d88 <HAL_RCC_OscConfig+0x684>
                return HAL_TIMEOUT;
 8001d9e:	2003      	movs	r0, #3
 8001da0:	e030      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8001da2:	2000      	movs	r0, #0
 8001da4:	e02e      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
 8001da6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001db0:	601a      	str	r2, [r3, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001db8:	60da      	str	r2, [r3, #12]
          tickstart = HAL_GetTick();
 8001dba:	f7fe fd13 	bl	80007e4 <HAL_GetTick>
 8001dbe:	4604      	mov	r4, r0
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001dc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001dca:	d106      	bne.n	8001dda <HAL_RCC_OscConfig+0x6d6>
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dcc:	f7fe fd0a 	bl	80007e4 <HAL_GetTick>
 8001dd0:	1b03      	subs	r3, r0, r4
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d9f4      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x6bc>
              return HAL_TIMEOUT;
 8001dd6:	2003      	movs	r0, #3
 8001dd8:	e014      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8001dda:	2000      	movs	r0, #0
 8001ddc:	e012      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8001dde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001de2:	68d1      	ldr	r1, [r2, #12]
 8001de4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e18 <HAL_RCC_OscConfig+0x714>)
 8001de6:	400b      	ands	r3, r1
 8001de8:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8001dea:	2000      	movs	r0, #0
 8001dec:	e00a      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
    return HAL_ERROR;
 8001dee:	2001      	movs	r0, #1
}
 8001df0:	4770      	bx	lr
        return HAL_ERROR;
 8001df2:	2001      	movs	r0, #1
 8001df4:	e006      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
            return HAL_ERROR;
 8001df6:	2001      	movs	r0, #1
 8001df8:	e004      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8001dfa:	2001      	movs	r0, #1
 8001dfc:	e002      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8001dfe:	2001      	movs	r0, #1
 8001e00:	e000      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
  return HAL_OK;
 8001e02:	2000      	movs	r0, #0
}
 8001e04:	bd38      	pop	{r3, r4, r5, pc}
          return HAL_ERROR;
 8001e06:	2001      	movs	r0, #1
 8001e08:	e7fc      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
        return HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
 8001e0c:	e7fa      	b.n	8001e04 <HAL_RCC_OscConfig+0x700>
 8001e0e:	bf00      	nop
 8001e10:	58000400 	.word	0x58000400
 8001e14:	11c1808c 	.word	0x11c1808c
 8001e18:	eefefffc 	.word	0xeefefffc

08001e1c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001e1c:	2800      	cmp	r0, #0
 8001e1e:	f000 8127 	beq.w	8002070 <HAL_RCC_ClockConfig+0x254>
{
 8001e22:	b570      	push	{r4, r5, r6, lr}
 8001e24:	460c      	mov	r4, r1
 8001e26:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e28:	4b93      	ldr	r3, [pc, #588]	@ (8002078 <HAL_RCC_ClockConfig+0x25c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	428b      	cmp	r3, r1
 8001e32:	d32d      	bcc.n	8001e90 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e34:	682b      	ldr	r3, [r5, #0]
 8001e36:	f013 0f02 	tst.w	r3, #2
 8001e3a:	d13f      	bne.n	8001ebc <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8001e3c:	682b      	ldr	r3, [r5, #0]
 8001e3e:	f013 0f20 	tst.w	r3, #32
 8001e42:	d153      	bne.n	8001eec <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8001e44:	682b      	ldr	r3, [r5, #0]
 8001e46:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001e4a:	d16a      	bne.n	8001f22 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e4c:	682b      	ldr	r3, [r5, #0]
 8001e4e:	f013 0f04 	tst.w	r3, #4
 8001e52:	f040 8083 	bne.w	8001f5c <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e56:	682b      	ldr	r3, [r5, #0]
 8001e58:	f013 0f08 	tst.w	r3, #8
 8001e5c:	f040 8097 	bne.w	8001f8e <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e60:	682b      	ldr	r3, [r5, #0]
 8001e62:	f013 0f01 	tst.w	r3, #1
 8001e66:	f000 80de 	beq.w	8002026 <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e6a:	686b      	ldr	r3, [r5, #4]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	f000 80a8 	beq.w	8001fc2 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e72:	2b03      	cmp	r3, #3
 8001e74:	f000 80ad 	beq.w	8001fd2 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f040 80b2 	bne.w	8001fe2 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8001e7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e82:	6812      	ldr	r2, [r2, #0]
 8001e84:	f012 0f02 	tst.w	r2, #2
 8001e88:	f040 80b1 	bne.w	8001fee <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
 8001e8e:	e0ee      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e90:	4a79      	ldr	r2, [pc, #484]	@ (8002078 <HAL_RCC_ClockConfig+0x25c>)
 8001e92:	6813      	ldr	r3, [r2, #0]
 8001e94:	f023 0307 	bic.w	r3, r3, #7
 8001e98:	430b      	orrs	r3, r1
 8001e9a:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001e9c:	f7fe fca2 	bl	80007e4 <HAL_GetTick>
 8001ea0:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea2:	4b75      	ldr	r3, [pc, #468]	@ (8002078 <HAL_RCC_ClockConfig+0x25c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	42a3      	cmp	r3, r4
 8001eac:	d0c2      	beq.n	8001e34 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8001eae:	f7fe fc99 	bl	80007e4 <HAL_GetTick>
 8001eb2:	1b80      	subs	r0, r0, r6
 8001eb4:	2802      	cmp	r0, #2
 8001eb6:	d9f4      	bls.n	8001ea2 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8001eb8:	2003      	movs	r0, #3
 8001eba:	e0d8      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8001ebc:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001ebe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ec2:	688a      	ldr	r2, [r1, #8]
 8001ec4:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001ecc:	f7fe fc8a 	bl	80007e4 <HAL_GetTick>
 8001ed0:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8001ed2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001edc:	d1ae      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001ede:	f7fe fc81 	bl	80007e4 <HAL_GetTick>
 8001ee2:	1b80      	subs	r0, r0, r6
 8001ee4:	2802      	cmp	r0, #2
 8001ee6:	d9f4      	bls.n	8001ed2 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8001ee8:	2003      	movs	r0, #3
 8001eea:	e0c0      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8001eec:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8001eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ef2:	f8d1 2108 	ldr.w	r2, [r1, #264]	@ 0x108
 8001ef6:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001efa:	4313      	orrs	r3, r2
 8001efc:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8001f00:	f7fe fc70 	bl	80007e4 <HAL_GetTick>
 8001f04:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8001f06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f0a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001f0e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001f12:	d197      	bne.n	8001e44 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f14:	f7fe fc66 	bl	80007e4 <HAL_GetTick>
 8001f18:	1b80      	subs	r0, r0, r6
 8001f1a:	2802      	cmp	r0, #2
 8001f1c:	d9f3      	bls.n	8001f06 <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8001f1e:	2003      	movs	r0, #3
 8001f20:	e0a5      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8001f22:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8001f24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f28:	f8d2 3108 	ldr.w	r3, [r2, #264]	@ 0x108
 8001f2c:	f023 030f 	bic.w	r3, r3, #15
 8001f30:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8001f34:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
    tickstart = HAL_GetTick();
 8001f38:	f7fe fc54 	bl	80007e4 <HAL_GetTick>
 8001f3c:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8001f3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f42:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001f46:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8001f4a:	f47f af7f 	bne.w	8001e4c <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f4e:	f7fe fc49 	bl	80007e4 <HAL_GetTick>
 8001f52:	1b80      	subs	r0, r0, r6
 8001f54:	2802      	cmp	r0, #2
 8001f56:	d9f2      	bls.n	8001f3e <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8001f58:	2003      	movs	r0, #3
 8001f5a:	e088      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8001f5c:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001f5e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f62:	688a      	ldr	r2, [r1, #8]
 8001f64:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001f6c:	f7fe fc3a 	bl	80007e4 <HAL_GetTick>
 8001f70:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8001f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001f7c:	f47f af6b 	bne.w	8001e56 <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001f80:	f7fe fc30 	bl	80007e4 <HAL_GetTick>
 8001f84:	1b80      	subs	r0, r0, r6
 8001f86:	2802      	cmp	r0, #2
 8001f88:	d9f3      	bls.n	8001f72 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8001f8a:	2003      	movs	r0, #3
 8001f8c:	e06f      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8001f8e:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001f90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f94:	6893      	ldr	r3, [r2, #8]
 8001f96:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8001f9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f9e:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8001fa0:	f7fe fc20 	bl	80007e4 <HAL_GetTick>
 8001fa4:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8001fa6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8001fb0:	f47f af56 	bne.w	8001e60 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8001fb4:	f7fe fc16 	bl	80007e4 <HAL_GetTick>
 8001fb8:	1b80      	subs	r0, r0, r6
 8001fba:	2802      	cmp	r0, #2
 8001fbc:	d9f3      	bls.n	8001fa6 <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8001fbe:	2003      	movs	r0, #3
 8001fc0:	e055      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8001fc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001fcc:	d10f      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8001fce:	2001      	movs	r0, #1
 8001fd0:	e04d      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8001fd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8001fdc:	d107      	bne.n	8001fee <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8001fde:	2001      	movs	r0, #1
 8001fe0:	e045      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001fe2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001fec:	d042      	beq.n	8002074 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001fee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ff2:	688a      	ldr	r2, [r1, #8]
 8001ff4:	f022 0203 	bic.w	r2, r2, #3
 8001ff8:	4313      	orrs	r3, r2
 8001ffa:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001ffc:	f7fe fbf2 	bl	80007e4 <HAL_GetTick>
 8002000:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002006:	689b      	ldr	r3, [r3, #8]
 8002008:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800200c:	686a      	ldr	r2, [r5, #4]
 800200e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002012:	d008      	beq.n	8002026 <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002014:	f7fe fbe6 	bl	80007e4 <HAL_GetTick>
 8002018:	1b80      	subs	r0, r0, r6
 800201a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800201e:	4298      	cmp	r0, r3
 8002020:	d9ef      	bls.n	8002002 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8002022:	2003      	movs	r0, #3
 8002024:	e023      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002026:	4b14      	ldr	r3, [pc, #80]	@ (8002078 <HAL_RCC_ClockConfig+0x25c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	42a3      	cmp	r3, r4
 8002030:	d915      	bls.n	800205e <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4a11      	ldr	r2, [pc, #68]	@ (8002078 <HAL_RCC_ClockConfig+0x25c>)
 8002034:	6813      	ldr	r3, [r2, #0]
 8002036:	f023 0307 	bic.w	r3, r3, #7
 800203a:	4323      	orrs	r3, r4
 800203c:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 800203e:	f7fe fbd1 	bl	80007e4 <HAL_GetTick>
 8002042:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <HAL_RCC_ClockConfig+0x25c>)
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 0307 	and.w	r3, r3, #7
 800204c:	42a3      	cmp	r3, r4
 800204e:	d006      	beq.n	800205e <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002050:	f7fe fbc8 	bl	80007e4 <HAL_GetTick>
 8002054:	1b40      	subs	r0, r0, r5
 8002056:	2802      	cmp	r0, #2
 8002058:	d9f4      	bls.n	8002044 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 800205a:	2003      	movs	r0, #3
 800205c:	e007      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800205e:	f7ff fb41 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
 8002062:	4b06      	ldr	r3, [pc, #24]	@ (800207c <HAL_RCC_ClockConfig+0x260>)
 8002064:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(HAL_GetTickPrio());
 8002066:	f7fe fbc3 	bl	80007f0 <HAL_GetTickPrio>
 800206a:	f7fe fb71 	bl	8000750 <HAL_InitTick>
}
 800206e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002070:	2001      	movs	r0, #1
}
 8002072:	4770      	bx	lr
        return HAL_ERROR;
 8002074:	2001      	movs	r0, #1
 8002076:	e7fa      	b.n	800206e <HAL_RCC_ClockConfig+0x252>
 8002078:	58004000 	.word	0x58004000
 800207c:	20000010 	.word	0x20000010

08002080 <HAL_RCC_GetPCLK1Freq>:
{
 8002080:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002082:	f7ff fb2f 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002086:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002090:	4a03      	ldr	r2, [pc, #12]	@ (80020a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002096:	f003 031f 	and.w	r3, r3, #31
}
 800209a:	40d8      	lsrs	r0, r3
 800209c:	bd08      	pop	{r3, pc}
 800209e:	bf00      	nop
 80020a0:	08003fbc 	.word	0x08003fbc

080020a4 <HAL_RCC_GetPCLK2Freq>:
{
 80020a4:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80020a6:	f7ff fb1d 	bl	80016e4 <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80020aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80020b4:	4a03      	ldr	r2, [pc, #12]	@ (80020c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ba:	f003 031f 	and.w	r3, r3, #31
}
 80020be:	40d8      	lsrs	r0, r3
 80020c0:	bd08      	pop	{r3, pc}
 80020c2:	bf00      	nop
 80020c4:	08003fbc 	.word	0x08003fbc

080020c8 <LL_RCC_SetI2CClockSource>:
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80020c8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80020cc:	f8d1 3088 	ldr.w	r3, [r1, #136]	@ 0x88
 80020d0:	0902      	lsrs	r2, r0, #4
 80020d2:	f402 227f 	and.w	r2, r2, #1044480	@ 0xff000
 80020d6:	ea23 0302 	bic.w	r3, r3, r2
 80020da:	0100      	lsls	r0, r0, #4
 80020dc:	f400 207f 	and.w	r0, r0, #1044480	@ 0xff000
 80020e0:	4303      	orrs	r3, r0
 80020e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80020e6:	4770      	bx	lr

080020e8 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80020e8:	b570      	push	{r4, r5, r6, lr}
 80020ea:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80020ec:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80020f0:	6813      	ldr	r3, [r2, #0]
 80020f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80020f6:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80020f8:	f7fe fb74 	bl	80007e4 <HAL_GetTick>
 80020fc:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80020fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002108:	d006      	beq.n	8002118 <RCCEx_PLLSAI1_ConfigNP+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800210a:	f7fe fb6b 	bl	80007e4 <HAL_GetTick>
 800210e:	1b00      	subs	r0, r0, r4
 8002110:	2802      	cmp	r0, #2
 8002112:	d9f4      	bls.n	80020fe <RCCEx_PLLSAI1_ConfigNP+0x16>
    {
      status = HAL_TIMEOUT;
 8002114:	2403      	movs	r4, #3
 8002116:	e000      	b.n	800211a <RCCEx_PLLSAI1_ConfigNP+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002118:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 800211a:	b10c      	cbz	r4, 8002120 <RCCEx_PLLSAI1_ConfigNP+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 800211c:	4620      	mov	r0, r4
 800211e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8002120:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 800212a:	6829      	ldr	r1, [r5, #0]
 800212c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002130:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	f422 1278 	bic.w	r2, r2, #4063232	@ 0x3e0000
 8002138:	6869      	ldr	r1, [r5, #4]
 800213a:	430a      	orrs	r2, r1
 800213c:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002144:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002146:	f7fe fb4d 	bl	80007e4 <HAL_GetTick>
 800214a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800214c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002156:	d105      	bne.n	8002164 <RCCEx_PLLSAI1_ConfigNP+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002158:	f7fe fb44 	bl	80007e4 <HAL_GetTick>
 800215c:	1b80      	subs	r0, r0, r6
 800215e:	2802      	cmp	r0, #2
 8002160:	d9f4      	bls.n	800214c <RCCEx_PLLSAI1_ConfigNP+0x64>
        status = HAL_TIMEOUT;
 8002162:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002164:	2c00      	cmp	r4, #0
 8002166:	d1d9      	bne.n	800211c <RCCEx_PLLSAI1_ConfigNP+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002168:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800216c:	6913      	ldr	r3, [r2, #16]
 800216e:	6929      	ldr	r1, [r5, #16]
 8002170:	430b      	orrs	r3, r1
 8002172:	6113      	str	r3, [r2, #16]
 8002174:	e7d2      	b.n	800211c <RCCEx_PLLSAI1_ConfigNP+0x34>

08002176 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002176:	b570      	push	{r4, r5, r6, lr}
 8002178:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800217a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800217e:	6813      	ldr	r3, [r2, #0]
 8002180:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002184:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002186:	f7fe fb2d 	bl	80007e4 <HAL_GetTick>
 800218a:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800218c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002196:	d006      	beq.n	80021a6 <RCCEx_PLLSAI1_ConfigNQ+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002198:	f7fe fb24 	bl	80007e4 <HAL_GetTick>
 800219c:	1b00      	subs	r0, r0, r4
 800219e:	2802      	cmp	r0, #2
 80021a0:	d9f4      	bls.n	800218c <RCCEx_PLLSAI1_ConfigNQ+0x16>
    {
      status = HAL_TIMEOUT;
 80021a2:	2403      	movs	r4, #3
 80021a4:	e000      	b.n	80021a8 <RCCEx_PLLSAI1_ConfigNQ+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 80021a6:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 80021a8:	b10c      	cbz	r4, 80021ae <RCCEx_PLLSAI1_ConfigNQ+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 80021aa:	4620      	mov	r0, r4
 80021ac:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80021ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 80021b8:	6829      	ldr	r1, [r5, #0]
 80021ba:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80021be:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80021c0:	691a      	ldr	r2, [r3, #16]
 80021c2:	f022 6260 	bic.w	r2, r2, #234881024	@ 0xe000000
 80021c6:	68a9      	ldr	r1, [r5, #8]
 80021c8:	430a      	orrs	r2, r1
 80021ca:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80021d2:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 80021d4:	f7fe fb06 	bl	80007e4 <HAL_GetTick>
 80021d8:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80021da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 80021e4:	d105      	bne.n	80021f2 <RCCEx_PLLSAI1_ConfigNQ+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80021e6:	f7fe fafd 	bl	80007e4 <HAL_GetTick>
 80021ea:	1b80      	subs	r0, r0, r6
 80021ec:	2802      	cmp	r0, #2
 80021ee:	d9f4      	bls.n	80021da <RCCEx_PLLSAI1_ConfigNQ+0x64>
        status = HAL_TIMEOUT;
 80021f0:	2403      	movs	r4, #3
    if (status == HAL_OK)
 80021f2:	2c00      	cmp	r4, #0
 80021f4:	d1d9      	bne.n	80021aa <RCCEx_PLLSAI1_ConfigNQ+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80021f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80021fa:	6913      	ldr	r3, [r2, #16]
 80021fc:	6929      	ldr	r1, [r5, #16]
 80021fe:	430b      	orrs	r3, r1
 8002200:	6113      	str	r3, [r2, #16]
 8002202:	e7d2      	b.n	80021aa <RCCEx_PLLSAI1_ConfigNQ+0x34>

08002204 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8002204:	b570      	push	{r4, r5, r6, lr}
 8002206:	4605      	mov	r5, r0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8002208:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800220c:	6813      	ldr	r3, [r2, #0]
 800220e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002212:	6013      	str	r3, [r2, #0]

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002214:	f7fe fae6 	bl	80007e4 <HAL_GetTick>
 8002218:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800221a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002224:	d006      	beq.n	8002234 <RCCEx_PLLSAI1_ConfigNR+0x30>

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002226:	f7fe fadd 	bl	80007e4 <HAL_GetTick>
 800222a:	1b00      	subs	r0, r0, r4
 800222c:	2802      	cmp	r0, #2
 800222e:	d9f4      	bls.n	800221a <RCCEx_PLLSAI1_ConfigNR+0x16>
    {
      status = HAL_TIMEOUT;
 8002230:	2403      	movs	r4, #3
 8002232:	e000      	b.n	8002236 <RCCEx_PLLSAI1_ConfigNR+0x32>
  HAL_StatusTypeDef status = HAL_OK;
 8002234:	2400      	movs	r4, #0
      break;
    }
  }

  if (status == HAL_OK)
 8002236:	b10c      	cbz	r4, 800223c <RCCEx_PLLSAI1_ConfigNR+0x38>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
    }
  }

  return status;
}
 8002238:	4620      	mov	r0, r4
 800223a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800223c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002240:	691a      	ldr	r2, [r3, #16]
 8002242:	f422 42fe 	bic.w	r2, r2, #32512	@ 0x7f00
 8002246:	6829      	ldr	r1, [r5, #0]
 8002248:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800224c:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800224e:	691a      	ldr	r2, [r3, #16]
 8002250:	f022 4260 	bic.w	r2, r2, #3758096384	@ 0xe0000000
 8002254:	68e9      	ldr	r1, [r5, #12]
 8002256:	430a      	orrs	r2, r1
 8002258:	611a      	str	r2, [r3, #16]
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002260:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002262:	f7fe fabf 	bl	80007e4 <HAL_GetTick>
 8002266:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8002268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f013 6f00 	tst.w	r3, #134217728	@ 0x8000000
 8002272:	d105      	bne.n	8002280 <RCCEx_PLLSAI1_ConfigNR+0x7c>
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002274:	f7fe fab6 	bl	80007e4 <HAL_GetTick>
 8002278:	1b80      	subs	r0, r0, r6
 800227a:	2802      	cmp	r0, #2
 800227c:	d9f4      	bls.n	8002268 <RCCEx_PLLSAI1_ConfigNR+0x64>
        status = HAL_TIMEOUT;
 800227e:	2403      	movs	r4, #3
    if (status == HAL_OK)
 8002280:	2c00      	cmp	r4, #0
 8002282:	d1d9      	bne.n	8002238 <RCCEx_PLLSAI1_ConfigNR+0x34>
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8002284:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002288:	6913      	ldr	r3, [r2, #16]
 800228a:	6929      	ldr	r1, [r5, #16]
 800228c:	430b      	orrs	r3, r1
 800228e:	6113      	str	r3, [r2, #16]
 8002290:	e7d2      	b.n	8002238 <RCCEx_PLLSAI1_ConfigNR+0x34>

08002292 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002292:	b570      	push	{r4, r5, r6, lr}
 8002294:	4604      	mov	r4, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002296:	6803      	ldr	r3, [r0, #0]
 8002298:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800229c:	d02f      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch (PeriphClkInit->Sai1ClockSelection)
 800229e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80022a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80022a4:	d014      	beq.n	80022d0 <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80022a6:	d80a      	bhi.n	80022be <HAL_RCCEx_PeriphCLKConfig+0x2c>
 80022a8:	b933      	cbnz	r3, 80022b8 <HAL_RCCEx_PeriphCLKConfig+0x26>
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 80022aa:	3004      	adds	r0, #4
 80022ac:	f7ff ff1c 	bl	80020e8 <RCCEx_PLLSAI1_ConfigNP>
    if (ret == HAL_OK)
 80022b0:	4606      	mov	r6, r0
 80022b2:	b1a0      	cbz	r0, 80022de <HAL_RCCEx_PeriphCLKConfig+0x4c>
      status = ret;
 80022b4:	4605      	mov	r5, r0
 80022b6:	e024      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 80022b8:	2501      	movs	r5, #1
 80022ba:	462e      	mov	r6, r5
 80022bc:	e021      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x70>
 80022be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80022c2:	d018      	beq.n	80022f6 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80022c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80022c8:	d017      	beq.n	80022fa <HAL_RCCEx_PeriphCLKConfig+0x68>
 80022ca:	2501      	movs	r5, #1
 80022cc:	462e      	mov	r6, r5
 80022ce:	e018      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x70>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80022d0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d4:	68d3      	ldr	r3, [r2, #12]
 80022d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022da:	60d3      	str	r3, [r2, #12]
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80022dc:	2600      	movs	r6, #0
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022de:	6b23      	ldr	r3, [r4, #48]	@ 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 80022e0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80022e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80022e8:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 80022ec:	4313      	orrs	r3, r2
 80022ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80022f2:	2500      	movs	r5, #0
}
 80022f4:	e005      	b.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x70>
    switch (PeriphClkInit->Sai1ClockSelection)
 80022f6:	2600      	movs	r6, #0
 80022f8:	e7f1      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x4c>
 80022fa:	2600      	movs	r6, #0
 80022fc:	e7ef      	b.n	80022de <HAL_RCCEx_PeriphCLKConfig+0x4c>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80022fe:	2500      	movs	r5, #0
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8002300:	462e      	mov	r6, r5
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002302:	6823      	ldr	r3, [r4, #0]
 8002304:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002308:	d00a      	beq.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800230a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800230e:	f8d3 5090 	ldr.w	r5, [r3, #144]	@ 0x90
 8002312:	f405 7540 	and.w	r5, r5, #768	@ 0x300
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8002316:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002318:	42ab      	cmp	r3, r5
 800231a:	f040 80b7 	bne.w	800248c <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      status = ret;
 800231e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002320:	6823      	ldr	r3, [r4, #0]
 8002322:	f013 0f01 	tst.w	r3, #1
 8002326:	d009      	beq.n	800233c <HAL_RCCEx_PeriphCLKConfig+0xaa>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002328:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800232a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800232e:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002332:	f022 0203 	bic.w	r2, r2, #3
 8002336:	4313      	orrs	r3, r2
 8002338:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800233c:	6823      	ldr	r3, [r4, #0]
 800233e:	f013 0f02 	tst.w	r3, #2
 8002342:	d009      	beq.n	8002358 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002344:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002346:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800234a:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800234e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8002352:	4313      	orrs	r3, r2
 8002354:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002358:	6823      	ldr	r3, [r4, #0]
 800235a:	f013 0f10 	tst.w	r3, #16
 800235e:	d00c      	beq.n	800237a <HAL_RCCEx_PeriphCLKConfig+0xe8>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002360:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002362:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002366:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800236a:	0c08      	lsrs	r0, r1, #16
 800236c:	0400      	lsls	r0, r0, #16
 800236e:	ea23 0300 	bic.w	r3, r3, r0
 8002372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002376:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800237a:	6823      	ldr	r3, [r4, #0]
 800237c:	f013 0f20 	tst.w	r3, #32
 8002380:	d00c      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x10a>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002382:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002384:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002388:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800238c:	0c08      	lsrs	r0, r1, #16
 800238e:	0400      	lsls	r0, r0, #16
 8002390:	ea23 0300 	bic.w	r3, r3, r0
 8002394:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800239c:	6823      	ldr	r3, [r4, #0]
 800239e:	f013 0f04 	tst.w	r3, #4
 80023a2:	f040 80b4 	bne.w	800250e <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80023a6:	6823      	ldr	r3, [r4, #0]
 80023a8:	f013 0f08 	tst.w	r3, #8
 80023ac:	f040 80b3 	bne.w	8002516 <HAL_RCCEx_PeriphCLKConfig+0x284>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80023b0:	6823      	ldr	r3, [r4, #0]
 80023b2:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80023b6:	d013      	beq.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80023b8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80023ba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023be:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 80023c2:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 80023c6:	4313      	orrs	r3, r2
 80023c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80023cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80023ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023d2:	f000 80a4 	beq.w	800251e <HAL_RCCEx_PeriphCLKConfig+0x28c>
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80023d6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80023d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023dc:	f000 80a4 	beq.w	8002528 <HAL_RCCEx_PeriphCLKConfig+0x296>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023e0:	6823      	ldr	r3, [r4, #0]
 80023e2:	f413 7f00 	tst.w	r3, #512	@ 0x200
 80023e6:	d017      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x186>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023e8:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80023ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023ee:	d005      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80023f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80023f4:	d002      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f040 809e 	bne.w	8002538 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80023fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002400:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 8002404:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8002408:	4313      	orrs	r3, r2
 800240a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800240e:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002410:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 8002414:	f000 80a2 	beq.w	800255c <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002418:	6823      	ldr	r3, [r4, #0]
 800241a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800241e:	d013      	beq.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002420:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002422:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002426:	f8d1 2088 	ldr.w	r2, [r1, #136]	@ 0x88
 800242a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800242e:	4313      	orrs	r3, r2
 8002430:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002434:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002436:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800243a:	f000 8096 	beq.w	800256a <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800243e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002440:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002444:	f000 8096 	beq.w	8002574 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8002448:	6823      	ldr	r3, [r4, #0]
 800244a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800244e:	d009      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 8002450:	6c63      	ldr	r3, [r4, #68]	@ 0x44
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8002452:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002456:	f8d1 2094 	ldr.w	r2, [r1, #148]	@ 0x94
 800245a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800245e:	4313      	orrs	r3, r2
 8002460:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8002464:	6823      	ldr	r3, [r4, #0]
 8002466:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 800246a:	d00d      	beq.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800246c:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800246e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002472:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002474:	f021 0130 	bic.w	r1, r1, #48	@ 0x30
 8002478:	430a      	orrs	r2, r1
 800247a:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800247c:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800247e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002480:	f021 0103 	bic.w	r1, r1, #3
 8002484:	430a      	orrs	r2, r1
 8002486:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002488:	4628      	mov	r0, r5
 800248a:	bd70      	pop	{r4, r5, r6, pc}
      HAL_PWR_EnableBkUpAccess();
 800248c:	f7ff f834 	bl	80014f8 <HAL_PWR_EnableBkUpAccess>
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8002490:	b95d      	cbnz	r5, 80024aa <HAL_RCCEx_PeriphCLKConfig+0x218>
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8002492:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002494:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002498:	f8d1 2090 	ldr.w	r2, [r1, #144]	@ 0x90
 800249c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80024a0:	4313      	orrs	r3, r2
 80024a2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80024a6:	4635      	mov	r5, r6
 80024a8:	e73a      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80024aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ae:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80024b2:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 80024b6:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 80024ba:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80024be:	f8d3 1090 	ldr.w	r1, [r3, #144]	@ 0x90
 80024c2:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 80024c6:	f8c3 1090 	str.w	r1, [r3, #144]	@ 0x90
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80024ca:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80024ce:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 80024d0:	430a      	orrs	r2, r1
        LL_RCC_WriteReg(BDCR, bdcr);
 80024d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 80024d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024da:	f013 0f01 	tst.w	r3, #1
 80024de:	d012      	beq.n	8002506 <HAL_RCCEx_PeriphCLKConfig+0x274>
          tickstart = HAL_GetTick();
 80024e0:	f7fe f980 	bl	80007e4 <HAL_GetTick>
 80024e4:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80024e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80024ee:	f013 0f02 	tst.w	r3, #2
 80024f2:	d10a      	bne.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x278>
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f4:	f7fe f976 	bl	80007e4 <HAL_GetTick>
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	f241 3388 	movw	r3, #5000	@ 0x1388
 80024fe:	4298      	cmp	r0, r3
 8002500:	d9f1      	bls.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x254>
              ret = HAL_TIMEOUT;
 8002502:	2503      	movs	r5, #3
 8002504:	e70c      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 8002506:	4635      	mov	r5, r6
 8002508:	e70a      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x8e>
 800250a:	4635      	mov	r5, r6
 800250c:	e708      	b.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800250e:	6a20      	ldr	r0, [r4, #32]
 8002510:	f7ff fdda 	bl	80020c8 <LL_RCC_SetI2CClockSource>
 8002514:	e747      	b.n	80023a6 <HAL_RCCEx_PeriphCLKConfig+0x114>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002516:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8002518:	f7ff fdd6 	bl	80020c8 <LL_RCC_SetI2CClockSource>
 800251c:	e748      	b.n	80023b0 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800251e:	68cb      	ldr	r3, [r1, #12]
 8002520:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002524:	60cb      	str	r3, [r1, #12]
 8002526:	e756      	b.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x144>
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8002528:	1d20      	adds	r0, r4, #4
 800252a:	f7ff fe24 	bl	8002176 <RCCEx_PLLSAI1_ConfigNQ>
      if (ret != HAL_OK)
 800252e:	2800      	cmp	r0, #0
 8002530:	f43f af56 	beq.w	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
        status = ret;
 8002534:	4605      	mov	r5, r0
 8002536:	e753      	b.n	80023e0 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002538:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800253c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002540:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002544:	f021 4140 	bic.w	r1, r1, #3221225472	@ 0xc0000000
 8002548:	f8c2 1088 	str.w	r1, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800254c:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8002550:	f021 6140 	bic.w	r1, r1, #201326592	@ 0xc000000
 8002554:	430b      	orrs	r3, r1
 8002556:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
}
 800255a:	e758      	b.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x17c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800255c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002560:	68d3      	ldr	r3, [r2, #12]
 8002562:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002566:	60d3      	str	r3, [r2, #12]
 8002568:	e756      	b.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x186>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800256a:	68cb      	ldr	r3, [r1, #12]
 800256c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002570:	60cb      	str	r3, [r1, #12]
 8002572:	e764      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x1ac>
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8002574:	1d20      	adds	r0, r4, #4
 8002576:	f7ff fe45 	bl	8002204 <RCCEx_PLLSAI1_ConfigNR>
      if (ret != HAL_OK)
 800257a:	2800      	cmp	r0, #0
 800257c:	f43f af64 	beq.w	8002448 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        status = ret;
 8002580:	4605      	mov	r5, r0
 8002582:	e761      	b.n	8002448 <HAL_RCCEx_PeriphCLKConfig+0x1b6>

08002584 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002584:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002586:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002588:	6a04      	ldr	r4, [r0, #32]
 800258a:	f024 0401 	bic.w	r4, r4, #1
 800258e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002590:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002592:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002596:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800259a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800259e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80025a0:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80025a2:	6203      	str	r3, [r0, #32]
}
 80025a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025aa:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025ac:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025ae:	6a04      	ldr	r4, [r0, #32]
 80025b0:	f024 0410 	bic.w	r4, r4, #16
 80025b4:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025b6:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025b8:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025bc:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025c0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80025c4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025c8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80025ca:	6203      	str	r3, [r0, #32]
}
 80025cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025d0:	4770      	bx	lr

080025d2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025d2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80025d4:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80025d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80025dc:	430b      	orrs	r3, r1
 80025de:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025e2:	6083      	str	r3, [r0, #8]
}
 80025e4:	4770      	bx	lr
	...

080025e8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 80025e8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d11d      	bne.n	800262c <HAL_TIM_Base_Start+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 80025f0:	2302      	movs	r3, #2
 80025f2:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025f6:	6803      	ldr	r3, [r0, #0]
 80025f8:	4a0f      	ldr	r2, [pc, #60]	@ (8002638 <HAL_TIM_Base_Start+0x50>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d008      	beq.n	8002610 <HAL_TIM_Base_Start+0x28>
 80025fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002602:	d005      	beq.n	8002610 <HAL_TIM_Base_Start+0x28>
    __HAL_TIM_ENABLE(htim);
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	f042 0201 	orr.w	r2, r2, #1
 800260a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800260c:	2000      	movs	r0, #0
 800260e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002610:	6899      	ldr	r1, [r3, #8]
 8002612:	4a0a      	ldr	r2, [pc, #40]	@ (800263c <HAL_TIM_Base_Start+0x54>)
 8002614:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002616:	2a06      	cmp	r2, #6
 8002618:	d00a      	beq.n	8002630 <HAL_TIM_Base_Start+0x48>
 800261a:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 800261e:	d009      	beq.n	8002634 <HAL_TIM_Base_Start+0x4c>
      __HAL_TIM_ENABLE(htim);
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002628:	2000      	movs	r0, #0
 800262a:	4770      	bx	lr
    return HAL_ERROR;
 800262c:	2001      	movs	r0, #1
 800262e:	4770      	bx	lr
  return HAL_OK;
 8002630:	2000      	movs	r0, #0
 8002632:	4770      	bx	lr
 8002634:	2000      	movs	r0, #0
}
 8002636:	4770      	bx	lr
 8002638:	40012c00 	.word	0x40012c00
 800263c:	00010007 	.word	0x00010007

08002640 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002640:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002642:	4a1c      	ldr	r2, [pc, #112]	@ (80026b4 <TIM_Base_SetConfig+0x74>)
 8002644:	4290      	cmp	r0, r2
 8002646:	d002      	beq.n	800264e <TIM_Base_SetConfig+0xe>
 8002648:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800264c:	d103      	bne.n	8002656 <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800264e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002652:	684a      	ldr	r2, [r1, #4]
 8002654:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002656:	4a17      	ldr	r2, [pc, #92]	@ (80026b4 <TIM_Base_SetConfig+0x74>)
 8002658:	4290      	cmp	r0, r2
 800265a:	d00a      	beq.n	8002672 <TIM_Base_SetConfig+0x32>
 800265c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002660:	d007      	beq.n	8002672 <TIM_Base_SetConfig+0x32>
 8002662:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8002666:	4290      	cmp	r0, r2
 8002668:	d003      	beq.n	8002672 <TIM_Base_SetConfig+0x32>
 800266a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800266e:	4290      	cmp	r0, r2
 8002670:	d103      	bne.n	800267a <TIM_Base_SetConfig+0x3a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002672:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002676:	68ca      	ldr	r2, [r1, #12]
 8002678:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800267a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800267e:	694a      	ldr	r2, [r1, #20]
 8002680:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002682:	688a      	ldr	r2, [r1, #8]
 8002684:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002686:	680a      	ldr	r2, [r1, #0]
 8002688:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800268a:	4a0a      	ldr	r2, [pc, #40]	@ (80026b4 <TIM_Base_SetConfig+0x74>)
 800268c:	4290      	cmp	r0, r2
 800268e:	d007      	beq.n	80026a0 <TIM_Base_SetConfig+0x60>
 8002690:	f502 52c0 	add.w	r2, r2, #6144	@ 0x1800
 8002694:	4290      	cmp	r0, r2
 8002696:	d003      	beq.n	80026a0 <TIM_Base_SetConfig+0x60>
 8002698:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800269c:	4290      	cmp	r0, r2
 800269e:	d101      	bne.n	80026a4 <TIM_Base_SetConfig+0x64>
    TIMx->RCR = Structure->RepetitionCounter;
 80026a0:	690a      	ldr	r2, [r1, #16]
 80026a2:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80026a4:	6802      	ldr	r2, [r0, #0]
 80026a6:	f042 0204 	orr.w	r2, r2, #4
 80026aa:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 80026ac:	2201      	movs	r2, #1
 80026ae:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 80026b0:	6003      	str	r3, [r0, #0]
}
 80026b2:	4770      	bx	lr
 80026b4:	40012c00 	.word	0x40012c00

080026b8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80026b8:	b360      	cbz	r0, 8002714 <HAL_TIM_Base_Init+0x5c>
{
 80026ba:	b510      	push	{r4, lr}
 80026bc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80026be:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80026c2:	b313      	cbz	r3, 800270a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80026c4:	2302      	movs	r3, #2
 80026c6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026ca:	4621      	mov	r1, r4
 80026cc:	f851 0b04 	ldr.w	r0, [r1], #4
 80026d0:	f7ff ffb6 	bl	8002640 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026d4:	2301      	movs	r3, #1
 80026d6:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026da:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80026de:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80026e2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80026e6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80026ea:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80026ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026f2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80026f6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80026fa:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80026fe:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8002702:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002706:	2000      	movs	r0, #0
}
 8002708:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800270a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800270e:	f000 fcfb 	bl	8003108 <HAL_TIM_Base_MspInit>
 8002712:	e7d7      	b.n	80026c4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002714:	2001      	movs	r0, #1
}
 8002716:	4770      	bx	lr

08002718 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002718:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800271a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800271c:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002720:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002724:	430a      	orrs	r2, r1
 8002726:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800272a:	6082      	str	r2, [r0, #8]
}
 800272c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002734:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002738:	2b01      	cmp	r3, #1
 800273a:	d076      	beq.n	800282a <HAL_TIM_ConfigClockSource+0xf6>
{
 800273c:	b510      	push	{r4, lr}
 800273e:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002740:	2301      	movs	r3, #1
 8002742:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002746:	2302      	movs	r3, #2
 8002748:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 800274c:	6802      	ldr	r2, [r0, #0]
 800274e:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002750:	4b37      	ldr	r3, [pc, #220]	@ (8002830 <HAL_TIM_ConfigClockSource+0xfc>)
 8002752:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 8002754:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002756:	680b      	ldr	r3, [r1, #0]
 8002758:	2b60      	cmp	r3, #96	@ 0x60
 800275a:	d04c      	beq.n	80027f6 <HAL_TIM_ConfigClockSource+0xc2>
 800275c:	d823      	bhi.n	80027a6 <HAL_TIM_ConfigClockSource+0x72>
 800275e:	2b40      	cmp	r3, #64	@ 0x40
 8002760:	d054      	beq.n	800280c <HAL_TIM_ConfigClockSource+0xd8>
 8002762:	d811      	bhi.n	8002788 <HAL_TIM_ConfigClockSource+0x54>
 8002764:	2b20      	cmp	r3, #32
 8002766:	d003      	beq.n	8002770 <HAL_TIM_ConfigClockSource+0x3c>
 8002768:	d80a      	bhi.n	8002780 <HAL_TIM_ConfigClockSource+0x4c>
 800276a:	b10b      	cbz	r3, 8002770 <HAL_TIM_ConfigClockSource+0x3c>
 800276c:	2b10      	cmp	r3, #16
 800276e:	d105      	bne.n	800277c <HAL_TIM_ConfigClockSource+0x48>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002770:	4619      	mov	r1, r3
 8002772:	6820      	ldr	r0, [r4, #0]
 8002774:	f7ff ff2d 	bl	80025d2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002778:	2000      	movs	r0, #0
      break;
 800277a:	e028      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 800277c:	2001      	movs	r0, #1
 800277e:	e026      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002780:	2b30      	cmp	r3, #48	@ 0x30
 8002782:	d0f5      	beq.n	8002770 <HAL_TIM_ConfigClockSource+0x3c>
      status = HAL_ERROR;
 8002784:	2001      	movs	r0, #1
 8002786:	e022      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002788:	2b50      	cmp	r3, #80	@ 0x50
 800278a:	d10a      	bne.n	80027a2 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800278c:	68ca      	ldr	r2, [r1, #12]
 800278e:	6849      	ldr	r1, [r1, #4]
 8002790:	6820      	ldr	r0, [r4, #0]
 8002792:	f7ff fef7 	bl	8002584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002796:	2150      	movs	r1, #80	@ 0x50
 8002798:	6820      	ldr	r0, [r4, #0]
 800279a:	f7ff ff1a 	bl	80025d2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800279e:	2000      	movs	r0, #0
      break;
 80027a0:	e015      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 80027a2:	2001      	movs	r0, #1
 80027a4:	e013      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 80027a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027aa:	d03a      	beq.n	8002822 <HAL_TIM_ConfigClockSource+0xee>
 80027ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027b0:	d014      	beq.n	80027dc <HAL_TIM_ConfigClockSource+0xa8>
 80027b2:	2b70      	cmp	r3, #112	@ 0x70
 80027b4:	d137      	bne.n	8002826 <HAL_TIM_ConfigClockSource+0xf2>
      TIM_ETR_SetConfig(htim->Instance,
 80027b6:	68cb      	ldr	r3, [r1, #12]
 80027b8:	684a      	ldr	r2, [r1, #4]
 80027ba:	6889      	ldr	r1, [r1, #8]
 80027bc:	6820      	ldr	r0, [r4, #0]
 80027be:	f7ff ffab 	bl	8002718 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80027c2:	6822      	ldr	r2, [r4, #0]
 80027c4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027c6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 80027ca:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80027cc:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80027ce:	2301      	movs	r3, #1
 80027d0:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80027d4:	2300      	movs	r3, #0
 80027d6:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80027da:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 80027dc:	68cb      	ldr	r3, [r1, #12]
 80027de:	684a      	ldr	r2, [r1, #4]
 80027e0:	6889      	ldr	r1, [r1, #8]
 80027e2:	6820      	ldr	r0, [r4, #0]
 80027e4:	f7ff ff98 	bl	8002718 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027e8:	6822      	ldr	r2, [r4, #0]
 80027ea:	6893      	ldr	r3, [r2, #8]
 80027ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80027f0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80027f2:	2000      	movs	r0, #0
      break;
 80027f4:	e7eb      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027f6:	68ca      	ldr	r2, [r1, #12]
 80027f8:	6849      	ldr	r1, [r1, #4]
 80027fa:	6820      	ldr	r0, [r4, #0]
 80027fc:	f7ff fed5 	bl	80025aa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002800:	2160      	movs	r1, #96	@ 0x60
 8002802:	6820      	ldr	r0, [r4, #0]
 8002804:	f7ff fee5 	bl	80025d2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002808:	2000      	movs	r0, #0
      break;
 800280a:	e7e0      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800280c:	68ca      	ldr	r2, [r1, #12]
 800280e:	6849      	ldr	r1, [r1, #4]
 8002810:	6820      	ldr	r0, [r4, #0]
 8002812:	f7ff feb7 	bl	8002584 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002816:	2140      	movs	r1, #64	@ 0x40
 8002818:	6820      	ldr	r0, [r4, #0]
 800281a:	f7ff feda 	bl	80025d2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800281e:	2000      	movs	r0, #0
      break;
 8002820:	e7d5      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
  switch (sClockSourceConfig->ClockSource)
 8002822:	2000      	movs	r0, #0
 8002824:	e7d3      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
      status = HAL_ERROR;
 8002826:	2001      	movs	r0, #1
 8002828:	e7d1      	b.n	80027ce <HAL_TIM_ConfigClockSource+0x9a>
  __HAL_LOCK(htim);
 800282a:	2002      	movs	r0, #2
}
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	ffce0088 	.word	0xffce0088

08002834 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002834:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002838:	2a01      	cmp	r2, #1
 800283a:	d02b      	beq.n	8002894 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 800283c:	b430      	push	{r4, r5}
 800283e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002840:	2201      	movs	r2, #1
 8002842:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002846:	2202      	movs	r2, #2
 8002848:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800284c:	6800      	ldr	r0, [r0, #0]
 800284e:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002850:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002852:	4d11      	ldr	r5, [pc, #68]	@ (8002898 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002854:	42a8      	cmp	r0, r5
 8002856:	d018      	beq.n	800288a <HAL_TIMEx_MasterConfigSynchronization+0x56>
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002858:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800285c:	680d      	ldr	r5, [r1, #0]
 800285e:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002860:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	480c      	ldr	r0, [pc, #48]	@ (8002898 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8002866:	4282      	cmp	r2, r0
 8002868:	d002      	beq.n	8002870 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800286a:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800286e:	d104      	bne.n	800287a <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002870:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002874:	6889      	ldr	r1, [r1, #8]
 8002876:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002878:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002880:	2000      	movs	r0, #0
 8002882:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002886:	bc30      	pop	{r4, r5}
 8002888:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_MMS2;
 800288a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800288e:	684d      	ldr	r5, [r1, #4]
 8002890:	432a      	orrs	r2, r5
 8002892:	e7e1      	b.n	8002858 <HAL_TIMEx_MasterConfigSynchronization+0x24>
  __HAL_LOCK(htim);
 8002894:	2002      	movs	r0, #2
}
 8002896:	4770      	bx	lr
 8002898:	40012c00 	.word	0x40012c00

0800289c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800289c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800289e:	e852 3f00 	ldrex	r3, [r2]
 80028a2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028a6:	e842 3100 	strex	r1, r3, [r2]
 80028aa:	2900      	cmp	r1, #0
 80028ac:	d1f6      	bne.n	800289c <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80028ae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028b0:	f102 0308 	add.w	r3, r2, #8
 80028b4:	e853 3f00 	ldrex	r3, [r3]
 80028b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028bc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028c0:	3208      	adds	r2, #8
 80028c2:	e842 3100 	strex	r1, r3, [r2]
 80028c6:	2900      	cmp	r1, #0
 80028c8:	d1f1      	bne.n	80028ae <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80028ca:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d006      	beq.n	80028de <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80028d0:	2320      	movs	r3, #32
 80028d2:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028d6:	2300      	movs	r3, #0
 80028d8:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80028da:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80028dc:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80028de:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028e0:	e852 3f00 	ldrex	r3, [r2]
 80028e4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e8:	e842 3100 	strex	r1, r3, [r2]
 80028ec:	2900      	cmp	r1, #0
 80028ee:	d1f6      	bne.n	80028de <UART_EndRxTransfer+0x42>
 80028f0:	e7ee      	b.n	80028d0 <UART_EndRxTransfer+0x34>
	...

080028f4 <UART_SetConfig>:
{
 80028f4:	b570      	push	{r4, r5, r6, lr}
 80028f6:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80028f8:	6883      	ldr	r3, [r0, #8]
 80028fa:	6902      	ldr	r2, [r0, #16]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	6942      	ldr	r2, [r0, #20]
 8002900:	4313      	orrs	r3, r2
 8002902:	69c2      	ldr	r2, [r0, #28]
 8002904:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002906:	6801      	ldr	r1, [r0, #0]
 8002908:	6808      	ldr	r0, [r1, #0]
 800290a:	4a89      	ldr	r2, [pc, #548]	@ (8002b30 <UART_SetConfig+0x23c>)
 800290c:	4002      	ands	r2, r0
 800290e:	431a      	orrs	r2, r3
 8002910:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002912:	6822      	ldr	r2, [r4, #0]
 8002914:	6853      	ldr	r3, [r2, #4]
 8002916:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800291a:	68e1      	ldr	r1, [r4, #12]
 800291c:	430b      	orrs	r3, r1
 800291e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002920:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002922:	6822      	ldr	r2, [r4, #0]
 8002924:	4b83      	ldr	r3, [pc, #524]	@ (8002b34 <UART_SetConfig+0x240>)
 8002926:	429a      	cmp	r2, r3
 8002928:	d001      	beq.n	800292e <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 800292a:	6a23      	ldr	r3, [r4, #32]
 800292c:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800292e:	6893      	ldr	r3, [r2, #8]
 8002930:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8002934:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002938:	430b      	orrs	r3, r1
 800293a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800293c:	6822      	ldr	r2, [r4, #0]
 800293e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8002940:	f023 030f 	bic.w	r3, r3, #15
 8002944:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002946:	430b      	orrs	r3, r1
 8002948:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800294a:	6822      	ldr	r2, [r4, #0]
 800294c:	4b7a      	ldr	r3, [pc, #488]	@ (8002b38 <UART_SetConfig+0x244>)
 800294e:	429a      	cmp	r2, r3
 8002950:	d014      	beq.n	800297c <UART_SetConfig+0x88>
 8002952:	4b78      	ldr	r3, [pc, #480]	@ (8002b34 <UART_SetConfig+0x240>)
 8002954:	429a      	cmp	r2, r3
 8002956:	d025      	beq.n	80029a4 <UART_SetConfig+0xb0>
 8002958:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800295a:	4976      	ldr	r1, [pc, #472]	@ (8002b34 <UART_SetConfig+0x240>)
 800295c:	428a      	cmp	r2, r1
 800295e:	d040      	beq.n	80029e2 <UART_SetConfig+0xee>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002960:	69e0      	ldr	r0, [r4, #28]
 8002962:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 8002966:	d07a      	beq.n	8002a5e <UART_SetConfig+0x16a>
    switch (clocksource)
 8002968:	3b01      	subs	r3, #1
 800296a:	2b07      	cmp	r3, #7
 800296c:	f200 80d4 	bhi.w	8002b18 <UART_SetConfig+0x224>
 8002970:	e8df f003 	tbb	[pc, r3]
 8002974:	abd2a4a6 	.word	0xabd2a4a6
 8002978:	aed2d2d2 	.word	0xaed2d2d2
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800297c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002980:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002984:	f003 0303 	and.w	r3, r3, #3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002988:	2b03      	cmp	r3, #3
 800298a:	d809      	bhi.n	80029a0 <UART_SetConfig+0xac>
 800298c:	e8df f003 	tbb	[pc, r3]
 8002990:	061f0402 	.word	0x061f0402
 8002994:	2301      	movs	r3, #1
 8002996:	e7e0      	b.n	800295a <UART_SetConfig+0x66>
 8002998:	2304      	movs	r3, #4
 800299a:	e7de      	b.n	800295a <UART_SetConfig+0x66>
 800299c:	2308      	movs	r3, #8
 800299e:	e7dc      	b.n	800295a <UART_SetConfig+0x66>
 80029a0:	2310      	movs	r3, #16
 80029a2:	e7da      	b.n	800295a <UART_SetConfig+0x66>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80029a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80029b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80029b4:	d00d      	beq.n	80029d2 <UART_SetConfig+0xde>
 80029b6:	d805      	bhi.n	80029c4 <UART_SetConfig+0xd0>
 80029b8:	b16b      	cbz	r3, 80029d6 <UART_SetConfig+0xe2>
 80029ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029be:	d10c      	bne.n	80029da <UART_SetConfig+0xe6>
 80029c0:	2304      	movs	r3, #4
 80029c2:	e7ca      	b.n	800295a <UART_SetConfig+0x66>
 80029c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80029c8:	d109      	bne.n	80029de <UART_SetConfig+0xea>
 80029ca:	2308      	movs	r3, #8
 80029cc:	e7c5      	b.n	800295a <UART_SetConfig+0x66>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e7c3      	b.n	800295a <UART_SetConfig+0x66>
 80029d2:	2302      	movs	r3, #2
 80029d4:	e7c1      	b.n	800295a <UART_SetConfig+0x66>
 80029d6:	2300      	movs	r3, #0
 80029d8:	e7bf      	b.n	800295a <UART_SetConfig+0x66>
 80029da:	2310      	movs	r3, #16
 80029dc:	e7bd      	b.n	800295a <UART_SetConfig+0x66>
 80029de:	2310      	movs	r3, #16
 80029e0:	e7bb      	b.n	800295a <UART_SetConfig+0x66>
    switch (clocksource)
 80029e2:	2b08      	cmp	r3, #8
 80029e4:	f200 808c 	bhi.w	8002b00 <UART_SetConfig+0x20c>
 80029e8:	e8df f003 	tbb	[pc, r3]
 80029ec:	8a108a08 	.word	0x8a108a08
 80029f0:	8a8a8a0d 	.word	0x8a8a8a0d
 80029f4:	05          	.byte	0x05
 80029f5:	00          	.byte	0x00
 80029f6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80029fa:	e008      	b.n	8002a0e <UART_SetConfig+0x11a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80029fc:	f7ff fb40 	bl	8002080 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002a00:	b928      	cbnz	r0, 8002a0e <UART_SetConfig+0x11a>
 8002a02:	2000      	movs	r0, #0
 8002a04:	e089      	b.n	8002b1a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8002a06:	f7fe fe0d 	bl	8001624 <HAL_RCC_GetSysClockFreq>
        break;
 8002a0a:	e7f9      	b.n	8002a00 <UART_SetConfig+0x10c>
        pclk = (uint32_t) HSI_VALUE;
 8002a0c:	484b      	ldr	r0, [pc, #300]	@ (8002b3c <UART_SetConfig+0x248>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002a0e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002a10:	4b4b      	ldr	r3, [pc, #300]	@ (8002b40 <UART_SetConfig+0x24c>)
 8002a12:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8002a16:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002a1a:	6865      	ldr	r5, [r4, #4]
 8002a1c:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 8002a20:	4299      	cmp	r1, r3
 8002a22:	d86f      	bhi.n	8002b04 <UART_SetConfig+0x210>
 8002a24:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8002a28:	d86e      	bhi.n	8002b08 <UART_SetConfig+0x214>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a2a:	2600      	movs	r6, #0
 8002a2c:	4633      	mov	r3, r6
 8002a2e:	4631      	mov	r1, r6
 8002a30:	f7fd fbde 	bl	80001f0 <__aeabi_uldivmod>
 8002a34:	0209      	lsls	r1, r1, #8
 8002a36:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8002a3a:	0200      	lsls	r0, r0, #8
 8002a3c:	086b      	lsrs	r3, r5, #1
 8002a3e:	18c0      	adds	r0, r0, r3
 8002a40:	462a      	mov	r2, r5
 8002a42:	4633      	mov	r3, r6
 8002a44:	f141 0100 	adc.w	r1, r1, #0
 8002a48:	f7fd fbd2 	bl	80001f0 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002a4c:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 8002a50:	4b3c      	ldr	r3, [pc, #240]	@ (8002b44 <UART_SetConfig+0x250>)
 8002a52:	429a      	cmp	r2, r3
 8002a54:	d85a      	bhi.n	8002b0c <UART_SetConfig+0x218>
          huart->Instance->BRR = usartdiv;
 8002a56:	6823      	ldr	r3, [r4, #0]
 8002a58:	60d8      	str	r0, [r3, #12]
 8002a5a:	4630      	mov	r0, r6
 8002a5c:	e05d      	b.n	8002b1a <UART_SetConfig+0x226>
    switch (clocksource)
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	2b07      	cmp	r3, #7
 8002a62:	d855      	bhi.n	8002b10 <UART_SetConfig+0x21c>
 8002a64:	e8df f003 	tbb	[pc, r3]
 8002a68:	27540421 	.word	0x27540421
 8002a6c:	05545454 	.word	0x05545454
 8002a70:	4832      	ldr	r0, [pc, #200]	@ (8002b3c <UART_SetConfig+0x248>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a72:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002a74:	4b32      	ldr	r3, [pc, #200]	@ (8002b40 <UART_SetConfig+0x24c>)
 8002a76:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002a7a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002a7e:	6862      	ldr	r2, [r4, #4]
 8002a80:	0853      	lsrs	r3, r2, #1
 8002a82:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8002a86:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a8a:	f1a3 0110 	sub.w	r1, r3, #16
 8002a8e:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8002a92:	4291      	cmp	r1, r2
 8002a94:	d83e      	bhi.n	8002b14 <UART_SetConfig+0x220>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a9c:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8002aa0:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8002aa2:	6822      	ldr	r2, [r4, #0]
 8002aa4:	60d3      	str	r3, [r2, #12]
 8002aa6:	2000      	movs	r0, #0
 8002aa8:	e037      	b.n	8002b1a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002aaa:	f7ff fafb 	bl	80020a4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8002aae:	2800      	cmp	r0, #0
 8002ab0:	d1df      	bne.n	8002a72 <UART_SetConfig+0x17e>
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	e031      	b.n	8002b1a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8002ab6:	f7fe fdb5 	bl	8001624 <HAL_RCC_GetSysClockFreq>
        break;
 8002aba:	e7f8      	b.n	8002aae <UART_SetConfig+0x1ba>
    switch (clocksource)
 8002abc:	481f      	ldr	r0, [pc, #124]	@ (8002b3c <UART_SetConfig+0x248>)
 8002abe:	e009      	b.n	8002ad4 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ac0:	f7ff faf0 	bl	80020a4 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 8002ac4:	b930      	cbnz	r0, 8002ad4 <UART_SetConfig+0x1e0>
 8002ac6:	2000      	movs	r0, #0
 8002ac8:	e027      	b.n	8002b1a <UART_SetConfig+0x226>
        pclk = HAL_RCC_GetSysClockFreq();
 8002aca:	f7fe fdab 	bl	8001624 <HAL_RCC_GetSysClockFreq>
        break;
 8002ace:	e7f9      	b.n	8002ac4 <UART_SetConfig+0x1d0>
        pclk = (uint32_t) LSE_VALUE;
 8002ad0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ad4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002ad6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b40 <UART_SetConfig+0x24c>)
 8002ad8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002adc:	fbb0 f0f3 	udiv	r0, r0, r3
 8002ae0:	6863      	ldr	r3, [r4, #4]
 8002ae2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8002ae6:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002aea:	f1a0 0210 	sub.w	r2, r0, #16
 8002aee:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d81a      	bhi.n	8002b2c <UART_SetConfig+0x238>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002af6:	6823      	ldr	r3, [r4, #0]
 8002af8:	b280      	uxth	r0, r0
 8002afa:	60d8      	str	r0, [r3, #12]
 8002afc:	2000      	movs	r0, #0
 8002afe:	e00c      	b.n	8002b1a <UART_SetConfig+0x226>
    switch (clocksource)
 8002b00:	2001      	movs	r0, #1
 8002b02:	e00a      	b.n	8002b1a <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 8002b04:	2001      	movs	r0, #1
 8002b06:	e008      	b.n	8002b1a <UART_SetConfig+0x226>
 8002b08:	2001      	movs	r0, #1
 8002b0a:	e006      	b.n	8002b1a <UART_SetConfig+0x226>
          ret = HAL_ERROR;
 8002b0c:	2001      	movs	r0, #1
 8002b0e:	e004      	b.n	8002b1a <UART_SetConfig+0x226>
    switch (clocksource)
 8002b10:	2001      	movs	r0, #1
 8002b12:	e002      	b.n	8002b1a <UART_SetConfig+0x226>
        ret = HAL_ERROR;
 8002b14:	2001      	movs	r0, #1
 8002b16:	e000      	b.n	8002b1a <UART_SetConfig+0x226>
    switch (clocksource)
 8002b18:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002b20:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8002b24:	2300      	movs	r3, #0
 8002b26:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8002b28:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8002b2a:	bd70      	pop	{r4, r5, r6, pc}
        ret = HAL_ERROR;
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	e7f4      	b.n	8002b1a <UART_SetConfig+0x226>
 8002b30:	cfff69f3 	.word	0xcfff69f3
 8002b34:	40008000 	.word	0x40008000
 8002b38:	40013800 	.word	0x40013800
 8002b3c:	00f42400 	.word	0x00f42400
 8002b40:	08003f54 	.word	0x08003f54
 8002b44:	000ffcff 	.word	0x000ffcff

08002b48 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b48:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002b4a:	f013 0f08 	tst.w	r3, #8
 8002b4e:	d006      	beq.n	8002b5e <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b50:	6802      	ldr	r2, [r0, #0]
 8002b52:	6853      	ldr	r3, [r2, #4]
 8002b54:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b58:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8002b5a:	430b      	orrs	r3, r1
 8002b5c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b5e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002b60:	f013 0f01 	tst.w	r3, #1
 8002b64:	d006      	beq.n	8002b74 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b66:	6802      	ldr	r2, [r0, #0]
 8002b68:	6853      	ldr	r3, [r2, #4]
 8002b6a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002b6e:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8002b70:	430b      	orrs	r3, r1
 8002b72:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002b74:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002b76:	f013 0f02 	tst.w	r3, #2
 8002b7a:	d006      	beq.n	8002b8a <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002b7c:	6802      	ldr	r2, [r0, #0]
 8002b7e:	6853      	ldr	r3, [r2, #4]
 8002b80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b84:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8002b86:	430b      	orrs	r3, r1
 8002b88:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002b8a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002b8c:	f013 0f04 	tst.w	r3, #4
 8002b90:	d006      	beq.n	8002ba0 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002b92:	6802      	ldr	r2, [r0, #0]
 8002b94:	6853      	ldr	r3, [r2, #4]
 8002b96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b9a:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002ba0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ba2:	f013 0f10 	tst.w	r3, #16
 8002ba6:	d006      	beq.n	8002bb6 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002ba8:	6802      	ldr	r2, [r0, #0]
 8002baa:	6893      	ldr	r3, [r2, #8]
 8002bac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002bb0:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8002bb2:	430b      	orrs	r3, r1
 8002bb4:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002bb6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002bb8:	f013 0f20 	tst.w	r3, #32
 8002bbc:	d006      	beq.n	8002bcc <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002bbe:	6802      	ldr	r2, [r0, #0]
 8002bc0:	6893      	ldr	r3, [r2, #8]
 8002bc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002bc6:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8002bc8:	430b      	orrs	r3, r1
 8002bca:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002bcc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002bce:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002bd2:	d00a      	beq.n	8002bea <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002bd4:	6802      	ldr	r2, [r0, #0]
 8002bd6:	6853      	ldr	r3, [r2, #4]
 8002bd8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002bdc:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8002bde:	430b      	orrs	r3, r1
 8002be0:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002be2:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8002be4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002be8:	d00b      	beq.n	8002c02 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002bea:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002bec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002bf0:	d006      	beq.n	8002c00 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002bf2:	6802      	ldr	r2, [r0, #0]
 8002bf4:	6853      	ldr	r3, [r2, #4]
 8002bf6:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8002bfa:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	6053      	str	r3, [r2, #4]
}
 8002c00:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c02:	6802      	ldr	r2, [r0, #0]
 8002c04:	6853      	ldr	r3, [r2, #4]
 8002c06:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8002c0a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8002c0c:	430b      	orrs	r3, r1
 8002c0e:	6053      	str	r3, [r2, #4]
 8002c10:	e7eb      	b.n	8002bea <UART_AdvFeatureConfig+0xa2>

08002c12 <UART_WaitOnFlagUntilTimeout>:
{
 8002c12:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c16:	4605      	mov	r5, r0
 8002c18:	460e      	mov	r6, r1
 8002c1a:	4617      	mov	r7, r2
 8002c1c:	4699      	mov	r9, r3
 8002c1e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c22:	682b      	ldr	r3, [r5, #0]
 8002c24:	69dc      	ldr	r4, [r3, #28]
 8002c26:	ea36 0404 	bics.w	r4, r6, r4
 8002c2a:	bf0c      	ite	eq
 8002c2c:	2401      	moveq	r4, #1
 8002c2e:	2400      	movne	r4, #0
 8002c30:	42bc      	cmp	r4, r7
 8002c32:	d136      	bne.n	8002ca2 <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8002c34:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002c38:	d0f3      	beq.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c3a:	f7fd fdd3 	bl	80007e4 <HAL_GetTick>
 8002c3e:	eba0 0009 	sub.w	r0, r0, r9
 8002c42:	4540      	cmp	r0, r8
 8002c44:	d830      	bhi.n	8002ca8 <UART_WaitOnFlagUntilTimeout+0x96>
 8002c46:	f1b8 0f00 	cmp.w	r8, #0
 8002c4a:	d02f      	beq.n	8002cac <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c4c:	682b      	ldr	r3, [r5, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	f012 0f04 	tst.w	r2, #4
 8002c54:	d0e5      	beq.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x10>
 8002c56:	2e80      	cmp	r6, #128	@ 0x80
 8002c58:	d0e3      	beq.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x10>
 8002c5a:	2e40      	cmp	r6, #64	@ 0x40
 8002c5c:	d0e1      	beq.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c5e:	69da      	ldr	r2, [r3, #28]
 8002c60:	f012 0f08 	tst.w	r2, #8
 8002c64:	d111      	bne.n	8002c8a <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002c66:	69da      	ldr	r2, [r3, #28]
 8002c68:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8002c6c:	d0d9      	beq.n	8002c22 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002c72:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8002c74:	4628      	mov	r0, r5
 8002c76:	f7ff fe11 	bl	800289c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c7a:	2320      	movs	r3, #32
 8002c7c:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8002c80:	2300      	movs	r3, #0
 8002c82:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8002c86:	2003      	movs	r0, #3
 8002c88:	e00c      	b.n	8002ca4 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c8a:	2408      	movs	r4, #8
 8002c8c:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8002c8e:	4628      	mov	r0, r5
 8002c90:	f7ff fe04 	bl	800289c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c94:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	e000      	b.n	8002ca4 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8002ca2:	2000      	movs	r0, #0
}
 8002ca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8002ca8:	2003      	movs	r0, #3
 8002caa:	e7fb      	b.n	8002ca4 <UART_WaitOnFlagUntilTimeout+0x92>
 8002cac:	2003      	movs	r0, #3
 8002cae:	e7f9      	b.n	8002ca4 <UART_WaitOnFlagUntilTimeout+0x92>

08002cb0 <HAL_UART_Transmit>:
{
 8002cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002cb4:	b082      	sub	sp, #8
 8002cb6:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002cb8:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8002cbc:	2b20      	cmp	r3, #32
 8002cbe:	d15a      	bne.n	8002d76 <HAL_UART_Transmit+0xc6>
 8002cc0:	4604      	mov	r4, r0
 8002cc2:	460d      	mov	r5, r1
 8002cc4:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002cc6:	2900      	cmp	r1, #0
 8002cc8:	d059      	beq.n	8002d7e <HAL_UART_Transmit+0xce>
 8002cca:	b90a      	cbnz	r2, 8002cd0 <HAL_UART_Transmit+0x20>
      return  HAL_ERROR;
 8002ccc:	2001      	movs	r0, #1
 8002cce:	e053      	b.n	8002d78 <HAL_UART_Transmit+0xc8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cd6:	2321      	movs	r3, #33	@ 0x21
 8002cd8:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
    tickstart = HAL_GetTick();
 8002cdc:	f7fd fd82 	bl	80007e4 <HAL_GetTick>
 8002ce0:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8002ce2:	f8a4 8054 	strh.w	r8, [r4, #84]	@ 0x54
    huart->TxXferCount = Size;
 8002ce6:	f8a4 8056 	strh.w	r8, [r4, #86]	@ 0x56
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cea:	68a3      	ldr	r3, [r4, #8]
 8002cec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002cf0:	d002      	beq.n	8002cf8 <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8002cf2:	f04f 0800 	mov.w	r8, #0
 8002cf6:	e016      	b.n	8002d26 <HAL_UART_Transmit+0x76>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002cf8:	6923      	ldr	r3, [r4, #16]
 8002cfa:	b343      	cbz	r3, 8002d4e <HAL_UART_Transmit+0x9e>
      pdata16bits = NULL;
 8002cfc:	f04f 0800 	mov.w	r8, #0
 8002d00:	e011      	b.n	8002d26 <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8002d02:	2320      	movs	r3, #32
 8002d04:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
        return HAL_TIMEOUT;
 8002d08:	2003      	movs	r0, #3
 8002d0a:	e035      	b.n	8002d78 <HAL_UART_Transmit+0xc8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d0c:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002d10:	6822      	ldr	r2, [r4, #0]
 8002d12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d16:	6293      	str	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8002d18:	f8b4 2056 	ldrh.w	r2, [r4, #86]	@ 0x56
 8002d1c:	b292      	uxth	r2, r2
 8002d1e:	3a01      	subs	r2, #1
 8002d20:	b292      	uxth	r2, r2
 8002d22:	f8a4 2056 	strh.w	r2, [r4, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002d26:	f8b4 3056 	ldrh.w	r3, [r4, #86]	@ 0x56
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	b193      	cbz	r3, 8002d54 <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d2e:	9600      	str	r6, [sp, #0]
 8002d30:	463b      	mov	r3, r7
 8002d32:	2200      	movs	r2, #0
 8002d34:	2180      	movs	r1, #128	@ 0x80
 8002d36:	4620      	mov	r0, r4
 8002d38:	f7ff ff6b 	bl	8002c12 <UART_WaitOnFlagUntilTimeout>
 8002d3c:	2800      	cmp	r0, #0
 8002d3e:	d1e0      	bne.n	8002d02 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8002d40:	2d00      	cmp	r5, #0
 8002d42:	d0e3      	beq.n	8002d0c <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d44:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002d48:	6823      	ldr	r3, [r4, #0]
 8002d4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002d4c:	e7e4      	b.n	8002d18 <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8002d4e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002d50:	2500      	movs	r5, #0
 8002d52:	e7e8      	b.n	8002d26 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d54:	9600      	str	r6, [sp, #0]
 8002d56:	463b      	mov	r3, r7
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2140      	movs	r1, #64	@ 0x40
 8002d5c:	4620      	mov	r0, r4
 8002d5e:	f7ff ff58 	bl	8002c12 <UART_WaitOnFlagUntilTimeout>
 8002d62:	b918      	cbnz	r0, 8002d6c <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 8002d64:	2320      	movs	r3, #32
 8002d66:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
    return HAL_OK;
 8002d6a:	e005      	b.n	8002d78 <HAL_UART_Transmit+0xc8>
      huart->gState = HAL_UART_STATE_READY;
 8002d6c:	2320      	movs	r3, #32
 8002d6e:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      return HAL_TIMEOUT;
 8002d72:	2003      	movs	r0, #3
 8002d74:	e000      	b.n	8002d78 <HAL_UART_Transmit+0xc8>
    return HAL_BUSY;
 8002d76:	2002      	movs	r0, #2
}
 8002d78:	b002      	add	sp, #8
 8002d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002d7e:	2001      	movs	r0, #1
 8002d80:	e7fa      	b.n	8002d78 <HAL_UART_Transmit+0xc8>

08002d82 <UART_CheckIdleState>:
{
 8002d82:	b530      	push	{r4, r5, lr}
 8002d84:	b083      	sub	sp, #12
 8002d86:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8002d8e:	f7fd fd29 	bl	80007e4 <HAL_GetTick>
 8002d92:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002d94:	6822      	ldr	r2, [r4, #0]
 8002d96:	6812      	ldr	r2, [r2, #0]
 8002d98:	f012 0f08 	tst.w	r2, #8
 8002d9c:	d110      	bne.n	8002dc0 <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d9e:	6823      	ldr	r3, [r4, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f013 0f04 	tst.w	r3, #4
 8002da6:	d128      	bne.n	8002dfa <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8002da8:	2320      	movs	r3, #32
 8002daa:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002dae:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002db2:	2000      	movs	r0, #0
 8002db4:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002db6:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8002db8:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8002dbc:	b003      	add	sp, #12
 8002dbe:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dc0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002dc4:	9300      	str	r3, [sp, #0]
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002dce:	4620      	mov	r0, r4
 8002dd0:	f7ff ff1f 	bl	8002c12 <UART_WaitOnFlagUntilTimeout>
 8002dd4:	2800      	cmp	r0, #0
 8002dd6:	d0e2      	beq.n	8002d9e <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002dd8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dda:	e852 3f00 	ldrex	r3, [r2]
 8002dde:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de2:	e842 3100 	strex	r1, r3, [r2]
 8002de6:	2900      	cmp	r1, #0
 8002de8:	d1f6      	bne.n	8002dd8 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8002dea:	2320      	movs	r3, #32
 8002dec:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8002df0:	2300      	movs	r3, #0
 8002df2:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8002df6:	2003      	movs	r0, #3
 8002df8:	e7e0      	b.n	8002dbc <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002dfa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002dfe:	9300      	str	r3, [sp, #0]
 8002e00:	462b      	mov	r3, r5
 8002e02:	2200      	movs	r2, #0
 8002e04:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002e08:	4620      	mov	r0, r4
 8002e0a:	f7ff ff02 	bl	8002c12 <UART_WaitOnFlagUntilTimeout>
 8002e0e:	2800      	cmp	r0, #0
 8002e10:	d0ca      	beq.n	8002da8 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e12:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e14:	e852 3f00 	ldrex	r3, [r2]
 8002e18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e1c:	e842 3100 	strex	r1, r3, [r2]
 8002e20:	2900      	cmp	r1, #0
 8002e22:	d1f6      	bne.n	8002e12 <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e24:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e26:	f102 0308 	add.w	r3, r2, #8
 8002e2a:	e853 3f00 	ldrex	r3, [r3]
 8002e2e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e32:	3208      	adds	r2, #8
 8002e34:	e842 3100 	strex	r1, r3, [r2]
 8002e38:	2900      	cmp	r1, #0
 8002e3a:	d1f3      	bne.n	8002e24 <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8002e42:	2300      	movs	r3, #0
 8002e44:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8002e48:	2003      	movs	r0, #3
 8002e4a:	e7b7      	b.n	8002dbc <UART_CheckIdleState+0x3a>

08002e4c <HAL_UART_Init>:
  if (huart == NULL)
 8002e4c:	b378      	cbz	r0, 8002eae <HAL_UART_Init+0x62>
{
 8002e4e:	b510      	push	{r4, lr}
 8002e50:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002e52:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8002e56:	b30b      	cbz	r3, 8002e9c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002e58:	2324      	movs	r3, #36	@ 0x24
 8002e5a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8002e5e:	6822      	ldr	r2, [r4, #0]
 8002e60:	6813      	ldr	r3, [r2, #0]
 8002e62:	f023 0301 	bic.w	r3, r3, #1
 8002e66:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002e68:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002e6a:	b9e3      	cbnz	r3, 8002ea6 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002e6c:	4620      	mov	r0, r4
 8002e6e:	f7ff fd41 	bl	80028f4 <UART_SetConfig>
 8002e72:	2801      	cmp	r0, #1
 8002e74:	d011      	beq.n	8002e9a <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002e76:	6822      	ldr	r2, [r4, #0]
 8002e78:	6853      	ldr	r3, [r2, #4]
 8002e7a:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8002e7e:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002e80:	6822      	ldr	r2, [r4, #0]
 8002e82:	6893      	ldr	r3, [r2, #8]
 8002e84:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8002e88:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8002e8a:	6822      	ldr	r2, [r4, #0]
 8002e8c:	6813      	ldr	r3, [r2, #0]
 8002e8e:	f043 0301 	orr.w	r3, r3, #1
 8002e92:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8002e94:	4620      	mov	r0, r4
 8002e96:	f7ff ff74 	bl	8002d82 <UART_CheckIdleState>
}
 8002e9a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002e9c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8002ea0:	f000 f97a 	bl	8003198 <HAL_UART_MspInit>
 8002ea4:	e7d8      	b.n	8002e58 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8002ea6:	4620      	mov	r0, r4
 8002ea8:	f7ff fe4e 	bl	8002b48 <UART_AdvFeatureConfig>
 8002eac:	e7de      	b.n	8002e6c <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8002eae:	2001      	movs	r0, #1
}
 8002eb0:	4770      	bx	lr
	...

08002eb4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002eb4:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8002eb6:	b92b      	cbnz	r3, 8002ec4 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8002ebe:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8002ec2:	4770      	bx	lr
{
 8002ec4:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002ec6:	6803      	ldr	r3, [r0, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002ece:	6899      	ldr	r1, [r3, #8]
 8002ed0:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002ed2:	4d09      	ldr	r5, [pc, #36]	@ (8002ef8 <UARTEx_SetNbDataToProcess+0x44>)
 8002ed4:	5c6b      	ldrb	r3, [r5, r1]
 8002ed6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8002ed8:	4c08      	ldr	r4, [pc, #32]	@ (8002efc <UARTEx_SetNbDataToProcess+0x48>)
 8002eda:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002edc:	fb93 f3f1 	sdiv	r3, r3, r1
 8002ee0:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002ee4:	5cab      	ldrb	r3, [r5, r2]
 8002ee6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8002ee8:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002eea:	fb93 f3f2 	sdiv	r3, r3, r2
 8002eee:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8002ef2:	bc30      	pop	{r4, r5}
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	08003f74 	.word	0x08003f74
 8002efc:	08003f6c 	.word	0x08003f6c

08002f00 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8002f00:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d018      	beq.n	8002f3a <HAL_UARTEx_DisableFifoMode+0x3a>
 8002f08:	2301      	movs	r3, #1
 8002f0a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8002f0e:	2324      	movs	r3, #36	@ 0x24
 8002f10:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f14:	6803      	ldr	r3, [r0, #0]
 8002f16:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002f18:	6819      	ldr	r1, [r3, #0]
 8002f1a:	f021 0101 	bic.w	r1, r1, #1
 8002f1e:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002f20:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002f24:	2300      	movs	r3, #0
 8002f26:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f28:	6801      	ldr	r1, [r0, #0]
 8002f2a:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002f2c:	2220      	movs	r2, #32
 8002f2e:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8002f32:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8002f36:	4618      	mov	r0, r3
 8002f38:	4770      	bx	lr
  __HAL_LOCK(huart);
 8002f3a:	2002      	movs	r0, #2
}
 8002f3c:	4770      	bx	lr

08002f3e <HAL_UARTEx_SetTxFifoThreshold>:
{
 8002f3e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8002f40:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d01d      	beq.n	8002f84 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8002f48:	4604      	mov	r4, r0
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8002f50:	2324      	movs	r3, #36	@ 0x24
 8002f52:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f56:	6803      	ldr	r3, [r0, #0]
 8002f58:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	f022 0201 	bic.w	r2, r2, #1
 8002f60:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002f62:	6802      	ldr	r2, [r0, #0]
 8002f64:	6893      	ldr	r3, [r2, #8]
 8002f66:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8002f6a:	4319      	orrs	r1, r3
 8002f6c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8002f6e:	f7ff ffa1 	bl	8002eb4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f72:	6823      	ldr	r3, [r4, #0]
 8002f74:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002f76:	2320      	movs	r3, #32
 8002f78:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8002f7c:	2000      	movs	r0, #0
 8002f7e:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8002f82:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8002f84:	2002      	movs	r0, #2
 8002f86:	e7fc      	b.n	8002f82 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08002f88 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8002f88:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8002f8a:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d01d      	beq.n	8002fce <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8002f92:	4604      	mov	r4, r0
 8002f94:	2301      	movs	r3, #1
 8002f96:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8002f9a:	2324      	movs	r3, #36	@ 0x24
 8002f9c:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fa0:	6803      	ldr	r3, [r0, #0]
 8002fa2:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8002fa4:	681a      	ldr	r2, [r3, #0]
 8002fa6:	f022 0201 	bic.w	r2, r2, #1
 8002faa:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002fac:	6802      	ldr	r2, [r0, #0]
 8002fae:	6893      	ldr	r3, [r2, #8]
 8002fb0:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8002fb4:	4319      	orrs	r1, r3
 8002fb6:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8002fb8:	f7ff ff7c 	bl	8002eb4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002fc0:	2320      	movs	r3, #32
 8002fc2:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8002fcc:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8002fce:	2002      	movs	r0, #2
 8002fd0:	e7fc      	b.n	8002fcc <HAL_UARTEx_SetRxFifoThreshold+0x44>

08002fd2 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002fd2:	e7fe      	b.n	8002fd2 <NMI_Handler>

08002fd4 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002fd4:	e7fe      	b.n	8002fd4 <HardFault_Handler>

08002fd6 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002fd6:	e7fe      	b.n	8002fd6 <MemManage_Handler>

08002fd8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002fd8:	e7fe      	b.n	8002fd8 <BusFault_Handler>

08002fda <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002fda:	e7fe      	b.n	8002fda <UsageFault_Handler>

08002fdc <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002fdc:	4770      	bx	lr

08002fde <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002fde:	4770      	bx	lr

08002fe0 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002fe0:	4770      	bx	lr

08002fe2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fe2:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fe4:	f7fd fbf2 	bl	80007cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fe8:	bd08      	pop	{r3, pc}
	...

08002fec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fec:	b510      	push	{r4, lr}
 8002fee:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8003024 <_sbrk+0x38>)
 8002ff2:	490d      	ldr	r1, [pc, #52]	@ (8003028 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ff4:	480d      	ldr	r0, [pc, #52]	@ (800302c <_sbrk+0x40>)
 8002ff6:	6800      	ldr	r0, [r0, #0]
 8002ff8:	b140      	cbz	r0, 800300c <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ffa:	480c      	ldr	r0, [pc, #48]	@ (800302c <_sbrk+0x40>)
 8002ffc:	6800      	ldr	r0, [r0, #0]
 8002ffe:	4403      	add	r3, r0
 8003000:	1a52      	subs	r2, r2, r1
 8003002:	4293      	cmp	r3, r2
 8003004:	d806      	bhi.n	8003014 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8003006:	4a09      	ldr	r2, [pc, #36]	@ (800302c <_sbrk+0x40>)
 8003008:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800300a:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 800300c:	4807      	ldr	r0, [pc, #28]	@ (800302c <_sbrk+0x40>)
 800300e:	4c08      	ldr	r4, [pc, #32]	@ (8003030 <_sbrk+0x44>)
 8003010:	6004      	str	r4, [r0, #0]
 8003012:	e7f2      	b.n	8002ffa <_sbrk+0xe>
    errno = ENOMEM;
 8003014:	f000 f97a 	bl	800330c <__errno>
 8003018:	230c      	movs	r3, #12
 800301a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800301c:	f04f 30ff 	mov.w	r0, #4294967295
 8003020:	e7f3      	b.n	800300a <_sbrk+0x1e>
 8003022:	bf00      	nop
 8003024:	20030000 	.word	0x20030000
 8003028:	00000400 	.word	0x00000400
 800302c:	200000fc 	.word	0x200000fc
 8003030:	20000328 	.word	0x20000328

08003034 <SystemInit>:
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8003034:	4a16      	ldr	r2, [pc, #88]	@ (8003090 <SystemInit+0x5c>)
 8003036:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800303a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800303e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003042:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003046:	681a      	ldr	r2, [r3, #0]
 8003048:	f042 0201 	orr.w	r2, r2, #1
 800304c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 800304e:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8003052:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8003054:	6819      	ldr	r1, [r3, #0]
 8003056:	f1a2 62a2 	sub.w	r2, r2, #84934656	@ 0x5100000
 800305a:	f2a2 1205 	subw	r2, r2, #261	@ 0x105
 800305e:	400a      	ands	r2, r1
 8003060:	601a      	str	r2, [r3, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8003062:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8003066:	f022 0205 	bic.w	r2, r2, #5
 800306a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800306e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8003072:	f022 0201 	bic.w	r2, r2, #1
 8003076:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 800307a:	4a06      	ldr	r2, [pc, #24]	@ (8003094 <SystemInit+0x60>)
 800307c:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 800307e:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003086:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003088:	2200      	movs	r2, #0
 800308a:	619a      	str	r2, [r3, #24]
}
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000ed00 	.word	0xe000ed00
 8003094:	22041000 	.word	0x22041000

08003098 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003098:	b500      	push	{lr}
 800309a:	b089      	sub	sp, #36	@ 0x24

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800309c:	2300      	movs	r3, #0
 800309e:	9304      	str	r3, [sp, #16]
 80030a0:	9305      	str	r3, [sp, #20]
 80030a2:	9306      	str	r3, [sp, #24]
 80030a4:	9307      	str	r3, [sp, #28]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	9302      	str	r3, [sp, #8]
 80030aa:	9303      	str	r3, [sp, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030ac:	4814      	ldr	r0, [pc, #80]	@ (8003100 <MX_TIM2_Init+0x68>)
 80030ae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030b2:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 31;
 80030b4:	221f      	movs	r2, #31
 80030b6:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030b8:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 100000;
 80030ba:	4a12      	ldr	r2, [pc, #72]	@ (8003104 <MX_TIM2_Init+0x6c>)
 80030bc:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030be:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030c0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80030c2:	f7ff faf9 	bl	80026b8 <HAL_TIM_Base_Init>
 80030c6:	b990      	cbnz	r0, 80030ee <MX_TIM2_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030cc:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80030ce:	a904      	add	r1, sp, #16
 80030d0:	480b      	ldr	r0, [pc, #44]	@ (8003100 <MX_TIM2_Init+0x68>)
 80030d2:	f7ff fb2f 	bl	8002734 <HAL_TIM_ConfigClockSource>
 80030d6:	b968      	cbnz	r0, 80030f4 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030d8:	2300      	movs	r3, #0
 80030da:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030dc:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80030de:	a901      	add	r1, sp, #4
 80030e0:	4807      	ldr	r0, [pc, #28]	@ (8003100 <MX_TIM2_Init+0x68>)
 80030e2:	f7ff fba7 	bl	8002834 <HAL_TIMEx_MasterConfigSynchronization>
 80030e6:	b940      	cbnz	r0, 80030fa <MX_TIM2_Init+0x62>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80030e8:	b009      	add	sp, #36	@ 0x24
 80030ea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80030ee:	f7fd fa67 	bl	80005c0 <Error_Handler>
 80030f2:	e7e9      	b.n	80030c8 <MX_TIM2_Init+0x30>
    Error_Handler();
 80030f4:	f7fd fa64 	bl	80005c0 <Error_Handler>
 80030f8:	e7ee      	b.n	80030d8 <MX_TIM2_Init+0x40>
    Error_Handler();
 80030fa:	f7fd fa61 	bl	80005c0 <Error_Handler>
}
 80030fe:	e7f3      	b.n	80030e8 <MX_TIM2_Init+0x50>
 8003100:	20000100 	.word	0x20000100
 8003104:	000186a0 	.word	0x000186a0

08003108 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 8003108:	6803      	ldr	r3, [r0, #0]
 800310a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800310e:	d000      	beq.n	8003112 <HAL_TIM_Base_MspInit+0xa>
 8003110:	4770      	bx	lr
{
 8003112:	b082      	sub	sp, #8
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003118:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800311a:	f042 0201 	orr.w	r2, r2, #1
 800311e:	659a      	str	r2, [r3, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003120:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8003128:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800312a:	b002      	add	sp, #8
 800312c:	4770      	bx	lr
	...

08003130 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003130:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003132:	4817      	ldr	r0, [pc, #92]	@ (8003190 <MX_USART1_UART_Init+0x60>)
 8003134:	4b17      	ldr	r3, [pc, #92]	@ (8003194 <MX_USART1_UART_Init+0x64>)
 8003136:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8003138:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800313c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800313e:	2300      	movs	r3, #0
 8003140:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003142:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003144:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003146:	220c      	movs	r2, #12
 8003148:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800314a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800314c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800314e:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003150:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003152:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003154:	f7ff fe7a 	bl	8002e4c <HAL_UART_Init>
 8003158:	b970      	cbnz	r0, 8003178 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800315a:	2100      	movs	r1, #0
 800315c:	480c      	ldr	r0, [pc, #48]	@ (8003190 <MX_USART1_UART_Init+0x60>)
 800315e:	f7ff feee 	bl	8002f3e <HAL_UARTEx_SetTxFifoThreshold>
 8003162:	b960      	cbnz	r0, 800317e <MX_USART1_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003164:	2100      	movs	r1, #0
 8003166:	480a      	ldr	r0, [pc, #40]	@ (8003190 <MX_USART1_UART_Init+0x60>)
 8003168:	f7ff ff0e 	bl	8002f88 <HAL_UARTEx_SetRxFifoThreshold>
 800316c:	b950      	cbnz	r0, 8003184 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800316e:	4808      	ldr	r0, [pc, #32]	@ (8003190 <MX_USART1_UART_Init+0x60>)
 8003170:	f7ff fec6 	bl	8002f00 <HAL_UARTEx_DisableFifoMode>
 8003174:	b948      	cbnz	r0, 800318a <MX_USART1_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003176:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003178:	f7fd fa22 	bl	80005c0 <Error_Handler>
 800317c:	e7ed      	b.n	800315a <MX_USART1_UART_Init+0x2a>
    Error_Handler();
 800317e:	f7fd fa1f 	bl	80005c0 <Error_Handler>
 8003182:	e7ef      	b.n	8003164 <MX_USART1_UART_Init+0x34>
    Error_Handler();
 8003184:	f7fd fa1c 	bl	80005c0 <Error_Handler>
 8003188:	e7f1      	b.n	800316e <MX_USART1_UART_Init+0x3e>
    Error_Handler();
 800318a:	f7fd fa19 	bl	80005c0 <Error_Handler>
}
 800318e:	e7f2      	b.n	8003176 <MX_USART1_UART_Init+0x46>
 8003190:	2000014c 	.word	0x2000014c
 8003194:	40013800 	.word	0x40013800

08003198 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003198:	b510      	push	{r4, lr}
 800319a:	b09c      	sub	sp, #112	@ 0x70
 800319c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800319e:	2100      	movs	r1, #0
 80031a0:	9117      	str	r1, [sp, #92]	@ 0x5c
 80031a2:	9118      	str	r1, [sp, #96]	@ 0x60
 80031a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80031a6:	911a      	str	r1, [sp, #104]	@ 0x68
 80031a8:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031aa:	2250      	movs	r2, #80	@ 0x50
 80031ac:	a803      	add	r0, sp, #12
 80031ae:	f000 f8a5 	bl	80032fc <memset>
  if(uartHandle->Instance==USART1)
 80031b2:	6822      	ldr	r2, [r4, #0]
 80031b4:	4b17      	ldr	r3, [pc, #92]	@ (8003214 <HAL_UART_MspInit+0x7c>)
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d001      	beq.n	80031be <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80031ba:	b01c      	add	sp, #112	@ 0x70
 80031bc:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80031be:	2301      	movs	r3, #1
 80031c0:	9303      	str	r3, [sp, #12]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031c2:	a803      	add	r0, sp, #12
 80031c4:	f7ff f865 	bl	8002292 <HAL_RCCEx_PeriphCLKConfig>
 80031c8:	bb08      	cbnz	r0, 800320e <HAL_UART_MspInit+0x76>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80031ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ce:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031d0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031d4:	661a      	str	r2, [r3, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80031d6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031d8:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80031dc:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80031de:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80031e0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031e2:	f042 0202 	orr.w	r2, r2, #2
 80031e6:	64da      	str	r2, [r3, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80031e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ea:	f003 0302 	and.w	r3, r3, #2
 80031ee:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80031f0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80031f2:	23c0      	movs	r3, #192	@ 0xc0
 80031f4:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031f6:	2302      	movs	r3, #2
 80031f8:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031fa:	2300      	movs	r3, #0
 80031fc:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031fe:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003200:	2307      	movs	r3, #7
 8003202:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003204:	a917      	add	r1, sp, #92	@ 0x5c
 8003206:	4804      	ldr	r0, [pc, #16]	@ (8003218 <HAL_UART_MspInit+0x80>)
 8003208:	f7fe f896 	bl	8001338 <HAL_GPIO_Init>
}
 800320c:	e7d5      	b.n	80031ba <HAL_UART_MspInit+0x22>
      Error_Handler();
 800320e:	f7fd f9d7 	bl	80005c0 <Error_Handler>
 8003212:	e7da      	b.n	80031ca <HAL_UART_MspInit+0x32>
 8003214:	40013800 	.word	0x40013800
 8003218:	48000400 	.word	0x48000400

0800321c <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 800321c:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800321e:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003220:	3304      	adds	r3, #4

08003222 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003222:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003224:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8003226:	d3f9      	bcc.n	800321c <CopyDataInit>
  bx lr
 8003228:	4770      	bx	lr

0800322a <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800322a:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 800322c:	3004      	adds	r0, #4

0800322e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 800322e:	4288      	cmp	r0, r1
  bcc FillZerobss
 8003230:	d3fb      	bcc.n	800322a <FillZerobss>
  bx lr
 8003232:	4770      	bx	lr

08003234 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003234:	480c      	ldr	r0, [pc, #48]	@ (8003268 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003236:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003238:	f7ff fefc 	bl	8003034 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 800323c:	480b      	ldr	r0, [pc, #44]	@ (800326c <LoopForever+0x6>)
 800323e:	490c      	ldr	r1, [pc, #48]	@ (8003270 <LoopForever+0xa>)
 8003240:	4a0c      	ldr	r2, [pc, #48]	@ (8003274 <LoopForever+0xe>)
 8003242:	2300      	movs	r3, #0
 8003244:	f7ff ffed 	bl	8003222 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003248:	480b      	ldr	r0, [pc, #44]	@ (8003278 <LoopForever+0x12>)
 800324a:	490c      	ldr	r1, [pc, #48]	@ (800327c <LoopForever+0x16>)
 800324c:	4a0c      	ldr	r2, [pc, #48]	@ (8003280 <LoopForever+0x1a>)
 800324e:	2300      	movs	r3, #0
 8003250:	f7ff ffe7 	bl	8003222 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8003254:	480b      	ldr	r0, [pc, #44]	@ (8003284 <LoopForever+0x1e>)
 8003256:	490c      	ldr	r1, [pc, #48]	@ (8003288 <LoopForever+0x22>)
 8003258:	2300      	movs	r3, #0
 800325a:	f7ff ffe8 	bl	800322e <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800325e:	f000 f85b 	bl	8003318 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003262:	f7fd fa13 	bl	800068c <main>

08003266 <LoopForever>:

LoopForever:
  b LoopForever
 8003266:	e7fe      	b.n	8003266 <LoopForever>
  ldr   r0, =_estack
 8003268:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 800326c:	20000008 	.word	0x20000008
 8003270:	20000064 	.word	0x20000064
 8003274:	08004060 	.word	0x08004060
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003278:	20030000 	.word	0x20030000
 800327c:	20030000 	.word	0x20030000
 8003280:	080040bc 	.word	0x080040bc
  INIT_BSS _sbss, _ebss
 8003284:	20000064 	.word	0x20000064
 8003288:	20000328 	.word	0x20000328

0800328c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800328c:	e7fe      	b.n	800328c <ADC1_IRQHandler>
	...

08003290 <sniprintf>:
 8003290:	b40c      	push	{r2, r3}
 8003292:	b530      	push	{r4, r5, lr}
 8003294:	4b18      	ldr	r3, [pc, #96]	@ (80032f8 <sniprintf+0x68>)
 8003296:	1e0c      	subs	r4, r1, #0
 8003298:	681d      	ldr	r5, [r3, #0]
 800329a:	b09d      	sub	sp, #116	@ 0x74
 800329c:	da08      	bge.n	80032b0 <sniprintf+0x20>
 800329e:	238b      	movs	r3, #139	@ 0x8b
 80032a0:	602b      	str	r3, [r5, #0]
 80032a2:	f04f 30ff 	mov.w	r0, #4294967295
 80032a6:	b01d      	add	sp, #116	@ 0x74
 80032a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80032ac:	b002      	add	sp, #8
 80032ae:	4770      	bx	lr
 80032b0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80032b4:	f8ad 3014 	strh.w	r3, [sp, #20]
 80032b8:	f04f 0300 	mov.w	r3, #0
 80032bc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80032be:	bf14      	ite	ne
 80032c0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80032c4:	4623      	moveq	r3, r4
 80032c6:	9304      	str	r3, [sp, #16]
 80032c8:	9307      	str	r3, [sp, #28]
 80032ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80032ce:	9002      	str	r0, [sp, #8]
 80032d0:	9006      	str	r0, [sp, #24]
 80032d2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80032d6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80032d8:	ab21      	add	r3, sp, #132	@ 0x84
 80032da:	a902      	add	r1, sp, #8
 80032dc:	4628      	mov	r0, r5
 80032de:	9301      	str	r3, [sp, #4]
 80032e0:	f000 f998 	bl	8003614 <_svfiprintf_r>
 80032e4:	1c43      	adds	r3, r0, #1
 80032e6:	bfbc      	itt	lt
 80032e8:	238b      	movlt	r3, #139	@ 0x8b
 80032ea:	602b      	strlt	r3, [r5, #0]
 80032ec:	2c00      	cmp	r4, #0
 80032ee:	d0da      	beq.n	80032a6 <sniprintf+0x16>
 80032f0:	9b02      	ldr	r3, [sp, #8]
 80032f2:	2200      	movs	r2, #0
 80032f4:	701a      	strb	r2, [r3, #0]
 80032f6:	e7d6      	b.n	80032a6 <sniprintf+0x16>
 80032f8:	20000014 	.word	0x20000014

080032fc <memset>:
 80032fc:	4402      	add	r2, r0
 80032fe:	4603      	mov	r3, r0
 8003300:	4293      	cmp	r3, r2
 8003302:	d100      	bne.n	8003306 <memset+0xa>
 8003304:	4770      	bx	lr
 8003306:	f803 1b01 	strb.w	r1, [r3], #1
 800330a:	e7f9      	b.n	8003300 <memset+0x4>

0800330c <__errno>:
 800330c:	4b01      	ldr	r3, [pc, #4]	@ (8003314 <__errno+0x8>)
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	20000014 	.word	0x20000014

08003318 <__libc_init_array>:
 8003318:	b570      	push	{r4, r5, r6, lr}
 800331a:	4b0d      	ldr	r3, [pc, #52]	@ (8003350 <__libc_init_array+0x38>)
 800331c:	4d0d      	ldr	r5, [pc, #52]	@ (8003354 <__libc_init_array+0x3c>)
 800331e:	1b5b      	subs	r3, r3, r5
 8003320:	109c      	asrs	r4, r3, #2
 8003322:	2600      	movs	r6, #0
 8003324:	42a6      	cmp	r6, r4
 8003326:	d109      	bne.n	800333c <__libc_init_array+0x24>
 8003328:	f000 fde8 	bl	8003efc <_init>
 800332c:	4d0a      	ldr	r5, [pc, #40]	@ (8003358 <__libc_init_array+0x40>)
 800332e:	4b0b      	ldr	r3, [pc, #44]	@ (800335c <__libc_init_array+0x44>)
 8003330:	1b5b      	subs	r3, r3, r5
 8003332:	109c      	asrs	r4, r3, #2
 8003334:	2600      	movs	r6, #0
 8003336:	42a6      	cmp	r6, r4
 8003338:	d105      	bne.n	8003346 <__libc_init_array+0x2e>
 800333a:	bd70      	pop	{r4, r5, r6, pc}
 800333c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003340:	4798      	blx	r3
 8003342:	3601      	adds	r6, #1
 8003344:	e7ee      	b.n	8003324 <__libc_init_array+0xc>
 8003346:	f855 3b04 	ldr.w	r3, [r5], #4
 800334a:	4798      	blx	r3
 800334c:	3601      	adds	r6, #1
 800334e:	e7f2      	b.n	8003336 <__libc_init_array+0x1e>
 8003350:	08004058 	.word	0x08004058
 8003354:	08004058 	.word	0x08004058
 8003358:	08004058 	.word	0x08004058
 800335c:	0800405c 	.word	0x0800405c

08003360 <__retarget_lock_acquire_recursive>:
 8003360:	4770      	bx	lr

08003362 <__retarget_lock_release_recursive>:
 8003362:	4770      	bx	lr

08003364 <_free_r>:
 8003364:	b538      	push	{r3, r4, r5, lr}
 8003366:	4605      	mov	r5, r0
 8003368:	2900      	cmp	r1, #0
 800336a:	d041      	beq.n	80033f0 <_free_r+0x8c>
 800336c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003370:	1f0c      	subs	r4, r1, #4
 8003372:	2b00      	cmp	r3, #0
 8003374:	bfb8      	it	lt
 8003376:	18e4      	addlt	r4, r4, r3
 8003378:	f000 f8e0 	bl	800353c <__malloc_lock>
 800337c:	4a1d      	ldr	r2, [pc, #116]	@ (80033f4 <_free_r+0x90>)
 800337e:	6813      	ldr	r3, [r2, #0]
 8003380:	b933      	cbnz	r3, 8003390 <_free_r+0x2c>
 8003382:	6063      	str	r3, [r4, #4]
 8003384:	6014      	str	r4, [r2, #0]
 8003386:	4628      	mov	r0, r5
 8003388:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800338c:	f000 b8dc 	b.w	8003548 <__malloc_unlock>
 8003390:	42a3      	cmp	r3, r4
 8003392:	d908      	bls.n	80033a6 <_free_r+0x42>
 8003394:	6820      	ldr	r0, [r4, #0]
 8003396:	1821      	adds	r1, r4, r0
 8003398:	428b      	cmp	r3, r1
 800339a:	bf01      	itttt	eq
 800339c:	6819      	ldreq	r1, [r3, #0]
 800339e:	685b      	ldreq	r3, [r3, #4]
 80033a0:	1809      	addeq	r1, r1, r0
 80033a2:	6021      	streq	r1, [r4, #0]
 80033a4:	e7ed      	b.n	8003382 <_free_r+0x1e>
 80033a6:	461a      	mov	r2, r3
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	b10b      	cbz	r3, 80033b0 <_free_r+0x4c>
 80033ac:	42a3      	cmp	r3, r4
 80033ae:	d9fa      	bls.n	80033a6 <_free_r+0x42>
 80033b0:	6811      	ldr	r1, [r2, #0]
 80033b2:	1850      	adds	r0, r2, r1
 80033b4:	42a0      	cmp	r0, r4
 80033b6:	d10b      	bne.n	80033d0 <_free_r+0x6c>
 80033b8:	6820      	ldr	r0, [r4, #0]
 80033ba:	4401      	add	r1, r0
 80033bc:	1850      	adds	r0, r2, r1
 80033be:	4283      	cmp	r3, r0
 80033c0:	6011      	str	r1, [r2, #0]
 80033c2:	d1e0      	bne.n	8003386 <_free_r+0x22>
 80033c4:	6818      	ldr	r0, [r3, #0]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	6053      	str	r3, [r2, #4]
 80033ca:	4408      	add	r0, r1
 80033cc:	6010      	str	r0, [r2, #0]
 80033ce:	e7da      	b.n	8003386 <_free_r+0x22>
 80033d0:	d902      	bls.n	80033d8 <_free_r+0x74>
 80033d2:	230c      	movs	r3, #12
 80033d4:	602b      	str	r3, [r5, #0]
 80033d6:	e7d6      	b.n	8003386 <_free_r+0x22>
 80033d8:	6820      	ldr	r0, [r4, #0]
 80033da:	1821      	adds	r1, r4, r0
 80033dc:	428b      	cmp	r3, r1
 80033de:	bf04      	itt	eq
 80033e0:	6819      	ldreq	r1, [r3, #0]
 80033e2:	685b      	ldreq	r3, [r3, #4]
 80033e4:	6063      	str	r3, [r4, #4]
 80033e6:	bf04      	itt	eq
 80033e8:	1809      	addeq	r1, r1, r0
 80033ea:	6021      	streq	r1, [r4, #0]
 80033ec:	6054      	str	r4, [r2, #4]
 80033ee:	e7ca      	b.n	8003386 <_free_r+0x22>
 80033f0:	bd38      	pop	{r3, r4, r5, pc}
 80033f2:	bf00      	nop
 80033f4:	20000324 	.word	0x20000324

080033f8 <sbrk_aligned>:
 80033f8:	b570      	push	{r4, r5, r6, lr}
 80033fa:	4e0f      	ldr	r6, [pc, #60]	@ (8003438 <sbrk_aligned+0x40>)
 80033fc:	460c      	mov	r4, r1
 80033fe:	6831      	ldr	r1, [r6, #0]
 8003400:	4605      	mov	r5, r0
 8003402:	b911      	cbnz	r1, 800340a <sbrk_aligned+0x12>
 8003404:	f000 fbaa 	bl	8003b5c <_sbrk_r>
 8003408:	6030      	str	r0, [r6, #0]
 800340a:	4621      	mov	r1, r4
 800340c:	4628      	mov	r0, r5
 800340e:	f000 fba5 	bl	8003b5c <_sbrk_r>
 8003412:	1c43      	adds	r3, r0, #1
 8003414:	d103      	bne.n	800341e <sbrk_aligned+0x26>
 8003416:	f04f 34ff 	mov.w	r4, #4294967295
 800341a:	4620      	mov	r0, r4
 800341c:	bd70      	pop	{r4, r5, r6, pc}
 800341e:	1cc4      	adds	r4, r0, #3
 8003420:	f024 0403 	bic.w	r4, r4, #3
 8003424:	42a0      	cmp	r0, r4
 8003426:	d0f8      	beq.n	800341a <sbrk_aligned+0x22>
 8003428:	1a21      	subs	r1, r4, r0
 800342a:	4628      	mov	r0, r5
 800342c:	f000 fb96 	bl	8003b5c <_sbrk_r>
 8003430:	3001      	adds	r0, #1
 8003432:	d1f2      	bne.n	800341a <sbrk_aligned+0x22>
 8003434:	e7ef      	b.n	8003416 <sbrk_aligned+0x1e>
 8003436:	bf00      	nop
 8003438:	20000320 	.word	0x20000320

0800343c <_malloc_r>:
 800343c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003440:	1ccd      	adds	r5, r1, #3
 8003442:	f025 0503 	bic.w	r5, r5, #3
 8003446:	3508      	adds	r5, #8
 8003448:	2d0c      	cmp	r5, #12
 800344a:	bf38      	it	cc
 800344c:	250c      	movcc	r5, #12
 800344e:	2d00      	cmp	r5, #0
 8003450:	4606      	mov	r6, r0
 8003452:	db01      	blt.n	8003458 <_malloc_r+0x1c>
 8003454:	42a9      	cmp	r1, r5
 8003456:	d904      	bls.n	8003462 <_malloc_r+0x26>
 8003458:	230c      	movs	r3, #12
 800345a:	6033      	str	r3, [r6, #0]
 800345c:	2000      	movs	r0, #0
 800345e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003462:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003538 <_malloc_r+0xfc>
 8003466:	f000 f869 	bl	800353c <__malloc_lock>
 800346a:	f8d8 3000 	ldr.w	r3, [r8]
 800346e:	461c      	mov	r4, r3
 8003470:	bb44      	cbnz	r4, 80034c4 <_malloc_r+0x88>
 8003472:	4629      	mov	r1, r5
 8003474:	4630      	mov	r0, r6
 8003476:	f7ff ffbf 	bl	80033f8 <sbrk_aligned>
 800347a:	1c43      	adds	r3, r0, #1
 800347c:	4604      	mov	r4, r0
 800347e:	d158      	bne.n	8003532 <_malloc_r+0xf6>
 8003480:	f8d8 4000 	ldr.w	r4, [r8]
 8003484:	4627      	mov	r7, r4
 8003486:	2f00      	cmp	r7, #0
 8003488:	d143      	bne.n	8003512 <_malloc_r+0xd6>
 800348a:	2c00      	cmp	r4, #0
 800348c:	d04b      	beq.n	8003526 <_malloc_r+0xea>
 800348e:	6823      	ldr	r3, [r4, #0]
 8003490:	4639      	mov	r1, r7
 8003492:	4630      	mov	r0, r6
 8003494:	eb04 0903 	add.w	r9, r4, r3
 8003498:	f000 fb60 	bl	8003b5c <_sbrk_r>
 800349c:	4581      	cmp	r9, r0
 800349e:	d142      	bne.n	8003526 <_malloc_r+0xea>
 80034a0:	6821      	ldr	r1, [r4, #0]
 80034a2:	1a6d      	subs	r5, r5, r1
 80034a4:	4629      	mov	r1, r5
 80034a6:	4630      	mov	r0, r6
 80034a8:	f7ff ffa6 	bl	80033f8 <sbrk_aligned>
 80034ac:	3001      	adds	r0, #1
 80034ae:	d03a      	beq.n	8003526 <_malloc_r+0xea>
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	442b      	add	r3, r5
 80034b4:	6023      	str	r3, [r4, #0]
 80034b6:	f8d8 3000 	ldr.w	r3, [r8]
 80034ba:	685a      	ldr	r2, [r3, #4]
 80034bc:	bb62      	cbnz	r2, 8003518 <_malloc_r+0xdc>
 80034be:	f8c8 7000 	str.w	r7, [r8]
 80034c2:	e00f      	b.n	80034e4 <_malloc_r+0xa8>
 80034c4:	6822      	ldr	r2, [r4, #0]
 80034c6:	1b52      	subs	r2, r2, r5
 80034c8:	d420      	bmi.n	800350c <_malloc_r+0xd0>
 80034ca:	2a0b      	cmp	r2, #11
 80034cc:	d917      	bls.n	80034fe <_malloc_r+0xc2>
 80034ce:	1961      	adds	r1, r4, r5
 80034d0:	42a3      	cmp	r3, r4
 80034d2:	6025      	str	r5, [r4, #0]
 80034d4:	bf18      	it	ne
 80034d6:	6059      	strne	r1, [r3, #4]
 80034d8:	6863      	ldr	r3, [r4, #4]
 80034da:	bf08      	it	eq
 80034dc:	f8c8 1000 	streq.w	r1, [r8]
 80034e0:	5162      	str	r2, [r4, r5]
 80034e2:	604b      	str	r3, [r1, #4]
 80034e4:	4630      	mov	r0, r6
 80034e6:	f000 f82f 	bl	8003548 <__malloc_unlock>
 80034ea:	f104 000b 	add.w	r0, r4, #11
 80034ee:	1d23      	adds	r3, r4, #4
 80034f0:	f020 0007 	bic.w	r0, r0, #7
 80034f4:	1ac2      	subs	r2, r0, r3
 80034f6:	bf1c      	itt	ne
 80034f8:	1a1b      	subne	r3, r3, r0
 80034fa:	50a3      	strne	r3, [r4, r2]
 80034fc:	e7af      	b.n	800345e <_malloc_r+0x22>
 80034fe:	6862      	ldr	r2, [r4, #4]
 8003500:	42a3      	cmp	r3, r4
 8003502:	bf0c      	ite	eq
 8003504:	f8c8 2000 	streq.w	r2, [r8]
 8003508:	605a      	strne	r2, [r3, #4]
 800350a:	e7eb      	b.n	80034e4 <_malloc_r+0xa8>
 800350c:	4623      	mov	r3, r4
 800350e:	6864      	ldr	r4, [r4, #4]
 8003510:	e7ae      	b.n	8003470 <_malloc_r+0x34>
 8003512:	463c      	mov	r4, r7
 8003514:	687f      	ldr	r7, [r7, #4]
 8003516:	e7b6      	b.n	8003486 <_malloc_r+0x4a>
 8003518:	461a      	mov	r2, r3
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	42a3      	cmp	r3, r4
 800351e:	d1fb      	bne.n	8003518 <_malloc_r+0xdc>
 8003520:	2300      	movs	r3, #0
 8003522:	6053      	str	r3, [r2, #4]
 8003524:	e7de      	b.n	80034e4 <_malloc_r+0xa8>
 8003526:	230c      	movs	r3, #12
 8003528:	6033      	str	r3, [r6, #0]
 800352a:	4630      	mov	r0, r6
 800352c:	f000 f80c 	bl	8003548 <__malloc_unlock>
 8003530:	e794      	b.n	800345c <_malloc_r+0x20>
 8003532:	6005      	str	r5, [r0, #0]
 8003534:	e7d6      	b.n	80034e4 <_malloc_r+0xa8>
 8003536:	bf00      	nop
 8003538:	20000324 	.word	0x20000324

0800353c <__malloc_lock>:
 800353c:	4801      	ldr	r0, [pc, #4]	@ (8003544 <__malloc_lock+0x8>)
 800353e:	f7ff bf0f 	b.w	8003360 <__retarget_lock_acquire_recursive>
 8003542:	bf00      	nop
 8003544:	2000031c 	.word	0x2000031c

08003548 <__malloc_unlock>:
 8003548:	4801      	ldr	r0, [pc, #4]	@ (8003550 <__malloc_unlock+0x8>)
 800354a:	f7ff bf0a 	b.w	8003362 <__retarget_lock_release_recursive>
 800354e:	bf00      	nop
 8003550:	2000031c 	.word	0x2000031c

08003554 <__ssputs_r>:
 8003554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003558:	688e      	ldr	r6, [r1, #8]
 800355a:	461f      	mov	r7, r3
 800355c:	42be      	cmp	r6, r7
 800355e:	4682      	mov	sl, r0
 8003560:	460c      	mov	r4, r1
 8003562:	4690      	mov	r8, r2
 8003564:	4633      	mov	r3, r6
 8003566:	d853      	bhi.n	8003610 <__ssputs_r+0xbc>
 8003568:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800356c:	f410 6f90 	tst.w	r0, #1152	@ 0x480
 8003570:	d02b      	beq.n	80035ca <__ssputs_r+0x76>
 8003572:	6965      	ldr	r5, [r4, #20]
 8003574:	6823      	ldr	r3, [r4, #0]
 8003576:	6909      	ldr	r1, [r1, #16]
 8003578:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800357c:	eba3 0901 	sub.w	r9, r3, r1
 8003580:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003584:	1c7b      	adds	r3, r7, #1
 8003586:	106d      	asrs	r5, r5, #1
 8003588:	444b      	add	r3, r9
 800358a:	42ab      	cmp	r3, r5
 800358c:	462a      	mov	r2, r5
 800358e:	bf84      	itt	hi
 8003590:	461d      	movhi	r5, r3
 8003592:	462a      	movhi	r2, r5
 8003594:	0543      	lsls	r3, r0, #21
 8003596:	d527      	bpl.n	80035e8 <__ssputs_r+0x94>
 8003598:	4611      	mov	r1, r2
 800359a:	4650      	mov	r0, sl
 800359c:	f7ff ff4e 	bl	800343c <_malloc_r>
 80035a0:	4606      	mov	r6, r0
 80035a2:	b358      	cbz	r0, 80035fc <__ssputs_r+0xa8>
 80035a4:	6921      	ldr	r1, [r4, #16]
 80035a6:	464a      	mov	r2, r9
 80035a8:	f000 fae8 	bl	8003b7c <memcpy>
 80035ac:	89a3      	ldrh	r3, [r4, #12]
 80035ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80035b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80035b6:	81a3      	strh	r3, [r4, #12]
 80035b8:	6126      	str	r6, [r4, #16]
 80035ba:	6165      	str	r5, [r4, #20]
 80035bc:	444e      	add	r6, r9
 80035be:	eba5 0509 	sub.w	r5, r5, r9
 80035c2:	6026      	str	r6, [r4, #0]
 80035c4:	60a5      	str	r5, [r4, #8]
 80035c6:	463e      	mov	r6, r7
 80035c8:	463b      	mov	r3, r7
 80035ca:	461f      	mov	r7, r3
 80035cc:	6820      	ldr	r0, [r4, #0]
 80035ce:	463a      	mov	r2, r7
 80035d0:	4641      	mov	r1, r8
 80035d2:	f000 faa9 	bl	8003b28 <memmove>
 80035d6:	68a3      	ldr	r3, [r4, #8]
 80035d8:	1b9b      	subs	r3, r3, r6
 80035da:	60a3      	str	r3, [r4, #8]
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	443b      	add	r3, r7
 80035e0:	6023      	str	r3, [r4, #0]
 80035e2:	2000      	movs	r0, #0
 80035e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035e8:	4650      	mov	r0, sl
 80035ea:	f000 fad5 	bl	8003b98 <_realloc_r>
 80035ee:	4606      	mov	r6, r0
 80035f0:	2800      	cmp	r0, #0
 80035f2:	d1e1      	bne.n	80035b8 <__ssputs_r+0x64>
 80035f4:	6921      	ldr	r1, [r4, #16]
 80035f6:	4650      	mov	r0, sl
 80035f8:	f7ff feb4 	bl	8003364 <_free_r>
 80035fc:	230c      	movs	r3, #12
 80035fe:	f8ca 3000 	str.w	r3, [sl]
 8003602:	89a3      	ldrh	r3, [r4, #12]
 8003604:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003608:	81a3      	strh	r3, [r4, #12]
 800360a:	f04f 30ff 	mov.w	r0, #4294967295
 800360e:	e7e9      	b.n	80035e4 <__ssputs_r+0x90>
 8003610:	463e      	mov	r6, r7
 8003612:	e7db      	b.n	80035cc <__ssputs_r+0x78>

08003614 <_svfiprintf_r>:
 8003614:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003618:	4698      	mov	r8, r3
 800361a:	898b      	ldrh	r3, [r1, #12]
 800361c:	061b      	lsls	r3, r3, #24
 800361e:	b09d      	sub	sp, #116	@ 0x74
 8003620:	4607      	mov	r7, r0
 8003622:	460d      	mov	r5, r1
 8003624:	4614      	mov	r4, r2
 8003626:	d510      	bpl.n	800364a <_svfiprintf_r+0x36>
 8003628:	690b      	ldr	r3, [r1, #16]
 800362a:	b973      	cbnz	r3, 800364a <_svfiprintf_r+0x36>
 800362c:	2140      	movs	r1, #64	@ 0x40
 800362e:	f7ff ff05 	bl	800343c <_malloc_r>
 8003632:	6028      	str	r0, [r5, #0]
 8003634:	6128      	str	r0, [r5, #16]
 8003636:	b930      	cbnz	r0, 8003646 <_svfiprintf_r+0x32>
 8003638:	230c      	movs	r3, #12
 800363a:	603b      	str	r3, [r7, #0]
 800363c:	f04f 30ff 	mov.w	r0, #4294967295
 8003640:	b01d      	add	sp, #116	@ 0x74
 8003642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003646:	2340      	movs	r3, #64	@ 0x40
 8003648:	616b      	str	r3, [r5, #20]
 800364a:	2300      	movs	r3, #0
 800364c:	9309      	str	r3, [sp, #36]	@ 0x24
 800364e:	2320      	movs	r3, #32
 8003650:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003654:	f8cd 800c 	str.w	r8, [sp, #12]
 8003658:	2330      	movs	r3, #48	@ 0x30
 800365a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80037f8 <_svfiprintf_r+0x1e4>
 800365e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003662:	f04f 0901 	mov.w	r9, #1
 8003666:	4623      	mov	r3, r4
 8003668:	469a      	mov	sl, r3
 800366a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800366e:	b10a      	cbz	r2, 8003674 <_svfiprintf_r+0x60>
 8003670:	2a25      	cmp	r2, #37	@ 0x25
 8003672:	d1f9      	bne.n	8003668 <_svfiprintf_r+0x54>
 8003674:	ebba 0b04 	subs.w	fp, sl, r4
 8003678:	d00b      	beq.n	8003692 <_svfiprintf_r+0x7e>
 800367a:	465b      	mov	r3, fp
 800367c:	4622      	mov	r2, r4
 800367e:	4629      	mov	r1, r5
 8003680:	4638      	mov	r0, r7
 8003682:	f7ff ff67 	bl	8003554 <__ssputs_r>
 8003686:	3001      	adds	r0, #1
 8003688:	f000 80a7 	beq.w	80037da <_svfiprintf_r+0x1c6>
 800368c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800368e:	445a      	add	r2, fp
 8003690:	9209      	str	r2, [sp, #36]	@ 0x24
 8003692:	f89a 3000 	ldrb.w	r3, [sl]
 8003696:	2b00      	cmp	r3, #0
 8003698:	f000 809f 	beq.w	80037da <_svfiprintf_r+0x1c6>
 800369c:	2300      	movs	r3, #0
 800369e:	f04f 32ff 	mov.w	r2, #4294967295
 80036a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036a6:	f10a 0a01 	add.w	sl, sl, #1
 80036aa:	9304      	str	r3, [sp, #16]
 80036ac:	9307      	str	r3, [sp, #28]
 80036ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036b2:	931a      	str	r3, [sp, #104]	@ 0x68
 80036b4:	4654      	mov	r4, sl
 80036b6:	2205      	movs	r2, #5
 80036b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036bc:	484e      	ldr	r0, [pc, #312]	@ (80037f8 <_svfiprintf_r+0x1e4>)
 80036be:	f7fc fd47 	bl	8000150 <memchr>
 80036c2:	9a04      	ldr	r2, [sp, #16]
 80036c4:	b9d8      	cbnz	r0, 80036fe <_svfiprintf_r+0xea>
 80036c6:	06d0      	lsls	r0, r2, #27
 80036c8:	bf44      	itt	mi
 80036ca:	2320      	movmi	r3, #32
 80036cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036d0:	0711      	lsls	r1, r2, #28
 80036d2:	bf44      	itt	mi
 80036d4:	232b      	movmi	r3, #43	@ 0x2b
 80036d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036da:	f89a 3000 	ldrb.w	r3, [sl]
 80036de:	2b2a      	cmp	r3, #42	@ 0x2a
 80036e0:	d015      	beq.n	800370e <_svfiprintf_r+0xfa>
 80036e2:	9a07      	ldr	r2, [sp, #28]
 80036e4:	4654      	mov	r4, sl
 80036e6:	2000      	movs	r0, #0
 80036e8:	f04f 0c0a 	mov.w	ip, #10
 80036ec:	4621      	mov	r1, r4
 80036ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036f2:	3b30      	subs	r3, #48	@ 0x30
 80036f4:	2b09      	cmp	r3, #9
 80036f6:	d94b      	bls.n	8003790 <_svfiprintf_r+0x17c>
 80036f8:	b1b0      	cbz	r0, 8003728 <_svfiprintf_r+0x114>
 80036fa:	9207      	str	r2, [sp, #28]
 80036fc:	e014      	b.n	8003728 <_svfiprintf_r+0x114>
 80036fe:	eba0 0308 	sub.w	r3, r0, r8
 8003702:	fa09 f303 	lsl.w	r3, r9, r3
 8003706:	4313      	orrs	r3, r2
 8003708:	9304      	str	r3, [sp, #16]
 800370a:	46a2      	mov	sl, r4
 800370c:	e7d2      	b.n	80036b4 <_svfiprintf_r+0xa0>
 800370e:	9b03      	ldr	r3, [sp, #12]
 8003710:	1d19      	adds	r1, r3, #4
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	9103      	str	r1, [sp, #12]
 8003716:	2b00      	cmp	r3, #0
 8003718:	bfbb      	ittet	lt
 800371a:	425b      	neglt	r3, r3
 800371c:	f042 0202 	orrlt.w	r2, r2, #2
 8003720:	9307      	strge	r3, [sp, #28]
 8003722:	9307      	strlt	r3, [sp, #28]
 8003724:	bfb8      	it	lt
 8003726:	9204      	strlt	r2, [sp, #16]
 8003728:	7823      	ldrb	r3, [r4, #0]
 800372a:	2b2e      	cmp	r3, #46	@ 0x2e
 800372c:	d10a      	bne.n	8003744 <_svfiprintf_r+0x130>
 800372e:	7863      	ldrb	r3, [r4, #1]
 8003730:	2b2a      	cmp	r3, #42	@ 0x2a
 8003732:	d132      	bne.n	800379a <_svfiprintf_r+0x186>
 8003734:	9b03      	ldr	r3, [sp, #12]
 8003736:	1d1a      	adds	r2, r3, #4
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	9203      	str	r2, [sp, #12]
 800373c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003740:	3402      	adds	r4, #2
 8003742:	9305      	str	r3, [sp, #20]
 8003744:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003808 <_svfiprintf_r+0x1f4>
 8003748:	7821      	ldrb	r1, [r4, #0]
 800374a:	2203      	movs	r2, #3
 800374c:	4650      	mov	r0, sl
 800374e:	f7fc fcff 	bl	8000150 <memchr>
 8003752:	b138      	cbz	r0, 8003764 <_svfiprintf_r+0x150>
 8003754:	9b04      	ldr	r3, [sp, #16]
 8003756:	eba0 000a 	sub.w	r0, r0, sl
 800375a:	2240      	movs	r2, #64	@ 0x40
 800375c:	4082      	lsls	r2, r0
 800375e:	4313      	orrs	r3, r2
 8003760:	3401      	adds	r4, #1
 8003762:	9304      	str	r3, [sp, #16]
 8003764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003768:	4824      	ldr	r0, [pc, #144]	@ (80037fc <_svfiprintf_r+0x1e8>)
 800376a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800376e:	2206      	movs	r2, #6
 8003770:	f7fc fcee 	bl	8000150 <memchr>
 8003774:	2800      	cmp	r0, #0
 8003776:	d036      	beq.n	80037e6 <_svfiprintf_r+0x1d2>
 8003778:	4b21      	ldr	r3, [pc, #132]	@ (8003800 <_svfiprintf_r+0x1ec>)
 800377a:	bb1b      	cbnz	r3, 80037c4 <_svfiprintf_r+0x1b0>
 800377c:	9b03      	ldr	r3, [sp, #12]
 800377e:	3307      	adds	r3, #7
 8003780:	f023 0307 	bic.w	r3, r3, #7
 8003784:	3308      	adds	r3, #8
 8003786:	9303      	str	r3, [sp, #12]
 8003788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800378a:	4433      	add	r3, r6
 800378c:	9309      	str	r3, [sp, #36]	@ 0x24
 800378e:	e76a      	b.n	8003666 <_svfiprintf_r+0x52>
 8003790:	fb0c 3202 	mla	r2, ip, r2, r3
 8003794:	460c      	mov	r4, r1
 8003796:	2001      	movs	r0, #1
 8003798:	e7a8      	b.n	80036ec <_svfiprintf_r+0xd8>
 800379a:	2300      	movs	r3, #0
 800379c:	3401      	adds	r4, #1
 800379e:	9305      	str	r3, [sp, #20]
 80037a0:	4619      	mov	r1, r3
 80037a2:	f04f 0c0a 	mov.w	ip, #10
 80037a6:	4620      	mov	r0, r4
 80037a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80037ac:	3a30      	subs	r2, #48	@ 0x30
 80037ae:	2a09      	cmp	r2, #9
 80037b0:	d903      	bls.n	80037ba <_svfiprintf_r+0x1a6>
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d0c6      	beq.n	8003744 <_svfiprintf_r+0x130>
 80037b6:	9105      	str	r1, [sp, #20]
 80037b8:	e7c4      	b.n	8003744 <_svfiprintf_r+0x130>
 80037ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80037be:	4604      	mov	r4, r0
 80037c0:	2301      	movs	r3, #1
 80037c2:	e7f0      	b.n	80037a6 <_svfiprintf_r+0x192>
 80037c4:	ab03      	add	r3, sp, #12
 80037c6:	9300      	str	r3, [sp, #0]
 80037c8:	462a      	mov	r2, r5
 80037ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003804 <_svfiprintf_r+0x1f0>)
 80037cc:	a904      	add	r1, sp, #16
 80037ce:	4638      	mov	r0, r7
 80037d0:	f3af 8000 	nop.w
 80037d4:	1c42      	adds	r2, r0, #1
 80037d6:	4606      	mov	r6, r0
 80037d8:	d1d6      	bne.n	8003788 <_svfiprintf_r+0x174>
 80037da:	89ab      	ldrh	r3, [r5, #12]
 80037dc:	065b      	lsls	r3, r3, #25
 80037de:	f53f af2d 	bmi.w	800363c <_svfiprintf_r+0x28>
 80037e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037e4:	e72c      	b.n	8003640 <_svfiprintf_r+0x2c>
 80037e6:	ab03      	add	r3, sp, #12
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	462a      	mov	r2, r5
 80037ec:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <_svfiprintf_r+0x1f0>)
 80037ee:	a904      	add	r1, sp, #16
 80037f0:	4638      	mov	r0, r7
 80037f2:	f000 f879 	bl	80038e8 <_printf_i>
 80037f6:	e7ed      	b.n	80037d4 <_svfiprintf_r+0x1c0>
 80037f8:	0800401c 	.word	0x0800401c
 80037fc:	08004026 	.word	0x08004026
 8003800:	00000000 	.word	0x00000000
 8003804:	08003555 	.word	0x08003555
 8003808:	08004022 	.word	0x08004022

0800380c <_printf_common>:
 800380c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003810:	4616      	mov	r6, r2
 8003812:	4698      	mov	r8, r3
 8003814:	688a      	ldr	r2, [r1, #8]
 8003816:	690b      	ldr	r3, [r1, #16]
 8003818:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800381c:	4293      	cmp	r3, r2
 800381e:	bfb8      	it	lt
 8003820:	4613      	movlt	r3, r2
 8003822:	6033      	str	r3, [r6, #0]
 8003824:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003828:	4607      	mov	r7, r0
 800382a:	460c      	mov	r4, r1
 800382c:	b10a      	cbz	r2, 8003832 <_printf_common+0x26>
 800382e:	3301      	adds	r3, #1
 8003830:	6033      	str	r3, [r6, #0]
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	0699      	lsls	r1, r3, #26
 8003836:	bf42      	ittt	mi
 8003838:	6833      	ldrmi	r3, [r6, #0]
 800383a:	3302      	addmi	r3, #2
 800383c:	6033      	strmi	r3, [r6, #0]
 800383e:	6825      	ldr	r5, [r4, #0]
 8003840:	f015 0506 	ands.w	r5, r5, #6
 8003844:	d106      	bne.n	8003854 <_printf_common+0x48>
 8003846:	f104 0a19 	add.w	sl, r4, #25
 800384a:	68e3      	ldr	r3, [r4, #12]
 800384c:	6832      	ldr	r2, [r6, #0]
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	42ab      	cmp	r3, r5
 8003852:	dc26      	bgt.n	80038a2 <_printf_common+0x96>
 8003854:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003858:	6822      	ldr	r2, [r4, #0]
 800385a:	3b00      	subs	r3, #0
 800385c:	bf18      	it	ne
 800385e:	2301      	movne	r3, #1
 8003860:	0692      	lsls	r2, r2, #26
 8003862:	d42b      	bmi.n	80038bc <_printf_common+0xb0>
 8003864:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003868:	4641      	mov	r1, r8
 800386a:	4638      	mov	r0, r7
 800386c:	47c8      	blx	r9
 800386e:	3001      	adds	r0, #1
 8003870:	d01e      	beq.n	80038b0 <_printf_common+0xa4>
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	6922      	ldr	r2, [r4, #16]
 8003876:	f003 0306 	and.w	r3, r3, #6
 800387a:	2b04      	cmp	r3, #4
 800387c:	bf02      	ittt	eq
 800387e:	68e5      	ldreq	r5, [r4, #12]
 8003880:	6833      	ldreq	r3, [r6, #0]
 8003882:	1aed      	subeq	r5, r5, r3
 8003884:	68a3      	ldr	r3, [r4, #8]
 8003886:	bf0c      	ite	eq
 8003888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800388c:	2500      	movne	r5, #0
 800388e:	4293      	cmp	r3, r2
 8003890:	bfc4      	itt	gt
 8003892:	1a9b      	subgt	r3, r3, r2
 8003894:	18ed      	addgt	r5, r5, r3
 8003896:	2600      	movs	r6, #0
 8003898:	341a      	adds	r4, #26
 800389a:	42b5      	cmp	r5, r6
 800389c:	d11a      	bne.n	80038d4 <_printf_common+0xc8>
 800389e:	2000      	movs	r0, #0
 80038a0:	e008      	b.n	80038b4 <_printf_common+0xa8>
 80038a2:	2301      	movs	r3, #1
 80038a4:	4652      	mov	r2, sl
 80038a6:	4641      	mov	r1, r8
 80038a8:	4638      	mov	r0, r7
 80038aa:	47c8      	blx	r9
 80038ac:	3001      	adds	r0, #1
 80038ae:	d103      	bne.n	80038b8 <_printf_common+0xac>
 80038b0:	f04f 30ff 	mov.w	r0, #4294967295
 80038b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b8:	3501      	adds	r5, #1
 80038ba:	e7c6      	b.n	800384a <_printf_common+0x3e>
 80038bc:	18e1      	adds	r1, r4, r3
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	2030      	movs	r0, #48	@ 0x30
 80038c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80038c6:	4422      	add	r2, r4
 80038c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80038cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038d0:	3302      	adds	r3, #2
 80038d2:	e7c7      	b.n	8003864 <_printf_common+0x58>
 80038d4:	2301      	movs	r3, #1
 80038d6:	4622      	mov	r2, r4
 80038d8:	4641      	mov	r1, r8
 80038da:	4638      	mov	r0, r7
 80038dc:	47c8      	blx	r9
 80038de:	3001      	adds	r0, #1
 80038e0:	d0e6      	beq.n	80038b0 <_printf_common+0xa4>
 80038e2:	3601      	adds	r6, #1
 80038e4:	e7d9      	b.n	800389a <_printf_common+0x8e>
	...

080038e8 <_printf_i>:
 80038e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038ec:	7e0f      	ldrb	r7, [r1, #24]
 80038ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038f0:	2f78      	cmp	r7, #120	@ 0x78
 80038f2:	4691      	mov	r9, r2
 80038f4:	4680      	mov	r8, r0
 80038f6:	460c      	mov	r4, r1
 80038f8:	469a      	mov	sl, r3
 80038fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038fe:	d807      	bhi.n	8003910 <_printf_i+0x28>
 8003900:	2f62      	cmp	r7, #98	@ 0x62
 8003902:	d80a      	bhi.n	800391a <_printf_i+0x32>
 8003904:	2f00      	cmp	r7, #0
 8003906:	f000 80d2 	beq.w	8003aae <_printf_i+0x1c6>
 800390a:	2f58      	cmp	r7, #88	@ 0x58
 800390c:	f000 80b7 	beq.w	8003a7e <_printf_i+0x196>
 8003910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003914:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003918:	e03a      	b.n	8003990 <_printf_i+0xa8>
 800391a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800391e:	2b15      	cmp	r3, #21
 8003920:	d8f6      	bhi.n	8003910 <_printf_i+0x28>
 8003922:	a101      	add	r1, pc, #4	@ (adr r1, 8003928 <_printf_i+0x40>)
 8003924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003928:	08003981 	.word	0x08003981
 800392c:	08003995 	.word	0x08003995
 8003930:	08003911 	.word	0x08003911
 8003934:	08003911 	.word	0x08003911
 8003938:	08003911 	.word	0x08003911
 800393c:	08003911 	.word	0x08003911
 8003940:	08003995 	.word	0x08003995
 8003944:	08003911 	.word	0x08003911
 8003948:	08003911 	.word	0x08003911
 800394c:	08003911 	.word	0x08003911
 8003950:	08003911 	.word	0x08003911
 8003954:	08003a95 	.word	0x08003a95
 8003958:	080039bf 	.word	0x080039bf
 800395c:	08003a4b 	.word	0x08003a4b
 8003960:	08003911 	.word	0x08003911
 8003964:	08003911 	.word	0x08003911
 8003968:	08003ab7 	.word	0x08003ab7
 800396c:	08003911 	.word	0x08003911
 8003970:	080039bf 	.word	0x080039bf
 8003974:	08003911 	.word	0x08003911
 8003978:	08003911 	.word	0x08003911
 800397c:	08003a53 	.word	0x08003a53
 8003980:	6833      	ldr	r3, [r6, #0]
 8003982:	1d1a      	adds	r2, r3, #4
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6032      	str	r2, [r6, #0]
 8003988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800398c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003990:	2301      	movs	r3, #1
 8003992:	e09d      	b.n	8003ad0 <_printf_i+0x1e8>
 8003994:	6833      	ldr	r3, [r6, #0]
 8003996:	6820      	ldr	r0, [r4, #0]
 8003998:	1d19      	adds	r1, r3, #4
 800399a:	6031      	str	r1, [r6, #0]
 800399c:	0606      	lsls	r6, r0, #24
 800399e:	d501      	bpl.n	80039a4 <_printf_i+0xbc>
 80039a0:	681d      	ldr	r5, [r3, #0]
 80039a2:	e003      	b.n	80039ac <_printf_i+0xc4>
 80039a4:	0645      	lsls	r5, r0, #25
 80039a6:	d5fb      	bpl.n	80039a0 <_printf_i+0xb8>
 80039a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039ac:	2d00      	cmp	r5, #0
 80039ae:	da03      	bge.n	80039b8 <_printf_i+0xd0>
 80039b0:	232d      	movs	r3, #45	@ 0x2d
 80039b2:	426d      	negs	r5, r5
 80039b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039b8:	4859      	ldr	r0, [pc, #356]	@ (8003b20 <_printf_i+0x238>)
 80039ba:	230a      	movs	r3, #10
 80039bc:	e010      	b.n	80039e0 <_printf_i+0xf8>
 80039be:	6821      	ldr	r1, [r4, #0]
 80039c0:	6833      	ldr	r3, [r6, #0]
 80039c2:	0608      	lsls	r0, r1, #24
 80039c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80039c8:	d402      	bmi.n	80039d0 <_printf_i+0xe8>
 80039ca:	0649      	lsls	r1, r1, #25
 80039cc:	bf48      	it	mi
 80039ce:	b2ad      	uxthmi	r5, r5
 80039d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80039d2:	4853      	ldr	r0, [pc, #332]	@ (8003b20 <_printf_i+0x238>)
 80039d4:	6033      	str	r3, [r6, #0]
 80039d6:	d159      	bne.n	8003a8c <_printf_i+0x1a4>
 80039d8:	2308      	movs	r3, #8
 80039da:	2100      	movs	r1, #0
 80039dc:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039e0:	6866      	ldr	r6, [r4, #4]
 80039e2:	60a6      	str	r6, [r4, #8]
 80039e4:	2e00      	cmp	r6, #0
 80039e6:	db05      	blt.n	80039f4 <_printf_i+0x10c>
 80039e8:	6821      	ldr	r1, [r4, #0]
 80039ea:	432e      	orrs	r6, r5
 80039ec:	f021 0104 	bic.w	r1, r1, #4
 80039f0:	6021      	str	r1, [r4, #0]
 80039f2:	d04d      	beq.n	8003a90 <_printf_i+0x1a8>
 80039f4:	4616      	mov	r6, r2
 80039f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80039fa:	fb03 5711 	mls	r7, r3, r1, r5
 80039fe:	5dc7      	ldrb	r7, [r0, r7]
 8003a00:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a04:	462f      	mov	r7, r5
 8003a06:	42bb      	cmp	r3, r7
 8003a08:	460d      	mov	r5, r1
 8003a0a:	d9f4      	bls.n	80039f6 <_printf_i+0x10e>
 8003a0c:	2b08      	cmp	r3, #8
 8003a0e:	d10b      	bne.n	8003a28 <_printf_i+0x140>
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	07df      	lsls	r7, r3, #31
 8003a14:	d508      	bpl.n	8003a28 <_printf_i+0x140>
 8003a16:	6923      	ldr	r3, [r4, #16]
 8003a18:	6861      	ldr	r1, [r4, #4]
 8003a1a:	4299      	cmp	r1, r3
 8003a1c:	bfde      	ittt	le
 8003a1e:	2330      	movle	r3, #48	@ 0x30
 8003a20:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a24:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a28:	1b92      	subs	r2, r2, r6
 8003a2a:	6122      	str	r2, [r4, #16]
 8003a2c:	f8cd a000 	str.w	sl, [sp]
 8003a30:	464b      	mov	r3, r9
 8003a32:	aa03      	add	r2, sp, #12
 8003a34:	4621      	mov	r1, r4
 8003a36:	4640      	mov	r0, r8
 8003a38:	f7ff fee8 	bl	800380c <_printf_common>
 8003a3c:	3001      	adds	r0, #1
 8003a3e:	d14c      	bne.n	8003ada <_printf_i+0x1f2>
 8003a40:	f04f 30ff 	mov.w	r0, #4294967295
 8003a44:	b004      	add	sp, #16
 8003a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a4a:	6823      	ldr	r3, [r4, #0]
 8003a4c:	f043 0320 	orr.w	r3, r3, #32
 8003a50:	6023      	str	r3, [r4, #0]
 8003a52:	4834      	ldr	r0, [pc, #208]	@ (8003b24 <_printf_i+0x23c>)
 8003a54:	2778      	movs	r7, #120	@ 0x78
 8003a56:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	6831      	ldr	r1, [r6, #0]
 8003a5e:	061f      	lsls	r7, r3, #24
 8003a60:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a64:	d402      	bmi.n	8003a6c <_printf_i+0x184>
 8003a66:	065f      	lsls	r7, r3, #25
 8003a68:	bf48      	it	mi
 8003a6a:	b2ad      	uxthmi	r5, r5
 8003a6c:	6031      	str	r1, [r6, #0]
 8003a6e:	07d9      	lsls	r1, r3, #31
 8003a70:	bf44      	itt	mi
 8003a72:	f043 0320 	orrmi.w	r3, r3, #32
 8003a76:	6023      	strmi	r3, [r4, #0]
 8003a78:	b11d      	cbz	r5, 8003a82 <_printf_i+0x19a>
 8003a7a:	2310      	movs	r3, #16
 8003a7c:	e7ad      	b.n	80039da <_printf_i+0xf2>
 8003a7e:	4828      	ldr	r0, [pc, #160]	@ (8003b20 <_printf_i+0x238>)
 8003a80:	e7e9      	b.n	8003a56 <_printf_i+0x16e>
 8003a82:	6823      	ldr	r3, [r4, #0]
 8003a84:	f023 0320 	bic.w	r3, r3, #32
 8003a88:	6023      	str	r3, [r4, #0]
 8003a8a:	e7f6      	b.n	8003a7a <_printf_i+0x192>
 8003a8c:	230a      	movs	r3, #10
 8003a8e:	e7a4      	b.n	80039da <_printf_i+0xf2>
 8003a90:	4616      	mov	r6, r2
 8003a92:	e7bb      	b.n	8003a0c <_printf_i+0x124>
 8003a94:	6833      	ldr	r3, [r6, #0]
 8003a96:	6825      	ldr	r5, [r4, #0]
 8003a98:	6961      	ldr	r1, [r4, #20]
 8003a9a:	1d18      	adds	r0, r3, #4
 8003a9c:	6030      	str	r0, [r6, #0]
 8003a9e:	062e      	lsls	r6, r5, #24
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	d501      	bpl.n	8003aa8 <_printf_i+0x1c0>
 8003aa4:	6019      	str	r1, [r3, #0]
 8003aa6:	e002      	b.n	8003aae <_printf_i+0x1c6>
 8003aa8:	0668      	lsls	r0, r5, #25
 8003aaa:	d5fb      	bpl.n	8003aa4 <_printf_i+0x1bc>
 8003aac:	8019      	strh	r1, [r3, #0]
 8003aae:	2300      	movs	r3, #0
 8003ab0:	6123      	str	r3, [r4, #16]
 8003ab2:	4616      	mov	r6, r2
 8003ab4:	e7ba      	b.n	8003a2c <_printf_i+0x144>
 8003ab6:	6833      	ldr	r3, [r6, #0]
 8003ab8:	1d1a      	adds	r2, r3, #4
 8003aba:	6032      	str	r2, [r6, #0]
 8003abc:	681e      	ldr	r6, [r3, #0]
 8003abe:	6862      	ldr	r2, [r4, #4]
 8003ac0:	2100      	movs	r1, #0
 8003ac2:	4630      	mov	r0, r6
 8003ac4:	f7fc fb44 	bl	8000150 <memchr>
 8003ac8:	b108      	cbz	r0, 8003ace <_printf_i+0x1e6>
 8003aca:	1b80      	subs	r0, r0, r6
 8003acc:	6060      	str	r0, [r4, #4]
 8003ace:	6863      	ldr	r3, [r4, #4]
 8003ad0:	6123      	str	r3, [r4, #16]
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ad8:	e7a8      	b.n	8003a2c <_printf_i+0x144>
 8003ada:	6923      	ldr	r3, [r4, #16]
 8003adc:	4632      	mov	r2, r6
 8003ade:	4649      	mov	r1, r9
 8003ae0:	4640      	mov	r0, r8
 8003ae2:	47d0      	blx	sl
 8003ae4:	3001      	adds	r0, #1
 8003ae6:	d0ab      	beq.n	8003a40 <_printf_i+0x158>
 8003ae8:	6823      	ldr	r3, [r4, #0]
 8003aea:	079b      	lsls	r3, r3, #30
 8003aec:	d413      	bmi.n	8003b16 <_printf_i+0x22e>
 8003aee:	68e0      	ldr	r0, [r4, #12]
 8003af0:	9b03      	ldr	r3, [sp, #12]
 8003af2:	4298      	cmp	r0, r3
 8003af4:	bfb8      	it	lt
 8003af6:	4618      	movlt	r0, r3
 8003af8:	e7a4      	b.n	8003a44 <_printf_i+0x15c>
 8003afa:	2301      	movs	r3, #1
 8003afc:	4632      	mov	r2, r6
 8003afe:	4649      	mov	r1, r9
 8003b00:	4640      	mov	r0, r8
 8003b02:	47d0      	blx	sl
 8003b04:	3001      	adds	r0, #1
 8003b06:	d09b      	beq.n	8003a40 <_printf_i+0x158>
 8003b08:	3501      	adds	r5, #1
 8003b0a:	68e3      	ldr	r3, [r4, #12]
 8003b0c:	9903      	ldr	r1, [sp, #12]
 8003b0e:	1a5b      	subs	r3, r3, r1
 8003b10:	42ab      	cmp	r3, r5
 8003b12:	dcf2      	bgt.n	8003afa <_printf_i+0x212>
 8003b14:	e7eb      	b.n	8003aee <_printf_i+0x206>
 8003b16:	2500      	movs	r5, #0
 8003b18:	f104 0619 	add.w	r6, r4, #25
 8003b1c:	e7f5      	b.n	8003b0a <_printf_i+0x222>
 8003b1e:	bf00      	nop
 8003b20:	0800402d 	.word	0x0800402d
 8003b24:	0800403e 	.word	0x0800403e

08003b28 <memmove>:
 8003b28:	4288      	cmp	r0, r1
 8003b2a:	b510      	push	{r4, lr}
 8003b2c:	eb01 0402 	add.w	r4, r1, r2
 8003b30:	d902      	bls.n	8003b38 <memmove+0x10>
 8003b32:	4284      	cmp	r4, r0
 8003b34:	4623      	mov	r3, r4
 8003b36:	d807      	bhi.n	8003b48 <memmove+0x20>
 8003b38:	1e43      	subs	r3, r0, #1
 8003b3a:	42a1      	cmp	r1, r4
 8003b3c:	d007      	beq.n	8003b4e <memmove+0x26>
 8003b3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003b42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003b46:	e7f8      	b.n	8003b3a <memmove+0x12>
 8003b48:	4402      	add	r2, r0
 8003b4a:	4282      	cmp	r2, r0
 8003b4c:	d100      	bne.n	8003b50 <memmove+0x28>
 8003b4e:	bd10      	pop	{r4, pc}
 8003b50:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8003b54:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8003b58:	e7f7      	b.n	8003b4a <memmove+0x22>
	...

08003b5c <_sbrk_r>:
 8003b5c:	b538      	push	{r3, r4, r5, lr}
 8003b5e:	4d06      	ldr	r5, [pc, #24]	@ (8003b78 <_sbrk_r+0x1c>)
 8003b60:	2300      	movs	r3, #0
 8003b62:	4604      	mov	r4, r0
 8003b64:	4608      	mov	r0, r1
 8003b66:	602b      	str	r3, [r5, #0]
 8003b68:	f7ff fa40 	bl	8002fec <_sbrk>
 8003b6c:	1c43      	adds	r3, r0, #1
 8003b6e:	d102      	bne.n	8003b76 <_sbrk_r+0x1a>
 8003b70:	682b      	ldr	r3, [r5, #0]
 8003b72:	b103      	cbz	r3, 8003b76 <_sbrk_r+0x1a>
 8003b74:	6023      	str	r3, [r4, #0]
 8003b76:	bd38      	pop	{r3, r4, r5, pc}
 8003b78:	20000318 	.word	0x20000318

08003b7c <memcpy>:
 8003b7c:	440a      	add	r2, r1
 8003b7e:	4291      	cmp	r1, r2
 8003b80:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b84:	d100      	bne.n	8003b88 <memcpy+0xc>
 8003b86:	4770      	bx	lr
 8003b88:	b510      	push	{r4, lr}
 8003b8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b92:	4291      	cmp	r1, r2
 8003b94:	d1f9      	bne.n	8003b8a <memcpy+0xe>
 8003b96:	bd10      	pop	{r4, pc}

08003b98 <_realloc_r>:
 8003b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b9c:	4607      	mov	r7, r0
 8003b9e:	4614      	mov	r4, r2
 8003ba0:	460d      	mov	r5, r1
 8003ba2:	b921      	cbnz	r1, 8003bae <_realloc_r+0x16>
 8003ba4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ba8:	4611      	mov	r1, r2
 8003baa:	f7ff bc47 	b.w	800343c <_malloc_r>
 8003bae:	b92a      	cbnz	r2, 8003bbc <_realloc_r+0x24>
 8003bb0:	f7ff fbd8 	bl	8003364 <_free_r>
 8003bb4:	4625      	mov	r5, r4
 8003bb6:	4628      	mov	r0, r5
 8003bb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003bbc:	f000 f81a 	bl	8003bf4 <_malloc_usable_size_r>
 8003bc0:	4284      	cmp	r4, r0
 8003bc2:	4606      	mov	r6, r0
 8003bc4:	d802      	bhi.n	8003bcc <_realloc_r+0x34>
 8003bc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003bca:	d8f4      	bhi.n	8003bb6 <_realloc_r+0x1e>
 8003bcc:	4621      	mov	r1, r4
 8003bce:	4638      	mov	r0, r7
 8003bd0:	f7ff fc34 	bl	800343c <_malloc_r>
 8003bd4:	4680      	mov	r8, r0
 8003bd6:	b908      	cbnz	r0, 8003bdc <_realloc_r+0x44>
 8003bd8:	4645      	mov	r5, r8
 8003bda:	e7ec      	b.n	8003bb6 <_realloc_r+0x1e>
 8003bdc:	42b4      	cmp	r4, r6
 8003bde:	4622      	mov	r2, r4
 8003be0:	4629      	mov	r1, r5
 8003be2:	bf28      	it	cs
 8003be4:	4632      	movcs	r2, r6
 8003be6:	f7ff ffc9 	bl	8003b7c <memcpy>
 8003bea:	4629      	mov	r1, r5
 8003bec:	4638      	mov	r0, r7
 8003bee:	f7ff fbb9 	bl	8003364 <_free_r>
 8003bf2:	e7f1      	b.n	8003bd8 <_realloc_r+0x40>

08003bf4 <_malloc_usable_size_r>:
 8003bf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bf8:	1f18      	subs	r0, r3, #4
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	bfbc      	itt	lt
 8003bfe:	580b      	ldrlt	r3, [r1, r0]
 8003c00:	18c0      	addlt	r0, r0, r3
 8003c02:	4770      	bx	lr

08003c04 <__udivmoddi4>:
 8003c04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c08:	9d08      	ldr	r5, [sp, #32]
 8003c0a:	460f      	mov	r7, r1
 8003c0c:	4604      	mov	r4, r0
 8003c0e:	468c      	mov	ip, r1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d148      	bne.n	8003ca6 <__udivmoddi4+0xa2>
 8003c14:	428a      	cmp	r2, r1
 8003c16:	4616      	mov	r6, r2
 8003c18:	d961      	bls.n	8003cde <__udivmoddi4+0xda>
 8003c1a:	fab2 f382 	clz	r3, r2
 8003c1e:	b14b      	cbz	r3, 8003c34 <__udivmoddi4+0x30>
 8003c20:	f1c3 0220 	rsb	r2, r3, #32
 8003c24:	fa01 fc03 	lsl.w	ip, r1, r3
 8003c28:	fa20 f202 	lsr.w	r2, r0, r2
 8003c2c:	409e      	lsls	r6, r3
 8003c2e:	ea42 0c0c 	orr.w	ip, r2, ip
 8003c32:	409c      	lsls	r4, r3
 8003c34:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003c38:	b2b7      	uxth	r7, r6
 8003c3a:	fbbc f1fe 	udiv	r1, ip, lr
 8003c3e:	0c22      	lsrs	r2, r4, #16
 8003c40:	fb0e cc11 	mls	ip, lr, r1, ip
 8003c44:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8003c48:	fb01 f007 	mul.w	r0, r1, r7
 8003c4c:	4290      	cmp	r0, r2
 8003c4e:	d909      	bls.n	8003c64 <__udivmoddi4+0x60>
 8003c50:	18b2      	adds	r2, r6, r2
 8003c52:	f101 3cff 	add.w	ip, r1, #4294967295
 8003c56:	f080 80ee 	bcs.w	8003e36 <__udivmoddi4+0x232>
 8003c5a:	4290      	cmp	r0, r2
 8003c5c:	f240 80eb 	bls.w	8003e36 <__udivmoddi4+0x232>
 8003c60:	3902      	subs	r1, #2
 8003c62:	4432      	add	r2, r6
 8003c64:	1a12      	subs	r2, r2, r0
 8003c66:	b2a4      	uxth	r4, r4
 8003c68:	fbb2 f0fe 	udiv	r0, r2, lr
 8003c6c:	fb0e 2210 	mls	r2, lr, r0, r2
 8003c70:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003c74:	fb00 f707 	mul.w	r7, r0, r7
 8003c78:	42a7      	cmp	r7, r4
 8003c7a:	d909      	bls.n	8003c90 <__udivmoddi4+0x8c>
 8003c7c:	1934      	adds	r4, r6, r4
 8003c7e:	f100 32ff 	add.w	r2, r0, #4294967295
 8003c82:	f080 80da 	bcs.w	8003e3a <__udivmoddi4+0x236>
 8003c86:	42a7      	cmp	r7, r4
 8003c88:	f240 80d7 	bls.w	8003e3a <__udivmoddi4+0x236>
 8003c8c:	4434      	add	r4, r6
 8003c8e:	3802      	subs	r0, #2
 8003c90:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8003c94:	1be4      	subs	r4, r4, r7
 8003c96:	2100      	movs	r1, #0
 8003c98:	b11d      	cbz	r5, 8003ca2 <__udivmoddi4+0x9e>
 8003c9a:	40dc      	lsrs	r4, r3
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	e9c5 4300 	strd	r4, r3, [r5]
 8003ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ca6:	428b      	cmp	r3, r1
 8003ca8:	d906      	bls.n	8003cb8 <__udivmoddi4+0xb4>
 8003caa:	b10d      	cbz	r5, 8003cb0 <__udivmoddi4+0xac>
 8003cac:	e9c5 0100 	strd	r0, r1, [r5]
 8003cb0:	2100      	movs	r1, #0
 8003cb2:	4608      	mov	r0, r1
 8003cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cb8:	fab3 f183 	clz	r1, r3
 8003cbc:	2900      	cmp	r1, #0
 8003cbe:	d148      	bne.n	8003d52 <__udivmoddi4+0x14e>
 8003cc0:	42bb      	cmp	r3, r7
 8003cc2:	d302      	bcc.n	8003cca <__udivmoddi4+0xc6>
 8003cc4:	4282      	cmp	r2, r0
 8003cc6:	f200 8107 	bhi.w	8003ed8 <__udivmoddi4+0x2d4>
 8003cca:	1a84      	subs	r4, r0, r2
 8003ccc:	eb67 0203 	sbc.w	r2, r7, r3
 8003cd0:	2001      	movs	r0, #1
 8003cd2:	4694      	mov	ip, r2
 8003cd4:	2d00      	cmp	r5, #0
 8003cd6:	d0e4      	beq.n	8003ca2 <__udivmoddi4+0x9e>
 8003cd8:	e9c5 4c00 	strd	r4, ip, [r5]
 8003cdc:	e7e1      	b.n	8003ca2 <__udivmoddi4+0x9e>
 8003cde:	2a00      	cmp	r2, #0
 8003ce0:	f000 8092 	beq.w	8003e08 <__udivmoddi4+0x204>
 8003ce4:	fab2 f382 	clz	r3, r2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f040 80a8 	bne.w	8003e3e <__udivmoddi4+0x23a>
 8003cee:	1a8a      	subs	r2, r1, r2
 8003cf0:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003cf4:	fa1f fc86 	uxth.w	ip, r6
 8003cf8:	2101      	movs	r1, #1
 8003cfa:	0c20      	lsrs	r0, r4, #16
 8003cfc:	fbb2 f7fe 	udiv	r7, r2, lr
 8003d00:	fb0e 2217 	mls	r2, lr, r7, r2
 8003d04:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8003d08:	fb0c f007 	mul.w	r0, ip, r7
 8003d0c:	4290      	cmp	r0, r2
 8003d0e:	d907      	bls.n	8003d20 <__udivmoddi4+0x11c>
 8003d10:	18b2      	adds	r2, r6, r2
 8003d12:	f107 38ff 	add.w	r8, r7, #4294967295
 8003d16:	d202      	bcs.n	8003d1e <__udivmoddi4+0x11a>
 8003d18:	4290      	cmp	r0, r2
 8003d1a:	f200 80e2 	bhi.w	8003ee2 <__udivmoddi4+0x2de>
 8003d1e:	4647      	mov	r7, r8
 8003d20:	1a12      	subs	r2, r2, r0
 8003d22:	b2a4      	uxth	r4, r4
 8003d24:	fbb2 f0fe 	udiv	r0, r2, lr
 8003d28:	fb0e 2210 	mls	r2, lr, r0, r2
 8003d2c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8003d30:	fb0c fc00 	mul.w	ip, ip, r0
 8003d34:	45a4      	cmp	ip, r4
 8003d36:	d907      	bls.n	8003d48 <__udivmoddi4+0x144>
 8003d38:	1934      	adds	r4, r6, r4
 8003d3a:	f100 32ff 	add.w	r2, r0, #4294967295
 8003d3e:	d202      	bcs.n	8003d46 <__udivmoddi4+0x142>
 8003d40:	45a4      	cmp	ip, r4
 8003d42:	f200 80cb 	bhi.w	8003edc <__udivmoddi4+0x2d8>
 8003d46:	4610      	mov	r0, r2
 8003d48:	eba4 040c 	sub.w	r4, r4, ip
 8003d4c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8003d50:	e7a2      	b.n	8003c98 <__udivmoddi4+0x94>
 8003d52:	f1c1 0620 	rsb	r6, r1, #32
 8003d56:	408b      	lsls	r3, r1
 8003d58:	fa22 fc06 	lsr.w	ip, r2, r6
 8003d5c:	ea4c 0c03 	orr.w	ip, ip, r3
 8003d60:	fa07 f401 	lsl.w	r4, r7, r1
 8003d64:	fa20 f306 	lsr.w	r3, r0, r6
 8003d68:	40f7      	lsrs	r7, r6
 8003d6a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8003d6e:	4323      	orrs	r3, r4
 8003d70:	fa00 f801 	lsl.w	r8, r0, r1
 8003d74:	fa1f fe8c 	uxth.w	lr, ip
 8003d78:	fbb7 f0f9 	udiv	r0, r7, r9
 8003d7c:	0c1c      	lsrs	r4, r3, #16
 8003d7e:	fb09 7710 	mls	r7, r9, r0, r7
 8003d82:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 8003d86:	fb00 f70e 	mul.w	r7, r0, lr
 8003d8a:	42a7      	cmp	r7, r4
 8003d8c:	fa02 f201 	lsl.w	r2, r2, r1
 8003d90:	d90a      	bls.n	8003da8 <__udivmoddi4+0x1a4>
 8003d92:	eb1c 0404 	adds.w	r4, ip, r4
 8003d96:	f100 3aff 	add.w	sl, r0, #4294967295
 8003d9a:	f080 809b 	bcs.w	8003ed4 <__udivmoddi4+0x2d0>
 8003d9e:	42a7      	cmp	r7, r4
 8003da0:	f240 8098 	bls.w	8003ed4 <__udivmoddi4+0x2d0>
 8003da4:	3802      	subs	r0, #2
 8003da6:	4464      	add	r4, ip
 8003da8:	1be4      	subs	r4, r4, r7
 8003daa:	b29f      	uxth	r7, r3
 8003dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8003db0:	fb09 4413 	mls	r4, r9, r3, r4
 8003db4:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 8003db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8003dbc:	45a6      	cmp	lr, r4
 8003dbe:	d909      	bls.n	8003dd4 <__udivmoddi4+0x1d0>
 8003dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8003dc4:	f103 37ff 	add.w	r7, r3, #4294967295
 8003dc8:	f080 8082 	bcs.w	8003ed0 <__udivmoddi4+0x2cc>
 8003dcc:	45a6      	cmp	lr, r4
 8003dce:	d97f      	bls.n	8003ed0 <__udivmoddi4+0x2cc>
 8003dd0:	3b02      	subs	r3, #2
 8003dd2:	4464      	add	r4, ip
 8003dd4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8003dd8:	eba4 040e 	sub.w	r4, r4, lr
 8003ddc:	fba0 e702 	umull	lr, r7, r0, r2
 8003de0:	42bc      	cmp	r4, r7
 8003de2:	4673      	mov	r3, lr
 8003de4:	46b9      	mov	r9, r7
 8003de6:	d363      	bcc.n	8003eb0 <__udivmoddi4+0x2ac>
 8003de8:	d060      	beq.n	8003eac <__udivmoddi4+0x2a8>
 8003dea:	b15d      	cbz	r5, 8003e04 <__udivmoddi4+0x200>
 8003dec:	ebb8 0203 	subs.w	r2, r8, r3
 8003df0:	eb64 0409 	sbc.w	r4, r4, r9
 8003df4:	fa04 f606 	lsl.w	r6, r4, r6
 8003df8:	fa22 f301 	lsr.w	r3, r2, r1
 8003dfc:	431e      	orrs	r6, r3
 8003dfe:	40cc      	lsrs	r4, r1
 8003e00:	e9c5 6400 	strd	r6, r4, [r5]
 8003e04:	2100      	movs	r1, #0
 8003e06:	e74c      	b.n	8003ca2 <__udivmoddi4+0x9e>
 8003e08:	0862      	lsrs	r2, r4, #1
 8003e0a:	0848      	lsrs	r0, r1, #1
 8003e0c:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8003e10:	0c0b      	lsrs	r3, r1, #16
 8003e12:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8003e16:	b28a      	uxth	r2, r1
 8003e18:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003e1c:	fbb3 f1f6 	udiv	r1, r3, r6
 8003e20:	07e4      	lsls	r4, r4, #31
 8003e22:	46b4      	mov	ip, r6
 8003e24:	4637      	mov	r7, r6
 8003e26:	46b6      	mov	lr, r6
 8003e28:	231f      	movs	r3, #31
 8003e2a:	fbb0 f0f6 	udiv	r0, r0, r6
 8003e2e:	1bd2      	subs	r2, r2, r7
 8003e30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003e34:	e761      	b.n	8003cfa <__udivmoddi4+0xf6>
 8003e36:	4661      	mov	r1, ip
 8003e38:	e714      	b.n	8003c64 <__udivmoddi4+0x60>
 8003e3a:	4610      	mov	r0, r2
 8003e3c:	e728      	b.n	8003c90 <__udivmoddi4+0x8c>
 8003e3e:	f1c3 0120 	rsb	r1, r3, #32
 8003e42:	fa20 f201 	lsr.w	r2, r0, r1
 8003e46:	409e      	lsls	r6, r3
 8003e48:	fa27 f101 	lsr.w	r1, r7, r1
 8003e4c:	409f      	lsls	r7, r3
 8003e4e:	433a      	orrs	r2, r7
 8003e50:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8003e54:	fa1f fc86 	uxth.w	ip, r6
 8003e58:	fbb1 f7fe 	udiv	r7, r1, lr
 8003e5c:	fb0e 1017 	mls	r0, lr, r7, r1
 8003e60:	0c11      	lsrs	r1, r2, #16
 8003e62:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8003e66:	fb07 f80c 	mul.w	r8, r7, ip
 8003e6a:	4588      	cmp	r8, r1
 8003e6c:	fa04 f403 	lsl.w	r4, r4, r3
 8003e70:	d93a      	bls.n	8003ee8 <__udivmoddi4+0x2e4>
 8003e72:	1871      	adds	r1, r6, r1
 8003e74:	f107 30ff 	add.w	r0, r7, #4294967295
 8003e78:	d201      	bcs.n	8003e7e <__udivmoddi4+0x27a>
 8003e7a:	4588      	cmp	r8, r1
 8003e7c:	d81f      	bhi.n	8003ebe <__udivmoddi4+0x2ba>
 8003e7e:	eba1 0108 	sub.w	r1, r1, r8
 8003e82:	fbb1 f8fe 	udiv	r8, r1, lr
 8003e86:	fb08 f70c 	mul.w	r7, r8, ip
 8003e8a:	fb0e 1118 	mls	r1, lr, r8, r1
 8003e8e:	b292      	uxth	r2, r2
 8003e90:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003e94:	42ba      	cmp	r2, r7
 8003e96:	d22f      	bcs.n	8003ef8 <__udivmoddi4+0x2f4>
 8003e98:	18b2      	adds	r2, r6, r2
 8003e9a:	f108 31ff 	add.w	r1, r8, #4294967295
 8003e9e:	d2c6      	bcs.n	8003e2e <__udivmoddi4+0x22a>
 8003ea0:	42ba      	cmp	r2, r7
 8003ea2:	d2c4      	bcs.n	8003e2e <__udivmoddi4+0x22a>
 8003ea4:	f1a8 0102 	sub.w	r1, r8, #2
 8003ea8:	4432      	add	r2, r6
 8003eaa:	e7c0      	b.n	8003e2e <__udivmoddi4+0x22a>
 8003eac:	45f0      	cmp	r8, lr
 8003eae:	d29c      	bcs.n	8003dea <__udivmoddi4+0x1e6>
 8003eb0:	ebbe 0302 	subs.w	r3, lr, r2
 8003eb4:	eb67 070c 	sbc.w	r7, r7, ip
 8003eb8:	3801      	subs	r0, #1
 8003eba:	46b9      	mov	r9, r7
 8003ebc:	e795      	b.n	8003dea <__udivmoddi4+0x1e6>
 8003ebe:	eba6 0808 	sub.w	r8, r6, r8
 8003ec2:	4441      	add	r1, r8
 8003ec4:	1eb8      	subs	r0, r7, #2
 8003ec6:	fbb1 f8fe 	udiv	r8, r1, lr
 8003eca:	fb08 f70c 	mul.w	r7, r8, ip
 8003ece:	e7dc      	b.n	8003e8a <__udivmoddi4+0x286>
 8003ed0:	463b      	mov	r3, r7
 8003ed2:	e77f      	b.n	8003dd4 <__udivmoddi4+0x1d0>
 8003ed4:	4650      	mov	r0, sl
 8003ed6:	e767      	b.n	8003da8 <__udivmoddi4+0x1a4>
 8003ed8:	4608      	mov	r0, r1
 8003eda:	e6fb      	b.n	8003cd4 <__udivmoddi4+0xd0>
 8003edc:	4434      	add	r4, r6
 8003ede:	3802      	subs	r0, #2
 8003ee0:	e732      	b.n	8003d48 <__udivmoddi4+0x144>
 8003ee2:	3f02      	subs	r7, #2
 8003ee4:	4432      	add	r2, r6
 8003ee6:	e71b      	b.n	8003d20 <__udivmoddi4+0x11c>
 8003ee8:	eba1 0108 	sub.w	r1, r1, r8
 8003eec:	4638      	mov	r0, r7
 8003eee:	fbb1 f8fe 	udiv	r8, r1, lr
 8003ef2:	fb08 f70c 	mul.w	r7, r8, ip
 8003ef6:	e7c8      	b.n	8003e8a <__udivmoddi4+0x286>
 8003ef8:	4641      	mov	r1, r8
 8003efa:	e798      	b.n	8003e2e <__udivmoddi4+0x22a>

08003efc <_init>:
 8003efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003efe:	bf00      	nop
 8003f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f02:	bc08      	pop	{r3}
 8003f04:	469e      	mov	lr, r3
 8003f06:	4770      	bx	lr

08003f08 <_fini>:
 8003f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f0a:	bf00      	nop
 8003f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f0e:	bc08      	pop	{r3}
 8003f10:	469e      	mov	lr, r3
 8003f12:	4770      	bx	lr
