---
authors:
  - TFC
tags:
  - HDLBits
  - Verilog
---
# Mt2015 q4a
- 来源：[Mt2015 q4a - HDLBits](https://hdlbits.01xz.net/wiki/Mt2015_q4a)

### Problem Statement
Taken from 2015 midterm question 4

Module A is supposed to implement the function z = (x^y) & x. Implement this module.

### My Solution

```Verilog
module top_module (input x, input y, output z);

    assign z = (x ^ y) & x;
    
endmodule
```