{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480053398901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480053398903 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 03:56:38 2016 " "Processing started: Fri Nov 25 03:56:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480053398903 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480053398903 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS16e -c MIPS16e " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS16e -c MIPS16e" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480053398904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1480053399128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "src/microprocessor/datapath/datapath.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399685 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/microprocessor/datapath/datapath.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behave " "Found design unit 1: sign_extend-behave" {  } { { "src/microprocessor/datapath/datapath_componets/sign_extend.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/sign_extend.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399687 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "src/microprocessor/datapath/datapath_componets/sign_extend.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/sign_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4-behave " "Found design unit 1: mux4-behave" {  } { { "src/microprocessor/genericblocks/mux4.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399688 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "src/microprocessor/genericblocks/mux4.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behave " "Found design unit 1: mux2-behave" {  } { { "src/microprocessor/genericblocks/mux2.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399688 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "src/microprocessor/genericblocks/mux2.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/constants/alu_const_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file src/microprocessor/datapath/constants/alu_const_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_package " "Found design unit 1: alu_package" {  } { { "src/microprocessor/datapath/constants/alu_const_package.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/constants/alu_const_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behave " "Found design unit 1: register_file-behave" {  } { { "src/microprocessor/datapath/datapath_componets/register_file.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399690 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/microprocessor/datapath/datapath_componets/register_file.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/register_file.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/buffer_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_clk-behave " "Found design unit 1: buffer_clk-behave" {  } { { "src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399691 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_clk " "Found entity 1: buffer_clk" {  } { { "src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/buffer_clk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/datapath/datapath_componets/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/datapath/datapath_componets/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "src/microprocessor/datapath/datapath_componets/alu.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399692 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/microprocessor/datapath/datapath_componets/alu.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/datapath/datapath_componets/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/full_adder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/full_adder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder16-behave " "Found design unit 1: full_adder16-behave" {  } { { "src/microprocessor/genericblocks/full_adder16.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399693 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder16 " "Found entity 1: full_adder16" {  } { { "src/microprocessor/genericblocks/full_adder16.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/genericblocks/full_adder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/genericblocks/full_adder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder1-baheave " "Found design unit 1: full_adder1-baheave" {  } { { "src/microprocessor/genericblocks/full_adder1.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399694 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder1 " "Found entity 1: full_adder1" {  } { { "src/microprocessor/genericblocks/full_adder1.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/genericblocks/full_adder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/microprocessor/mips16e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/microprocessor/mips16e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips16e-behave " "Found design unit 1: mips16e-behave" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399695 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips16e " "Found entity 1: mips16e" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480053399695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480053399695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS16e " "Elaborating entity \"MIPS16e\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480053399773 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc mips16e.vhd(7) " "VHDL Signal Declaration warning at mips16e.vhd(7): used implicit default value for signal \"pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1480053399775 "|MIPS16e"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[2\] GND " "Pin \"pc\[2\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[3\] GND " "Pin \"pc\[3\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[4\] GND " "Pin \"pc\[4\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[5\] GND " "Pin \"pc\[5\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[6\] GND " "Pin \"pc\[6\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[7\] GND " "Pin \"pc\[7\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[8\] GND " "Pin \"pc\[8\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[9\] GND " "Pin \"pc\[9\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[10\] GND " "Pin \"pc\[10\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[11\] GND " "Pin \"pc\[11\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[12\] GND " "Pin \"pc\[12\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[13\] GND " "Pin \"pc\[13\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[14\] GND " "Pin \"pc\[14\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[15\] GND " "Pin \"pc\[15\]\" is stuck at GND" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480053400233 "|mips16e|pc[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480053400233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480053400386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400386 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[12\] " "No output dependent on input pin \"instruction\[12\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[13\] " "No output dependent on input pin \"instruction\[13\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[14\] " "No output dependent on input pin \"instruction\[14\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[15\] " "No output dependent on input pin \"instruction\[15\]\"" {  } { { "src/microprocessor/mips16e.vhd" "" { Text "/home/hiroshi.siq/Project_VHDL/VHDL_MIPS16e/src/microprocessor/mips16e.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480053400461 "|mips16e|instruction[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1480053400461 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480053400462 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480053400462 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480053400462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "729 " "Peak virtual memory: 729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480053400473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 25 03:56:40 2016 " "Processing ended: Fri Nov 25 03:56:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480053400473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480053400473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480053400473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480053400473 ""}
