
---------- Begin Simulation Statistics ----------
final_tick                                 6193518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6773                       # Simulator instruction rate (inst/s)
host_mem_usage                                5180836                       # Number of bytes of host memory used
host_op_rate                                     7078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.87                       # Real time elapsed on the host
host_tick_rate                               56880939                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      737388                       # Number of instructions simulated
sim_ops                                        770552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006192                       # Number of seconds simulated
sim_ticks                                  6192406000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.338314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   83655                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               200                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81596                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses.
system.cpu.branchPred.lookups                  133562                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16654                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4525403                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   505781                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               150                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     130490                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               2                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6155                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               737351                       # Number of instructions committed
system.cpu.commit.committedOps                 770506                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5149094                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.149639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.598159                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4707776     91.43%     91.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       260496      5.06%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       114940      2.23%     98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16516      0.32%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16469      0.32%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32798      0.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           33      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           10      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5149094                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16436                       # Number of function calls committed.
system.cpu.commit.int_insts                    689294                       # Number of committed integer instructions.
system.cpu.commit.loads                         32766                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           704266     91.40%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           32766      4.25%     95.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33472      4.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            770506                       # Class of committed instruction
system.cpu.commit.refs                          66238                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      737351                       # Number of Instructions Simulated
system.cpu.committedOps                        770506                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              16.796359                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        16.796359                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3246305                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    50                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                83225                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 776999                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1789932                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    101546                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    152                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   168                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12007                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      133562                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     66813                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3343880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   165                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         744791                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3579                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010784                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1802281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             100312                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.060137                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5149942                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.151182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.998108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5007885     97.24%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10423      0.20%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8041      0.16%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40445      0.79%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      291      0.01%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       52      0.00%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16507      0.32%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      113      0.00%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    66185      1.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5149942                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         7234870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  153                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132567                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.119155                       # Inst execution rate
system.cpu.iew.exec_refs                       768622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      33686                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3041165                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 33759                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                34121                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              776692                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                734936                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                24                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1475707                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     63                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 33761                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 33873                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       702170                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          994                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          649                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          106                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             47                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    837462                       # num instructions consuming a value
system.cpu.iew.wb_count                        773537                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.528521                       # average fanout of values written-back
system.cpu.iew.wb_producers                    442616                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.062459                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1475707                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1595456                       # number of integer regfile reads
system.cpu.int_regfile_writes                  493505                       # number of integer regfile writes
system.cpu.ipc                               0.059537                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.059537                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                707088     47.91%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               734941     49.80%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               33698      2.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1475731                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      161142                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.109195                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       4      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 161027     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   111      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1636873                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8262564                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       773537                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            782874                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     776684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1475731                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5149942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.286553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.895136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4512311     87.62%     87.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              270613      5.25%     92.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106814      2.07%     94.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65973      1.28%     96.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              177674      3.45%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16483      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  61      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  10      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5149942                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.119157                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                33759                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               34121                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6220903                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         12384812                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3173754                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                998293                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  52769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1794014                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3371925                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 776758                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1002579                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    109425                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8855                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 69372                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4283                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           973606                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3225                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     84572                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5925684                       # The number of ROB reads
system.cpu.rob.rob_writes                     1554173                       # The number of ROB writes
system.cpu.timesIdled                           83277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              99573                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             99574                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       133627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       132448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                266075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4276096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       263606                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4539702                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133067    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           83279799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49492000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100221000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              100598                       # Transaction distribution
system.membus.trans_dist::ReadResp             100598                       # Transaction distribution
system.membus.trans_dist::WriteReq              34488                       # Transaction distribution
system.membus.trans_dist::WriteResp             34488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       134324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       266072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      4276840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       262047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4539574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4670746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            136144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  136144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              136144                       # Request fanout histogram
system.membus.reqLayer6.occupancy           131173790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              597499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            84077437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6917500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          433052500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.0                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3995                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3995    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3995                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      9105500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution      3215648                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          3281184                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma        65636                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        131172                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution       803912                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            805960                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2052                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18436                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution    519288948                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma     10583285                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           529872234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution     10583285                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     10599434                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           21182720                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution    529872234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     21182720                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          551054953                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2134                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2134                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          694                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           35                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          347                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131519                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        70500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     10265052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       526001                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      8196000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      4275968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      4276840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      4275968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      4275968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        66812                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          350                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        67162                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    690518031                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       140818                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      690658849                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    690518031                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    690518031                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    690518031                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       140818                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     690658849                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        66813                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        66224                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       133037                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   3390918999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   1065328000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   4456246999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50752.383503                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 16086.735927                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 33496.298015                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        66813                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        32760                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        99573                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   3390918999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   1065328000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   4456246999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50752.383503                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 32519.169719                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 44753.567724                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         128879                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             194515                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       133168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          198704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          33298                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       10599434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20812427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31411862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      10583285                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         21505050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32088335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      21182720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42317477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63500197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      4099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332042000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34322                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31670                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    121391000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               172091000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47886.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67886.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       964                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 32028                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                33286                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    966                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.183673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.999370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.130194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            16      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          217     27.68%     29.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           17      2.17%     31.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           15      1.91%     33.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           15      1.91%     35.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           11      1.40%     37.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           12      1.53%     38.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           19      2.42%     41.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          462     58.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.956710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.895901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           228     98.70%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.87%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.731602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.388486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    132.444695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            230     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  81120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1013440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  194515                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               198704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6192234500                       # Total gap between requests
system.mem_ctrls.avgGap                      91747.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2253                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        16588                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 10598788.257746664807                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 363832.733189651975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 10474765.381985612214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2678764.925943163224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        33298                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    159401000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12690000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    868236000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 150317423826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77680.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data       394.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    423943.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   4514307.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              1403010                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         737587.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2981160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5779800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         38567100                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33657753                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     177377143.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       260503553.399999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         42.068229                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5396552500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    207350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    589615500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        66813                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        66813                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   4426614000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   4426614000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66253.782946                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66253.782946                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        66813                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        66813                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   4426614000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   4426614000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66253.782946                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66253.782946                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        66224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        66224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   1474830000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1474830000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 22270.324958                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 22270.324958                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        32760                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        32760                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   1474830000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1474830000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 45019.230769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 45019.230769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6193518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 6193521000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   6769                       # Simulator instruction rate (inst/s)
host_mem_usage                                5181244                       # Number of bytes of host memory used
host_op_rate                                     7073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.94                       # Real time elapsed on the host
host_tick_rate                               56842754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      737390                       # Number of instructions simulated
sim_ops                                        770554                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006192                       # Number of seconds simulated
sim_ticks                                  6192409000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.338314                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   83655                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               100380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 34                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               200                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             81596                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              26                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               23                       # Number of indirect misses.
system.cpu.branchPred.lookups                  133562                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16654                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            8                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4525406                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   505781                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               150                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     130490                       # Number of branches committed
system.cpu.commit.bw_lim_events                    56                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               3                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            6155                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               737353                       # Number of instructions committed
system.cpu.commit.committedOps                 770508                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5149100                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.149639                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.598160                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4707781     91.43%     91.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       260496      5.06%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       114941      2.23%     98.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        16516      0.32%     99.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16469      0.32%     99.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        32798      0.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6           33      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           10      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           56      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5149100                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16436                       # Number of function calls committed.
system.cpu.commit.int_insts                    689296                       # Number of committed integer instructions.
system.cpu.commit.loads                         32766                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           704268     91.40%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               2      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     91.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           32766      4.25%     95.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33472      4.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            770508                       # Class of committed instruction
system.cpu.commit.refs                          66238                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      737353                       # Number of Instructions Simulated
system.cpu.committedOps                        770508                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              16.796321                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        16.796321                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               3246305                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                    50                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                83225                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 776999                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1789938                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    101546                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    152                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   168                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 12007                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      133562                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     66813                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3343880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   165                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         744791                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                 3579                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                     404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010784                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1802287                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             100312                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.060137                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5149948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.151182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.998107                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5007891     97.24%     97.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10423      0.20%     97.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     8041      0.16%     97.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40445      0.79%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      291      0.01%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                       52      0.00%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16507      0.32%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      113      0.00%     98.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    66185      1.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5149948                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         7234870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  153                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   132567                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.119155                       # Inst execution rate
system.cpu.iew.exec_refs                       768622                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      33686                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3041165                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 33759                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  8                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                34121                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              776692                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                734936                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                24                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1475708                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     63                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 33761                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    152                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 33873                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       702170                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          994                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          649                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          106                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             47                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    837462                       # num instructions consuming a value
system.cpu.iew.wb_count                        773538                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.528521                       # average fanout of values written-back
system.cpu.iew.wb_producers                    442616                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.062459                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1475708                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1595458                       # number of integer regfile reads
system.cpu.int_regfile_writes                  493505                       # number of integer regfile writes
system.cpu.ipc                               0.059537                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.059537                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 1      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                707088     47.91%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     47.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               734941     49.80%     97.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               33698      2.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1475732                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      161142                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.109195                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       4      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 161027     99.93%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   111      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1636873                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            8262572                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       773538                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            782874                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     776684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1475732                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            6182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        14663                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5149948                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.286553                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.895136                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             4512316     87.62%     87.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              270614      5.25%     92.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106814      2.07%     94.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65973      1.28%     96.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              177674      3.45%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16483      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  61      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  10      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5149948                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.119157                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                33759                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               34121                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6220909                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                         12384818                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3173754                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                998294                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  52769                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1794020                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  28517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3371925                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 776758                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1002579                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    109425                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   8855                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    152                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 69372                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     4283                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           973606                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3225                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  4                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     84572                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              4                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      5925692                       # The number of ROB reads
system.cpu.rob.rob_writes                     1554175                       # The number of ROB writes
system.cpu.timesIdled                           83277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              99573                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             99574                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             33464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            33464                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       133627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       132448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                266075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4276096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       263606                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4539702                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133067                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133067    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133067                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           83279799                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49492000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         100221000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              100598                       # Transaction distribution
system.membus.trans_dist::ReadResp             100598                       # Transaction distribution
system.membus.trans_dist::WriteReq              34488                       # Transaction distribution
system.membus.trans_dist::WriteResp             34488                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port       134324                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       130884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave          694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       266072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 270172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          332                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port      4276840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       262047                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave          347                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4539574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4670746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            136144                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  136144    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              136144                       # Request fanout histogram
system.membus.reqLayer6.occupancy           131173790                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy              597499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              166000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            84077437                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            6917500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          433052500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.0                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         1026                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         1024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         1024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.membus.slave[4]         4100                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.membus.slave[4]       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         3995                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         3995    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         3995                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      9105500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      6153000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.acctest.spm.bytes_read::.acctest.convolution.system.acctest.convolution      3215648                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::.acctest.dma        65536                       # Number of bytes read from this memory
system.acctest.spm.bytes_read::total          3281184                       # Number of bytes read from this memory
system.acctest.spm.bytes_written::.acctest.convolution.system.acctest.convolution        65536                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::.acctest.dma        65636                       # Number of bytes written to this memory
system.acctest.spm.bytes_written::total        131172                       # Number of bytes written to this memory
system.acctest.spm.num_reads::.acctest.convolution.system.acctest.convolution       803912                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::.acctest.dma         2048                       # Number of read requests responded to by this memory
system.acctest.spm.num_reads::total            805960                       # Number of read requests responded to by this memory
system.acctest.spm.num_writes::.acctest.convolution.system.acctest.convolution        16384                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::.acctest.dma         2052                       # Number of write requests responded to by this memory
system.acctest.spm.num_writes::total            18436                       # Number of write requests responded to by this memory
system.acctest.spm.bw_read::.acctest.convolution.system.acctest.convolution    519288697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::.acctest.dma     10583280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_read::total           529871977                       # Total read bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.convolution.system.acctest.convolution     10583280                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::.acctest.dma     10599429                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_write::total           21182709                       # Write bandwidth from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.convolution.system.acctest.convolution    529871977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::.acctest.dma     21182709                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.spm.bw_total::total          551054686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         2313                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         2134                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         2134                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.dma.pio          624                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total          694                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.spm.port         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total         8200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         8894                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution.pio           35                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.dma.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total          347                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.spm.port       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total       131172                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       131519                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        70500                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy     10265052                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy       526001                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy       612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer2.occupancy      8196000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer2.utilization          0.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      4275968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          872                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      4276840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      4275968                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      4275968                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        66812                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          350                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        67162                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    690517697                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       140818                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      690658514                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    690517697                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    690517697                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    690517697                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       140818                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     690658514                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        66813                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        66224                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       133037                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu.inst   3390918999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data   1065328000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   4456246999                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50752.383503                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 16086.735927                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 33496.298015                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        66813                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data        32760                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        99573                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst   3390918999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data   1065328000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   4456246999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50752.383503                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 32519.169719                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 44753.567724                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                            0                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.tag_accesses                         0                       # Number of tag accesses
system.l2.tags.data_accesses                        0                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma        65636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         128879                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             194515                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.acctest.dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data       133168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          198704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma         1026                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           32144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data          33298                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34322                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma       10599429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20812417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31411846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.dma      10583280                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         21505039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32088320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma      21182709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42317457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63500166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.acctest.dma::samples      4099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003332042000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          231                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          231                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38137                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34322                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34205                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    35346                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  31670                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 29151                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    121391000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12675000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               172091000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47886.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67886.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       964                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2349                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                    36                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                 32028                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                    87                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  2051                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   12                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                33286                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 2048                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    966                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.183673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.999370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.130194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63            16      2.04%      2.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          217     27.68%     29.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           17      2.17%     31.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           15      1.91%     33.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           15      1.91%     35.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           11      1.40%     37.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           12      1.53%     38.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           19      2.42%     41.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575          462     58.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          784                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      10.956710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    148.895901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           228     98.70%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.87%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      26.731602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.388486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    132.444695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            230     99.57%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2016-2047            1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           231                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  81120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1013440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  194515                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               198704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        31.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6192234500                       # Total gap between requests
system.mem_ctrls.avgGap                      91747.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma        65632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         2253                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.acctest.dma        64864                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu.data        16588                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.dma 10598783.123013999313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 363832.556925745681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.dma 10474760.307337580249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu.data 2678763.628177660517                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma         2052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        32153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data        33298                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma    159401000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12690000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.dma    868236000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu.data 150317423826                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     77680.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data       394.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.dma    423943.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data   4514307.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy              1403010                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         737587.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2981160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            5779800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy         38567100                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33657864                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     177377143.199998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       260503664.399999                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         42.068227                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5396552500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    207350000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    589618500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  83                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 83                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      332                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               166000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        66813                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        66813                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   4426614000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   4426614000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66253.782946                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66253.782946                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        66813                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        66813                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   4426614000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   4426614000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66253.782946                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66253.782946                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        66224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        66224                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data   1474830000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1474830000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 22270.324958                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 22270.324958                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data        32760                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total        32760                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data   1474830000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1474830000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 45019.230769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 45019.230769                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        33464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6193521000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses

---------- End Simulation Statistics   ----------
