Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/ise/ise_projs/T4/T4_proj3/t4proj3/CPU_tb_isim_beh.exe" -prj "/home/ise/ise_projs/T4/T4_proj3/t4proj3/CPU_tb_beh.prj" "work.CPU_tb" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj3/t4proj3/mult_div.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj3/t4proj3/MIPS_S_Sim.vhd" into library work
Parsing VHDL file "/home/ise/ise_projs/T4/T4_proj3/t4proj3/MIPS_S_Sim_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98292 KB
Fuse CPU Usage: 2320 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package aux_functions
Compiling package p_mips_s
Compiling architecture ram_mem of entity RAM_mem [\RAM_mem(('0','0','0','1','0','0...]
Compiling architecture ram_mem of entity RAM_mem [\RAM_mem(('0','0','0','0','0','0...]
Compiling package std_logic_signed
Compiling architecture reg32bits of entity reg32bits [\reg32bits(('0','0','0','0','0',...]
Compiling architecture reg32bits of entity reg32bits [reg32bits_default]
Compiling architecture control_unit of entity control_unit [control_unit_default]
Compiling architecture reg32bits of entity reg32bits [\reg32bits(('0','0','0','1','0',...]
Compiling architecture reg_bank of entity reg_bank [reg_bank_default]
Compiling architecture alu of entity alu [alu_default]
Compiling architecture divider of entity divider [divider_default]
Compiling architecture multiplier of entity multiplier [multiplier_default]
Compiling architecture datapath of entity datapath [datapath_default]
Compiling architecture mips_s of entity MIPS_S [mips_s_default]
Compiling architecture cpu_tb of entity cpu_tb
Time Resolution for simulation is 1ps.
Compiled 33 VHDL Units
Built simulation executable /home/ise/ise_projs/T4/T4_proj3/t4proj3/CPU_tb_isim_beh.exe
Fuse Memory Usage: 122072 KB
Fuse CPU Usage: 3140 ms
GCC CPU Usage: 610 ms
