

================================================================
== Vitis HLS Report for 'expandKey'
================================================================
* Date:           Wed Apr 17 16:02:25 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44  |expandKey_Pipeline_VITIS_LOOP_227_1  |       18|       34|  0.180 us|  0.340 us|   18|   34|       no|
        |grp_expandKey_Pipeline_expandKeyLoop_fu_56     |expandKey_Pipeline_expandKeyLoop     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     477|    854|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|       7|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     484|    954|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44  |expandKey_Pipeline_VITIS_LOOP_227_1  |        0|   0|   15|   74|    0|
    |grp_expandKey_Pipeline_expandKeyLoop_fu_56     |expandKey_Pipeline_expandKeyLoop     |        2|   0|  462|  780|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        2|   0|  477|  854|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------+----------+----+---+----+------------+------------+
    |  Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+----+---+----+------------+------------+
    |cmp17_fu_70_p2  |      icmp|   0|  0|  10|           6|           7|
    +----------------+----------+----+---+----+------------+------------+
    |Total           |          |   0|  0|  10|           6|           7|
    +----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |expandedKey_address0  |  14|          3|    8|         24|
    |expandedKey_ce0       |  14|          3|    1|          3|
    |expandedKey_ce1       |   9|          2|    1|          2|
    |expandedKey_d0        |  14|          3|    8|         24|
    |expandedKey_we0       |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  90|         19|   20|         61|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |cmp17_reg_93                                                |  1|   0|    1|          0|
    |grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44_ap_start_reg  |  1|   0|    1|          0|
    |grp_expandKey_Pipeline_expandKeyLoop_fu_56_ap_start_reg     |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  7|   0|    7|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        expandKey|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        expandKey|  return value|
|expandedKey_address0   |  out|    8|   ap_memory|      expandedKey|         array|
|expandedKey_ce0        |  out|    1|   ap_memory|      expandedKey|         array|
|expandedKey_we0        |  out|    1|   ap_memory|      expandedKey|         array|
|expandedKey_d0         |  out|    8|   ap_memory|      expandedKey|         array|
|expandedKey_q0         |   in|    8|   ap_memory|      expandedKey|         array|
|expandedKey_address1   |  out|    8|   ap_memory|      expandedKey|         array|
|expandedKey_ce1        |  out|    1|   ap_memory|      expandedKey|         array|
|expandedKey_q1         |   in|    8|   ap_memory|      expandedKey|         array|
|key_array128_address0  |  out|   11|   ap_memory|     key_array128|         array|
|key_array128_ce0       |  out|    1|   ap_memory|     key_array128|         array|
|key_array128_q0        |   in|    8|   ap_memory|     key_array128|         array|
|key                    |   in|   11|     ap_none|              key|        scalar|
|size                   |   in|    6|     ap_none|             size|        scalar|
|expandedKeySize        |   in|    8|     ap_none|  expandedKeySize|        scalar|
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.89>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%size_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %size"   --->   Operation 5 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%key_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %key"   --->   Operation 6 'read' 'key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (4.89ns)   --->   "%call_ln0 = call void @expandKey_Pipeline_VITIS_LOOP_227_1, i6 %size_read, i11 %key_read, i8 %key_array128, i8 %expandedKey"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 4.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @expandKey_Pipeline_VITIS_LOOP_227_1, i6 %size_read, i11 %key_read, i8 %key_array128, i8 %expandedKey"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.01>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%expandedKeySize_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %expandedKeySize"   --->   Operation 9 'read' 'expandedKeySize_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (1.42ns)   --->   "%cmp17 = icmp_eq  i6 %size_read, i6 32"   --->   Operation 10 'icmp' 'cmp17' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 11 [2/2] (1.58ns)   --->   "%call_ln0 = call void @expandKey_Pipeline_expandKeyLoop, i6 %size_read, i8 %expandedKeySize_read, i8 %expandedKey, i1 %cmp17, i8 %sbox, i8 %Rcon"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @expandKey_Pipeline_expandKeyLoop, i6 %size_read, i8 %expandedKeySize_read, i8 %expandedKey, i1 %cmp17, i8 %sbox, i8 %Rcon"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln267 = ret" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:267]   --->   Operation 13 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ expandedKey]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ key_array128]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expandedKeySize]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
size_read            (read) [ 00111]
key_read             (read) [ 00100]
call_ln0             (call) [ 00000]
expandedKeySize_read (read) [ 00001]
cmp17                (icmp) [ 00001]
call_ln0             (call) [ 00000]
ret_ln267            (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="expandedKey">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKey"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key_array128">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_array128"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="expandedKeySize">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandedKeySize"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sbox">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Rcon">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandKey_Pipeline_VITIS_LOOP_227_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expandKey_Pipeline_expandKeyLoop"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="size_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="6" slack="0"/>
<pin id="28" dir="0" index="1" bw="6" slack="0"/>
<pin id="29" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="key_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="11" slack="0"/>
<pin id="34" dir="0" index="1" bw="11" slack="0"/>
<pin id="35" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="expandedKeySize_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="expandedKeySize_read/3 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="0" index="2" bw="11" slack="0"/>
<pin id="48" dir="0" index="3" bw="8" slack="0"/>
<pin id="49" dir="0" index="4" bw="8" slack="0"/>
<pin id="50" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_expandKey_Pipeline_expandKeyLoop_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="2"/>
<pin id="59" dir="0" index="2" bw="8" slack="0"/>
<pin id="60" dir="0" index="3" bw="8" slack="0"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="0" index="5" bw="8" slack="0"/>
<pin id="63" dir="0" index="6" bw="8" slack="0"/>
<pin id="64" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cmp17_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="2"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp17/3 "/>
</bind>
</comp>

<comp id="76" class="1005" name="size_read_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="1"/>
<pin id="78" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="83" class="1005" name="key_read_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="1"/>
<pin id="85" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="key_read "/>
</bind>
</comp>

<comp id="88" class="1005" name="expandedKeySize_read_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="1"/>
<pin id="90" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expandedKeySize_read "/>
</bind>
</comp>

<comp id="93" class="1005" name="cmp17_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="14" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="16" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="20" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="26" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="53"><net_src comp="32" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="38" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="10" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="75"><net_src comp="70" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="79"><net_src comp="26" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="81"><net_src comp="76" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="82"><net_src comp="76" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="86"><net_src comp="32" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="87"><net_src comp="83" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="91"><net_src comp="38" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="96"><net_src comp="70" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="97"><net_src comp="93" pin="1"/><net_sink comp="56" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expandedKey | {1 2 3 4 }
	Port: sbox | {}
	Port: Rcon | {}
 - Input state : 
	Port: expandKey : expandedKey | {3 4 }
	Port: expandKey : key_array128 | {1 2 }
	Port: expandKey : key | {1 }
	Port: expandKey : size | {1 }
	Port: expandKey : expandedKeySize | {3 }
	Port: expandKey : sbox | {3 4 }
	Port: expandKey : Rcon | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit                |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|
|   call   | grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 |  1.588  |    23   |    45   |
|          |   grp_expandKey_Pipeline_expandKeyLoop_fu_56  | 11.5543 |   583   |   711   |
|----------|-----------------------------------------------|---------|---------|---------|
|   icmp   |                  cmp17_fu_70                  |    0    |    0    |    10   |
|----------|-----------------------------------------------|---------|---------|---------|
|          |              size_read_read_fu_26             |    0    |    0    |    0    |
|   read   |              key_read_read_fu_32              |    0    |    0    |    0    |
|          |        expandedKeySize_read_read_fu_38        |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|
|   Total  |                                               | 13.1423 |   606   |   766   |
|----------|-----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        cmp17_reg_93       |    1   |
|expandedKeySize_read_reg_88|    8   |
|      key_read_reg_83      |   11   |
|      size_read_reg_76     |    6   |
+---------------------------+--------+
|           Total           |   26   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
| grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 |  p1  |   2  |   6  |   12   ||    9    |
| grp_expandKey_Pipeline_VITIS_LOOP_227_1_fu_44 |  p2  |   2  |  11  |   22   ||    9    |
|   grp_expandKey_Pipeline_expandKeyLoop_fu_56  |  p2  |   2  |   8  |   16   ||    9    |
|   grp_expandKey_Pipeline_expandKeyLoop_fu_56  |  p4  |   2  |   1  |    2   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   52   ||  6.352  ||    36   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   13   |   606  |   766  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |   26   |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   632  |   802  |
+-----------+--------+--------+--------+
