\newacronym{ai}{AI}{abstract interpretation}
\newacronym{alap}{ALAP}{as-late-as-possible}
\newacronym{alm}{ALM}{adaptive logic module}
\newacronym{asap}{ASAP}{as-soon-as-possible}
\newacronym{asic}{ASIC}{application-specific integrated circuit}
\newacronym{bb}{BB}{basic block}
\newacronym{cdfg}{CDFG}{control/data-flow graph}
\newacronym{cfg}{CFG}{control-flow graph}
\newacronym{cnn}{CNN}{convolutional neural network}
\newacronym{cpo}{CPO}{complete partial order}
\newacronym{cpu}{CPU}{central processing unit}
\newacronym{dag}{DAG}{directed acyclic graph}
\newacronym{dfa}{DFA}{data-flow analysis}
\newacronym{dfg}{DFG}{data-flow graph}
\newacronym{dsa}{DSA}{dynamic single assignment}
\newacronym{dsp}{DSP}{digital signal processing}
\newacronym{eb}{EB}{expression balancing}
\newacronym{eda}{EDA}{electronic design automation}
\newacronym{eeg}{EEG}{equivalent expression generator}
\newacronym{epeg}{E-PEG}{\acrlong{peg} with equivalent structures}
\newacronym{fpga}{FPGA}{field-programmable gate array}
\newacronym{gcc}{GCC}{GNU Compiler Collection}
\newacronym{gmp}{GMP}{GNU Multiple Precision Arithmetic Library}
\newacronym{gpu}{GPU}{general-purpose graphics processing unit}
\newacronym{hdl}{HDL}{hardware description language}
\newacronym{hll}{HLL}{high-level language}
\newacronym{hls}{HLS}{high-level synthesis}
\newacronym{ia}{IA}{interval arithmetic}
\newacronym{iir}{IIR}{infinite impulse response}
\newacronym{ii}{II}{initiation interval}
\newacronym{ilp}{ILP}{integer linear programming}
\newacronym{ims}{IMS}{iterative modulo scheduling}
\newacronym{ir}{IR}{intermediate representation}
\newacronym{lab}{LAB}{logic array block}
\newacronym{lfp}{LFP}{least fixpoint}
\newacronym{li}{LI}{loop invariant}
\newacronym{llvmir}{LLIR}{\acrlong{llvm} \acrlong{ir}}
\newacronym{llvm}{LLVM}{low-level virtual machine}
\newacronym{lut}{LUT}{look-up table}
\newacronym{ma}{MA}{metasemantic analysis}
\newacronym{mii}{MII}{minimum \acrlong{ii}}
\newacronym{mir}{MIR}{metasemantic intermediate representation}
\newacronym{mlab}{MLAB}{memory \acrlong{lab}}
\newacronym{mpfr}{MPFR}{GNU Multiple Precision Floating-Point Reliable Library}
\newacronym{mrt}{MRT}{modulo reservation table}
\newacronym{peg}{PEG}{program expression graph}
\newacronym{pid}{PID}{proportional–integral–derivative}
\newacronym{ram}{RAM}{random access memory}
\newacronym{raw}{RAW}{read after write}
\newacronym{recmii}{RecMII}{recurrence-constrained \acrlong{mii}}
\newacronym{resmii}{ResMII}{resource-constrained \acrlong{mii}}
\newacronym{rtl}{RTL}{register-transfer level}
\newacronym{sdc}{SDC}{systems of difference constraints}
\newacronym{smt}{SMT}{satisfiability modulo theory}
\newacronym{ssa}{SSA}{static single assignment}
\newacronym{tflops}{TFLOPS}{tera floating-point operations per second}
\newacronym{vhls}{VHLS}{Vivado \acrlong{hls}}
\newacronym{vliw}{VLIW}{very long instruction word}
\newacronym{xst}{XST}{Xilinx Synthesis Technology}
