<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Jan 24 18:32:44 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="versal" BOARD="xilinx.com:vek280:part0:1.2" DEVICE="xcve2802" NAME="extended_phy_layer" PACKAGE="vsvh1760" SPEEDGRADE="-2MP"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="2" NAME="INTF0_RX0_ch_rxbufstatus_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxbufstatus">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxbufstatus"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxbyteisaligned_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxbyteisaligned">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxbyteisaligned"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxbyterealign_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxbyterealign">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxbyterealign"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxcdrhold_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxcdrhold_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxcdrhold"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxcdrovrden_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxcdrovrden_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxcdrovrden"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcomsasdet_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxcomsasdet">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxcomsasdet"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="INTF0_RX0_ch_rxctrl0_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxctrl0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="INTF0_RX0_ch_rxctrl1_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxctrl1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="INTF0_RX0_ch_rxctrl2_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxctrl2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="INTF0_RX0_ch_rxctrl3_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxctrl3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="127" NAME="INTF0_RX0_ch_rxdata_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="INTF0_RX0_ch_rxdatavalid_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxdatavalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxdatavalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="INTF0_RX0_ch_rxpd_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxpd_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxpolarity_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxpolarity_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxpolarity"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="INTF0_RX0_ch_rxrate_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxrate_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX0_ch_rxrate"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="INTF0_RX_clr_out_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX_clr_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX_clr_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="INTF0_RX_clrb_leaf_out_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX_clrb_leaf_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_RX_clrb_leaf_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="INTF0_TX0_ch_txbufstatus_0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_TX0_ch_txbufstatus">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txbufstatus"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="INTF0_TX0_ch_txctrl0_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txctrl0_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txctrl0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="INTF0_TX0_ch_txctrl1_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txctrl1_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txctrl1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="INTF0_TX0_ch_txctrl2_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txctrl2_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txctrl2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="127" NAME="INTF0_TX0_ch_txdata" RIGHT="0" SIGIS="data" SIGNAME="External_Ports_INTF0_TX0_ch_txdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="INTF0_TX0_ch_txpd_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txpd_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txpd"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="INTF0_TX0_ch_txrate_0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txrate_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX0_ch_txrate"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="INTF0_TX_clr_out_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_TX_clr_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX_clr_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="INTF0_TX_clrb_leaf_out_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_TX_clrb_leaf_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_TX_clrb_leaf_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="INTF0_rst_all_in_0" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_all_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_all_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="INTF0_rst_rx_datapath_in_0" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_rx_datapath_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_rx_datapath_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="INTF0_rst_rx_done_out_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_rst_rx_done_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_rx_done_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="INTF0_rst_rx_pll_and_datapath_in_0" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_rx_pll_and_datapath_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_rx_pll_and_datapath_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="INTF0_rst_tx_datapath_in_0" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_tx_datapath_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_tx_datapath_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="INTF0_rst_tx_done_out_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_rst_tx_done_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_tx_done_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="INTF0_rst_tx_pll_and_datapath_in_0" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_tx_pll_and_datapath_in_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="INTF0_rst_tx_pll_and_datapath_in"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="QUAD0_GTREFCLK0_0" SIGIS="clk" SIGNAME="External_Ports_QUAD0_GTREFCLK0_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_GTREFCLK0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="QUAD0_GT_DEBUG_0_gpi" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_gpi">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_gpi"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="QUAD0_GT_DEBUG_0_gpo" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_gpo">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_gpo"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QUAD0_RX0_outclk_0" SIGIS="gt_outclk" SIGNAME="gtwiz_versal_0_QUAD0_RX0_outclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_RX0_outclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" NAME="QUAD0_RX0_usrclk_0" SIGIS="gt_usrclk" SIGNAME="External_Ports_QUAD0_RX0_usrclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_RX0_usrclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QUAD0_TX0_outclk_0" SIGIS="gt_outclk" SIGNAME="gtwiz_versal_0_QUAD0_TX0_outclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_TX0_outclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="156250000" DIR="I" NAME="QUAD0_TX0_usrclk_0" SIGIS="gt_usrclk" SIGNAME="External_Ports_QUAD0_TX0_usrclk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_TX0_usrclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="QUAD0_hsclk0_lcplllock_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_hsclk0_lcplllock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_hsclk0_lcplllock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="Quad0_CH0_DEBUG_0_ch_loopback" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_ch0_loopback">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_ch0_loopback"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="Quad0_GT_Serial_0_grx_n" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_rxn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_rxn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="Quad0_GT_Serial_0_grx_p" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_rxp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_rxp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Quad0_GT_Serial_0_gtx_n" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_txn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_txn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="Quad0_GT_Serial_0_gtx_p" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_txp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="QUAD0_txp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="gtpowergood_0" SIGIS="undef" SIGNAME="gtwiz_versal_0_gtpowergood">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="gtpowergood"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gtwiz_freerun_clk_0" SIGIS="clk" SIGNAME="External_Ports_gtwiz_freerun_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="gtwiz_versal_0" PORT="gtwiz_freerun_clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_QUAD0_GT_DEBUG_0" NAME="QUAD0_GT_DEBUG_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="gpi" PHYSICAL="QUAD0_GT_DEBUG_0_gpi"/>
        <PORTMAP LOGICAL="gpo" PHYSICAL="QUAD0_GT_DEBUG_0_gpo"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_Quad0_CH0_DEBUG_0" NAME="Quad0_CH0_DEBUG_0" TYPE="TARGET">
      <PORTMAPS>
        <PORTMAP LOGICAL="ch_loopback" PHYSICAL="Quad0_CH0_DEBUG_0_ch_loopback"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="gtwiz_versal_0_Quad0_GT_Serial" NAME="Quad0_GT_Serial_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="GRX_N" PHYSICAL="Quad0_GT_Serial_0_grx_n"/>
        <PORTMAP LOGICAL="GRX_P" PHYSICAL="Quad0_GT_Serial_0_grx_p"/>
        <PORTMAP LOGICAL="GTX_N" PHYSICAL="Quad0_GT_Serial_0_gtx_n"/>
        <PORTMAP LOGICAL="GTX_P" PHYSICAL="Quad0_GT_Serial_0_gtx_p"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="0" FULLNAME="/gtwiz_versal_0" HWVERSION="1.0" INSTANCE="gtwiz_versal_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="gtwiz_versal" VLNV="xilinx.com:ip:gtwiz_versal:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="https://www.xilinx.com/cgi-bin/docs/ipdoc?c=gtwiz_versal;v=v1_0;d=pg442-gtwiz-versal.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_Component_Name" VALUE="extended_phy_layer_gtwiz_versal_0_0"/>
        <PARAMETER NAME="INTF0_CHANNEL_MAPING" VALUE="INTF0_RX0 QUAD0_RX0 INTF0_TX0 QUAD0_TX0"/>
        <PARAMETER NAME="INTF0_LANE_MAPING" VALUE="INTF0 {QUAD0_RX0 QUAD0_TX0}"/>
        <PARAMETER NAME="INTF1_CHANNEL_MAPING" VALUE="INTF1_RX0 QUAD0_RX0 INTF1_RX1 QUAD0_RX1 INTF1_RX2 QUAD0_RX2 INTF1_RX3 QUAD0_RX3 INTF1_TX0 QUAD0_TX0 INTF1_TX1 QUAD0_TX1 INTF1_TX2 QUAD0_TX2 INTF1_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF1_LANE_MAPING" VALUE="INTF1 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF2_CHANNEL_MAPING" VALUE="INTF2_RX0 QUAD0_RX0 INTF2_RX1 QUAD0_RX1 INTF2_RX2 QUAD0_RX2 INTF2_RX3 QUAD0_RX3 INTF2_TX0 QUAD0_TX0 INTF2_TX1 QUAD0_TX1 INTF2_TX2 QUAD0_TX2 INTF2_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF2_LANE_MAPING" VALUE="INTF2 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF3_CHANNEL_MAPING" VALUE="INTF3_RX0 QUAD0_RX0 INTF3_RX1 QUAD0_RX1 INTF3_RX2 QUAD0_RX2 INTF3_RX3 QUAD0_RX3 INTF3_TX0 QUAD0_TX0 INTF3_TX1 QUAD0_TX1 INTF3_TX2 QUAD0_TX2 INTF3_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF3_LANE_MAPING" VALUE="INTF3 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF4_CHANNEL_MAPING" VALUE="INTF4_RX0 QUAD0_RX0 INTF4_RX1 QUAD0_RX1 INTF4_RX2 QUAD0_RX2 INTF4_RX3 QUAD0_RX3 INTF4_TX0 QUAD0_TX0 INTF4_TX1 QUAD0_TX1 INTF4_TX2 QUAD0_TX2 INTF4_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF4_LANE_MAPING" VALUE="INTF4 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF5_CHANNEL_MAPING" VALUE="INTF5_RX0 QUAD0_RX0 INTF5_RX1 QUAD0_RX1 INTF5_RX2 QUAD0_RX2 INTF5_RX3 QUAD0_RX3 INTF5_TX0 QUAD0_TX0 INTF5_TX1 QUAD0_TX1 INTF5_TX2 QUAD0_TX2 INTF5_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF5_LANE_MAPING" VALUE="INTF5 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF6_CHANNEL_MAPING" VALUE="INTF6_RX0 QUAD0_RX0 INTF6_RX1 QUAD0_RX1 INTF6_RX2 QUAD0_RX2 INTF6_RX3 QUAD0_RX3 INTF6_TX0 QUAD0_TX0 INTF6_TX1 QUAD0_TX1 INTF6_TX2 QUAD0_TX2 INTF6_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF6_LANE_MAPING" VALUE="INTF6 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF7_CHANNEL_MAPING" VALUE="INTF7_RX0 QUAD0_RX0 INTF7_RX1 QUAD0_RX1 INTF7_RX2 QUAD0_RX2 INTF7_RX3 QUAD0_RX3 INTF7_TX0 QUAD0_TX0 INTF7_TX1 QUAD0_TX1 INTF7_TX2 QUAD0_TX2 INTF7_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF7_LANE_MAPING" VALUE="INTF7 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF_CHANNEL_NUMBERING" VALUE="QUAD0_RX0 0 QUAD0_TX0 0"/>
        <PARAMETER NAME="INTF_LANE_MAP_LIST" VALUE="QUAD0_RX0 QUAD0_TX0"/>
        <PARAMETER NAME="INTF_PARENT_PIN_LIST" VALUE="QUAD0_RX0 {{}} QUAD0_TX0 {{}}"/>
        <PARAMETER NAME="INTF_QUAD_MAP_CKECK"/>
        <PARAMETER NAME="IS_KSB" VALUE="false"/>
        <PARAMETER NAME="QUAD0_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}}"/>
        <PARAMETER NAME="QUAD0_INTF_LANESEL_DICT" VALUE="INTF0 {{RX0 TX0}} unconnected {{RX1 RX2 RX3 TX1 TX2 TX3}}"/>
        <PARAMETER NAME="QUAD0_LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1 tx 0 rxrate PROT0.D1 rx 0}"/>
        <PARAMETER NAME="QUAD0_LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="QUAD0_LANE_SEL_DICT" VALUE="PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD0_MSTCLK_SRC_DICT" VALUE="TX 1,0,0,0 RX 1,0,0,0"/>
        <PARAMETER NAME="QUAD0_PACK"/>
        <PARAMETER NAME="QUAD0_PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD0_REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1"/>
        <PARAMETER NAME="QUAD0_RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD0_RX1_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="QUAD0_RX2_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="QUAD0_RX3_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="QUAD0_TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD0_TX1_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="QUAD0_TX2_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="QUAD0_TX3_LANE_SEL" VALUE="unconnected"/>
        <PARAMETER NAME="QUAD1_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD1_INTF_LANESEL_DICT" VALUE="INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD1_LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="QUAD1_LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="QUAD1_LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD1_MSTCLK_SRC_DICT" VALUE="TX {1,0,0,0,} RX {1,0,0,0,} "/>
        <PARAMETER NAME="QUAD1_PACK"/>
        <PARAMETER NAME="QUAD1_PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD1_REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD1_RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD1_TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD2_INTF_LANESEL_DICT" VALUE="INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD2_LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="QUAD2_LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="QUAD2_LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD2_MSTCLK_SRC_DICT" VALUE="TX {1,0,0,0,} RX {1,0,0,0,} "/>
        <PARAMETER NAME="QUAD2_PACK"/>
        <PARAMETER NAME="QUAD2_PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD2_REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD2_RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD2_TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD3_INTF_LANESEL_DICT" VALUE="INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD3_LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="QUAD3_LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="QUAD3_LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD3_MSTCLK_SRC_DICT" VALUE="TX {1,0,0,0,} RX {1,0,0,0,} "/>
        <PARAMETER NAME="QUAD3_PACK"/>
        <PARAMETER NAME="QUAD3_PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD3_REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD3_RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD3_TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_COMMON_SETTINGS" VALUE="mode full bonded true LANEUSAGE {PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}}"/>
        <PARAMETER NAME="QUAD4_INTF_LANESEL_DICT" VALUE="INTF0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD4_LANEUSAGE" VALUE="PROT0 {group A rates 0 txrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 tx 0,1,2,3 rxrate PROT0.D1,PROT0.D1,PROT0.D1,PROT0.D1 rx 0,1,2,3}"/>
        <PARAMETER NAME="QUAD4_LANE_SATISFIED" VALUE="1 {}"/>
        <PARAMETER NAME="QUAD4_LANE_SEL_DICT" VALUE="PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}"/>
        <PARAMETER NAME="QUAD4_MSTCLK_SRC_DICT" VALUE="TX {1,0,0,0,} RX {1,0,0,0,} "/>
        <PARAMETER NAME="QUAD4_PACK"/>
        <PARAMETER NAME="QUAD4_PROT0_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT1_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT2_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT3_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT4_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT5_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT6_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_PROT7_SETTINGS" VALUE="LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }"/>
        <PARAMETER NAME="QUAD4_REFCLK_SEL" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD4_RX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_RX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_RX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_RX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_TX0_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_TX1_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_TX2_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="QUAD4_TX3_LANE_SEL" VALUE="PROT0"/>
        <PARAMETER NAME="ANLT" VALUE="false"/>
        <PARAMETER NAME="ANLT_PARAMETERS"/>
        <PARAMETER NAME="APB3_CLK_FREQUENCY" VALUE="100.0"/>
        <PARAMETER NAME="BOARD_PARAMETER"/>
        <PARAMETER NAME="BYPASS_DRC_58G" VALUE="false"/>
        <PARAMETER NAME="CHANNEL_BONDING" VALUE="false"/>
        <PARAMETER NAME="Component_Name" VALUE="extended_phy_layer_gtwiz_versal_0_0"/>
        <PARAMETER NAME="ENABLE_NORTHIN_SOUTHOUT" VALUE="false"/>
        <PARAMETER NAME="ENABLE_NORTHOUT_SOUTHIN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_REG_INTERFACE" VALUE="false"/>
        <PARAMETER NAME="EN_EXDES_PRECHECK_BYPASS" VALUE="false"/>
        <PARAMETER NAME="EN_EXDES_VIO_WRAPPER_TOP" VALUE="false"/>
        <PARAMETER NAME="EN_VIPER_EXDES_BYPASS" VALUE="false"/>
        <PARAMETER NAME="EXAMPLE_SIMULATION" VALUE="true"/>
        <PARAMETER NAME="EXDES_DISABLE_VAL" VALUE="0"/>
        <PARAMETER NAME="GT_TYPE" VALUE="GTYP"/>
        <PARAMETER NAME="HNIC_PIPE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="HNIC_PIPE_PARAMETERS" VALUE="MODE BYPASS IS_TOP_QUAD true PRESET 2x100CAUI-4 NICMAC0 0 NICMAC1 1 NICMAC2 2 NICMAC3 3 NICMAC4 4 NICMAC5 5 NICMAC6 6 NICMAC7 7"/>
        <PARAMETER NAME="INTF0_CHANNEL_MAP" VALUE="INTF0_RX0 QUAD0_RX0 INTF0_TX0 QUAD0_TX0"/>
        <PARAMETER NAME="INTF0_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF0_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF0_GT_SETTINGS" VALUE="LR0_SETTINGS {RX_CB_NUM_SEQ 0 RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_P_ENABLE true RX_DATA_DECODING 8B10B RX_INT_DATA_WIDTH 40 RX_LINE_RATE 6 RX_REFCLK_FREQUENCY 100 RX_SLIDE_MODE PCS TX_DATA_ENCODING 8B10B TX_INT_DATA_WIDTH 40 TX_LINE_RATE 6 TX_REFCLK_FREQUENCY 100 RX_CC_K_0_0 true RX_CC_LEN_SEQ 4 RX_CC_NUM_SEQ 1 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_COMMA_ALIGN_WORD 4 TX_FRACN_OVRD false RX_CC_PERIODICITY 20000 RX_CC_KEEP_IDLE DISABLE}"/>
        <PARAMETER NAME="INTF0_LANE_MAP" VALUE="INTF0 {QUAD0_RX0 QUAD0_TX0}"/>
        <PARAMETER NAME="INTF0_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF0_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF0_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF0_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF0_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF0_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF0_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF0_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 150.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 true RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 4 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 1 RX_CC_PERIODICITY 20000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000001111111000111111100110011100011111100 RX_CC_VAL_0_0 11111100 RX_CC_VAL_0_1 11001110 RX_CC_VAL_0_2 01111111 RX_CC_VAL_0_3 01111111 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 4 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0001111111 RX_COMMA_M_ENABLE true RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE true RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING 8B10B RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 40 RX_JTOL_FC 3.5992801 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 6 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 100 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE PCS RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 150.000000 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING 8B10B TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 40 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 6 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 100 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF1_CHANNEL_MAP" VALUE="INTF1_RX0 QUAD0_RX0 INTF1_RX1 QUAD0_RX1 INTF1_RX2 QUAD0_RX2 INTF1_RX3 QUAD0_RX3 INTF1_TX0 QUAD0_TX0 INTF1_TX1 QUAD0_TX1 INTF1_TX2 QUAD0_TX2 INTF1_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF1_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF1_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF1_GT_SETTINGS"/>
        <PARAMETER NAME="INTF1_LANE_MAP" VALUE="INTF1 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF1_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF1_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF1_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF1_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF1_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF1_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF1_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF1_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF2_CHANNEL_MAP" VALUE="INTF2_RX0 QUAD0_RX0 INTF2_RX1 QUAD0_RX1 INTF2_RX2 QUAD0_RX2 INTF2_RX3 QUAD0_RX3 INTF2_TX0 QUAD0_TX0 INTF2_TX1 QUAD0_TX1 INTF2_TX2 QUAD0_TX2 INTF2_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF2_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF2_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF2_GT_SETTINGS"/>
        <PARAMETER NAME="INTF2_LANE_MAP" VALUE="INTF2 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF2_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF2_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF2_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF2_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF2_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF2_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF2_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF2_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF3_CHANNEL_MAP" VALUE="INTF3_RX0 QUAD0_RX0 INTF3_RX1 QUAD0_RX1 INTF3_RX2 QUAD0_RX2 INTF3_RX3 QUAD0_RX3 INTF3_TX0 QUAD0_TX0 INTF3_TX1 QUAD0_TX1 INTF3_TX2 QUAD0_TX2 INTF3_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF3_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF3_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF3_GT_SETTINGS"/>
        <PARAMETER NAME="INTF3_LANE_MAP" VALUE="INTF3 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF3_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF3_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF3_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF3_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF3_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF3_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF3_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF3_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF4_CHANNEL_MAP" VALUE="INTF4_RX0 QUAD0_RX0 INTF4_RX1 QUAD0_RX1 INTF4_RX2 QUAD0_RX2 INTF4_RX3 QUAD0_RX3 INTF4_TX0 QUAD0_TX0 INTF4_TX1 QUAD0_TX1 INTF4_TX2 QUAD0_TX2 INTF4_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF4_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF4_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF4_GT_SETTINGS"/>
        <PARAMETER NAME="INTF4_LANE_MAP" VALUE="INTF4 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF4_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF4_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF4_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF4_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF4_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF4_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF4_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF4_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF5_CHANNEL_MAP" VALUE="INTF5_RX0 QUAD0_RX0 INTF5_RX1 QUAD0_RX1 INTF5_RX2 QUAD0_RX2 INTF5_RX3 QUAD0_RX3 INTF5_TX0 QUAD0_TX0 INTF5_TX1 QUAD0_TX1 INTF5_TX2 QUAD0_TX2 INTF5_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF5_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF5_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF5_GT_SETTINGS"/>
        <PARAMETER NAME="INTF5_LANE_MAP" VALUE="INTF5 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF5_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF5_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF5_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF5_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF5_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF5_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF5_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF5_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF6_CHANNEL_MAP" VALUE="INTF6_RX0 QUAD0_RX0 INTF6_RX1 QUAD0_RX1 INTF6_RX2 QUAD0_RX2 INTF6_RX3 QUAD0_RX3 INTF6_TX0 QUAD0_TX0 INTF6_TX1 QUAD0_TX1 INTF6_TX2 QUAD0_TX2 INTF6_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF6_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF6_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF6_GT_SETTINGS"/>
        <PARAMETER NAME="INTF6_LANE_MAP" VALUE="INTF6 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF6_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF6_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF6_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF6_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF6_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF6_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF6_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF6_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF7_CHANNEL_MAP" VALUE="INTF7_RX0 QUAD0_RX0 INTF7_RX1 QUAD0_RX1 INTF7_RX2 QUAD0_RX2 INTF7_RX3 QUAD0_RX3 INTF7_TX0 QUAD0_TX0 INTF7_TX1 QUAD0_TX1 INTF7_TX2 QUAD0_TX2 INTF7_TX3 QUAD0_TX3"/>
        <PARAMETER NAME="INTF7_GT_DIRECTION" VALUE="DUPLEX"/>
        <PARAMETER NAME="INTF7_GT_INTERNAL" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS {NA NA} LR2_SETTINGS {NA NA} LR3_SETTINGS {NA NA} LR4_SETTINGS {NA NA} LR5_SETTINGS {NA NA} LR6_SETTINGS {NA NA} LR7_SETTINGS {NA NA} LR8_SETTINGS {NA NA} LR9_SETTINGS {NA NA} LR10_SETTINGS {NA NA} LR11_SETTINGS {NA NA} LR12_SETTINGS {NA NA} LR13_SETTINGS {NA NA} LR14_SETTINGS {NA NA} LR15_SETTINGS {NA NA}"/>
        <PARAMETER NAME="INTF7_GT_SETTINGS"/>
        <PARAMETER NAME="INTF7_LANE_MAP" VALUE="INTF7 {QUAD0_RX0 QUAD0_RX1 QUAD0_RX2 QUAD0_RX3 QUAD0_TX0 QUAD0_TX1 QUAD0_TX2 QUAD0_TX3}"/>
        <PARAMETER NAME="INTF7_LR0_SETTINGS" VALUE="GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32"/>
        <PARAMETER NAME="INTF7_LR10_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR11_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR12_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR13_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR14_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR15_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR1_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR2_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR3_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR4_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR5_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR6_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR7_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR8_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_LR9_SETTINGS" VALUE="NA NA"/>
        <PARAMETER NAME="INTF7_NO_OF_LANES" VALUE="1"/>
        <PARAMETER NAME="INTF7_OPTIONAL_PORTS" VALUE="0"/>
        <PARAMETER NAME="INTF7_PARENTID" VALUE="undef"/>
        <PARAMETER NAME="INTF7_PCIE_ENABLE" VALUE="false"/>
        <PARAMETER NAME="INTF7_PRESET" VALUE="None"/>
        <PARAMETER NAME="INTF7_TXRX_OPTIONAL_PORTS" VALUE="GT_TYPE GTYP GT_DIRECTION DUPLEX ch_txdata true ch_txbufstatus true ch_txdccdone true ch_gttxreset true ch_txdebugpcsout true ch_txpmaresetdone false ch_txprogdivresetdone true ch_txresetdone true ch_txmstresetdone false ch_txinhibit true ch_txlatclk true ch_txmaincursor true ch_txpcsresetmask true ch_txpd true ch_txpisopd true ch_txpmaresetmask true ch_txpolarity true ch_txpostcursor true ch_txprbsforceerr true ch_txprbssel true ch_txprecursor true ch_txprecursor2 true ch_txprecursor3 true ch_txprogdivreset true ch_txrate true ch_txresetmode true ch_txmstreset false ch_txmstdatapathreset false ch_txuserrdy false ch_txrsv0 true ch_txrsv1 true ch_txperst true ch_txqprbsen true ch_txheader true ch_txsequence true ch_txphalignresetmask true ch_txcominit true ch_txcomsas true ch_txcomwake true ch_txdapicodeovrden true ch_txdapicodereset true ch_txdetectrx true ch_txphdlytstclk true ch_txdlyalignreq true ch_txelecidle true ch_txmldchaindone true ch_txmldchainreq true ch_txoneszeros true ch_txpausedelayalign true ch_txphalignreq true ch_txphdlypd true ch_txphdlyreset true ch_txphsetinitreq true ch_txphshift180 true ch_txpicodeovrden true ch_txpicodereset true ch_txpippmen true ch_txswing true ch_txsyncallin true ch_tx10gstat true ch_txcomfinish true ch_txdlyalignerr true ch_txdlyalignprog true ch_txphaligndone true ch_txphalignerr true ch_txphalignoutrsvd true ch_txphdlyresetdone true ch_txphsetinitdone true ch_txphshift180done true ch_txsyncdone true ch_txctrl0 true ch_txctrl1 true ch_txctrl2 true ch_txdeemph true ch_txmargin true ch_txdiffctrl true ch_txpippmstepsize true ch_txdataextendrsvd true ch_txdapiresetdone true ch_txqpisenn true ch_txqpisenp true ch_txswingouthigh true ch_txswingoutlow true ch_txdapireset true ch_txdapiresetmask true ch_txqpibiasen true ch_txqpiweakpu true ch_txsimplexphystatus true ch_rxbufstatus true ch_rxcdrlock true ch_rxdebugpcsout true ch_rxpmaresetdone false ch_rxprbserr true ch_rxprbslocked true ch_rxcdrhold true ch_rxcdrovrden true ch_rxlatclk true ch_rxpcsresetmask true ch_rxpd true ch_rxperst true ch_rxpmaresetmask true ch_rxpolarity true ch_rxprbscntreset true ch_rxqprbsen true ch_rxrate true ch_rxmstresetdone false ch_rxresetmode true ch_rxmstreset false ch_rxmstdatapathreset false ch_rxrsv0 true ch_rxrsv1 true ch_rxrsv2 true ch_rxuserrdy false ch_rxdata true ch_rx10gstat true ch_rxdatavalid true ch_rxheader true ch_rxchanisaligned true ch_rxchanrealign true ch_rxchbondi true ch_rxchbondo true ch_rxclkcorcnt true ch_rxcominitdet true ch_rxcommadet true ch_rxbyteisaligned true ch_rxbyterealign true ch_rxcomsasdet true ch_rxcomwakedet true ch_rxctrl0 true ch_rxctrl1 true ch_rxctrl2 true ch_rxctrl3 true ch_rxdapicodeovrden true ch_rxdapicodereset true ch_rxdlyalignerr true ch_rxdlyalignprog true ch_rxdlyalignreq true ch_rxelecidle true ch_rxeqtraining true ch_rxfinealigndone true ch_rxgearboxslip true ch_rxheadervalid true ch_rxlpmen true ch_rxmldchaindone true ch_rxmldchainreq true ch_rxmlfinealignreq true ch_rxoobreset true ch_rxosintdone true ch_rxphaligndone true ch_rxphalignerr true ch_rxphalignreq true ch_rxphalignresetmask true ch_rxphdlypd true ch_rxphdlyreset true ch_rxphdlyresetdone true ch_rxphsetinitreq true ch_rxphshift180 true ch_rxphshift180done true ch_rxphsetinitdone true ch_rxslide true ch_rxsliderdy true ch_rxstartofseq true ch_rxstatus true ch_rxsyncallin true ch_rxsyncdone true ch_rxtermination true ch_rxvalid true ch_rxchanbondseq true ch_rxchanbond_busy true ch_rxchanbond_en true ch_rxchanbond_master true ch_rxchanbond_slave true ch_rxchanbond_level true ch_cdrbmcdrreq true ch_cdrfreqos true ch_cdrincpctrl true ch_cdrstepdir true ch_cdrstepsq true ch_cdrstepsx true ch_eyescanreset true ch_eyescantrigger true ch_eyescandataerror true ch_cfokovrdrdy0 true ch_cfokovrdrdy1 true ch_rxdataextendrsvd true ch_rxdccdone true ch_rxosintstarted true ch_rxosintstrobedone true ch_cfokovrdfinish true ch_cfokovrdpulse true ch_cfokovrdstart true ch_refdebugout true ch_rxdapiresetdone true ch_rxpkdet true ch_rxqpisenn true ch_rxqpisenp true ch_rxsimplexphystatus true ch_rxslipdone true ch_dfehold true ch_dfeovrd true ch_rxdapireset true ch_rxdapiresetmask true ch_rxqpien true ch_rxcdrphdone true ch_gtrxreset true ch_rxprogdivresetdone true ch_rxresetdone true ch_rxcdrreset true ch_rxprbscntstop true ch_rxprbssel true ch_rxprogdivreset true ch_rxosintstrobestarted true INTF_LR_SETTINGS {LR0_SETTINGS {GT_DIRECTION DUPLEX GT_TYPE GTYP INS_LOSS_NYQ 20 INTERNAL_PRESET None OOB_ENABLE false PCIE_ENABLE false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 PRESET None RESET_SEQUENCE_INTERVAL 0 RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 RX_64B66B_CRC false RX_64B66B_DECODER false RX_64B66B_DESCRAMBLER false RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_MODE 1 RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RX_CB_DISP_0_0 false RX_CB_DISP_0_1 false RX_CB_DISP_0_2 false RX_CB_DISP_0_3 false RX_CB_DISP_1_0 false RX_CB_DISP_1_1 false RX_CB_DISP_1_2 false RX_CB_DISP_1_3 false RX_CB_K_0_0 false RX_CB_K_0_1 false RX_CB_K_0_2 false RX_CB_K_0_3 false RX_CB_K_1_0 false RX_CB_K_1_1 false RX_CB_K_1_2 false RX_CB_K_1_3 false RX_CB_LEN_SEQ 1 RX_CB_MASK_0_0 false RX_CB_MASK_0_1 false RX_CB_MASK_0_2 false RX_CB_MASK_0_3 false RX_CB_MASK_1_0 false RX_CB_MASK_1_1 false RX_CB_MASK_1_2 false RX_CB_MASK_1_3 false RX_CB_MAX_LEVEL 1 RX_CB_MAX_SKEW 1 RX_CB_NUM_SEQ 0 RX_CB_VAL_0_0 00000000 RX_CB_VAL_0_1 00000000 RX_CB_VAL_0_2 00000000 RX_CB_VAL_0_3 00000000 RX_CB_VAL_1_0 00000000 RX_CB_VAL_1_1 00000000 RX_CB_VAL_1_2 00000000 RX_CB_VAL_1_3 00000000 RX_CC_DISP_0_0 false RX_CC_DISP_0_1 false RX_CC_DISP_0_2 false RX_CC_DISP_0_3 false RX_CC_DISP_1_0 false RX_CC_DISP_1_1 false RX_CC_DISP_1_2 false RX_CC_DISP_1_3 false RX_CC_KEEP_IDLE DISABLE RX_CC_K_0_0 false RX_CC_K_0_1 false RX_CC_K_0_2 false RX_CC_K_0_3 false RX_CC_K_1_0 false RX_CC_K_1_1 false RX_CC_K_1_2 false RX_CC_K_1_3 false RX_CC_LEN_SEQ 1 RX_CC_MASK_0_0 false RX_CC_MASK_0_1 false RX_CC_MASK_0_2 false RX_CC_MASK_0_3 false RX_CC_MASK_1_0 false RX_CC_MASK_1_1 false RX_CC_MASK_1_2 false RX_CC_MASK_1_3 false RX_CC_NUM_SEQ 0 RX_CC_PERIODICITY 5000 RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_VAL_0_0 00000000 RX_CC_VAL_0_1 00000000 RX_CC_VAL_0_2 00000000 RX_CC_VAL_0_3 00000000 RX_CC_VAL_1_0 00000000 RX_CC_VAL_1_1 00000000 RX_CC_VAL_1_2 00000000 RX_CC_VAL_1_3 00000000 RX_COMMA_ALIGN_WORD 1 RX_COMMA_DOUBLE_ENABLE false RX_COMMA_MASK 0000000000 RX_COMMA_M_ENABLE false RX_COMMA_M_VAL 1010000011 RX_COMMA_PRESET NONE RX_COMMA_P_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_SHOW_REALIGN_ENABLE true RX_COMMA_VALID_ONLY 0 RX_COUPLING AC RX_DATA_DECODING RAW RX_EQ_MODE AUTO RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_FRACN_OVRD false RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_HD_EN 0 RX_INT_DATA_WIDTH 32 RX_JTOL_FC 6.1862627 RX_JTOL_LF_SLOPE -20 RX_LINE_RATE 10.3125 RX_OUTCLK_SOURCE RXOUTCLKPMA RX_PAM_SEL NRZ RX_PLL_TYPE LCPLL RX_PPM_OFFSET 0 RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false RX_RATE_GROUP A RX_REFCLK_FREQUENCY 156.25 RX_REFCLK_SOURCE R0 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_TERMINATION PROGRAMMABLE RX_TERMINATION_PROG_VALUE 800 RX_USER_DATA_WIDTH 32 TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_64B66B_CRC false TX_64B66B_ENCODER false TX_64B66B_SCRAMBLER false TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_BUFFER_BYPASS_MODE Fast_Sync TX_BUFFER_MODE 1 TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_DATA_ENCODING RAW TX_DIFF_SWING_EMPH_MODE CUSTOM TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_FRACN_OVRD false TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_HD_EN 0 TX_INT_DATA_WIDTH 32 TX_LANE_DESKEW_HDMI_ENABLE false TX_LINE_RATE 10.3125 TX_OUTCLK_SOURCE TXOUTCLKPMA TX_PAM_SEL NRZ TX_PIPM_ENABLE false TX_PLL_TYPE LCPLL TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_RATE_GROUP A TX_REFCLK_FREQUENCY 156.25 TX_REFCLK_SOURCE R0 TX_USER_DATA_WIDTH 32} LR1_SETTINGS { } LR2_SETTINGS { } LR3_SETTINGS { } LR4_SETTINGS { } LR5_SETTINGS { } LR6_SETTINGS { } LR7_SETTINGS { } LR8_SETTINGS { } LR9_SETTINGS { } LR10_SETTINGS { } LR11_SETTINGS { } LR12_SETTINGS { } LR13_SETTINGS { } LR14_SETTINGS { } LR15_SETTINGS { }} LOCATE_RESETIP CORE ALL_PORTS true"/>
        <PARAMETER NAME="INTF_CONFIG_CHECK" VALUE="PASS"/>
        <PARAMETER NAME="INTF_QUAD_CHANNEL_MAP" VALUE="QUAD0_RX0 INTF0_RX0 QUAD0_TX0 INTF0_TX0"/>
        <PARAMETER NAME="INTF_QUAD_MAP_SUCESS" VALUE="PASS"/>
        <PARAMETER NAME="IS_PL_GTS_AVAILABLE" VALUE="true"/>
        <PARAMETER NAME="LOCATE_BUFG" VALUE="EXAMPLE_DESIGN"/>
        <PARAMETER NAME="LOCATE_RESETIP" VALUE="CORE"/>
        <PARAMETER NAME="MASTER_RESET_EN" VALUE="true"/>
        <PARAMETER NAME="NO_OF_INTERFACE" VALUE="1"/>
        <PARAMETER NAME="NO_OF_QUADS" VALUE="1"/>
        <PARAMETER NAME="OVERRIDE_QUADSHARING_DRC" VALUE="false"/>
        <PARAMETER NAME="PSPMCIP_MODE" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_LOOPBACK_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_CH0_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH0_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH1_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH2_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CH3_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_CHANNEL_ORDERING"/>
        <PARAMETER NAME="QUAD0_GT0_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_GT1_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_GT2_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_GT3_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_GT_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_GT_GPIO_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_GT_RXMARGIN_INTF_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK0_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK0_LCPLL_LOCK_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_HSCLK0_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK0_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK1_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK1_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK1_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_HSCLK1_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_NO_PROT" VALUE="1"/>
        <PARAMETER NAME="QUAD0_OUTCLK_VALUES" VALUE="CH0_TXOUTCLK 322.266 CH0_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266"/>
        <PARAMETER NAME="QUAD0_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="QUAD0_PCIELINKREACHTARGET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PCIELTSSM_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT0_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT0_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT0_RX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_PROT0_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0_RXMSTCLK" VALUE="RX0"/>
        <PARAMETER NAME="QUAD0_PROT0_TX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_PROT0_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT0_TXMSTCLK" VALUE="TX0"/>
        <PARAMETER NAME="QUAD0_PROT1" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT1_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT1_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT1_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT1_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT1_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT2" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT2_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT2_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT2_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT2_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT2_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT3" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT3_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT3_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT3_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT3_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT3_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT4" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT4_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT4_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT4_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT4_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT4_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT5" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT5_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT5_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT5_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT5_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT5_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT6" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT6_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT6_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT6_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT6_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT6_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT7" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD0_PROT7_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD0_PROT7_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD0_PROT7_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_PROT7_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_PROT7_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD0_REFCLK0_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_REFCLK1_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1"/>
        <PARAMETER NAME="QUAD0_RX0_OUTCLK_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_RX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_RX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_RX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_TX0_OUTCLK_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD0_TX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_TX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_TX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD0_USAGE" VALUE="TX_QUAD_CH {TXQuad_0_/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 {/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 PROT0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 {/extended_phy_layer_gtwiz_versal_0_0/extended_phy_layer_gtwiz_versal_0_0_gt_quad_base_0 PROT0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="QUAD1_CH0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH0_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH1_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH2_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CH3_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_CHANNEL_ORDERING"/>
        <PARAMETER NAME="QUAD1_GT0_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_GT1_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_GT2_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_GT3_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_GT_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_GT_GPIO_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_GT_RXMARGIN_INTF_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK0_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK0_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK0_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK0_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK1_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK1_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK1_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_HSCLK1_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_NO_PROT" VALUE="1"/>
        <PARAMETER NAME="QUAD1_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="QUAD1_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="QUAD1_PCIELINKREACHTARGET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PCIELTSSM_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT0" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT0_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT0_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT0_RX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_RX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_RX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_RX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT0_TX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_TX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_TX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_TX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD1_PROT0_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT1" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT1_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT1_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT1_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT1_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT1_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT2" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT2_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT2_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT2_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT2_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT2_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT3" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT3_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT3_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT3_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT3_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT3_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT4" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT4_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT4_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT4_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT4_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT4_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT5" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT5_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT5_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT5_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT5_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT5_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT6" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT6_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT6_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT6_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT6_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT6_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT7" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD1_PROT7_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD1_PROT7_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD1_PROT7_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_PROT7_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_PROT7_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD1_REFCLK0_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_REFCLK1_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD1_RX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_RX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_RX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_RX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_TX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_TX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_TX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_TX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD1_USAGE" VALUE="TX_QUAD_CH {TXQuad_1_/gtwiz_versal/gt_quad_base_1 {/gtwiz_versal/gt_quad_base_1 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_1_/gtwiz_versal/gt_quad_base_1 {/gtwiz_versal/gt_quad_base_1 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"/>
        <PARAMETER NAME="QUAD2_CH0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH0_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH1_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH2_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CH3_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_CHANNEL_ORDERING"/>
        <PARAMETER NAME="QUAD2_GT0_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_GT1_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_GT2_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_GT3_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_GT_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_GT_GPIO_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_GT_RXMARGIN_INTF_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK0_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK0_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK0_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK0_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK1_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK1_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK1_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_HSCLK1_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_NO_PROT" VALUE="1"/>
        <PARAMETER NAME="QUAD2_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="QUAD2_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="QUAD2_PCIELINKREACHTARGET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PCIELTSSM_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT0" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT0_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT0_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT0_RX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_RX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_RX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_RX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT0_TX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_TX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_TX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_TX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD2_PROT0_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT1" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT1_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT1_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT1_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT1_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT1_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT2" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT2_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT2_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT2_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT2_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT2_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT3" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT3_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT3_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT3_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT3_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT3_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT4" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT4_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT4_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT4_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT4_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT4_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT5" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT5_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT5_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT5_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT5_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT5_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT6" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT6_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT6_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT6_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT6_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT6_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT7" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD2_PROT7_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD2_PROT7_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD2_PROT7_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_PROT7_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_PROT7_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD2_REFCLK0_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_REFCLK1_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD2_RX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_RX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_RX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_RX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_TX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_TX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_TX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_TX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD2_USAGE" VALUE="TX_QUAD_CH {TXQuad_2_/gtwiz_versal/gt_quad_base_2 {/gtwiz_versal/gt_quad_base_2 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 2}} RX_QUAD_CH {RXQuad_2_/gtwiz_versal/gt_quad_base_2 {/gtwiz_versal/gt_quad_base_2 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 2}}"/>
        <PARAMETER NAME="QUAD3_CH0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH0_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH1_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH2_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CH3_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_CHANNEL_ORDERING"/>
        <PARAMETER NAME="QUAD3_GT0_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_GT1_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_GT2_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_GT3_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_GT_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_GT_GPIO_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_GT_RXMARGIN_INTF_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK0_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK0_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK0_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK0_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK1_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK1_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK1_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_HSCLK1_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_NO_PROT" VALUE="1"/>
        <PARAMETER NAME="QUAD3_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="QUAD3_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="QUAD3_PCIELINKREACHTARGET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PCIELTSSM_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT0" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT0_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT0_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT0_RX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_RX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_RX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_RX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT0_TX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_TX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_TX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_TX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD3_PROT0_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT1" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT1_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT1_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT1_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT1_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT1_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT2" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT2_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT2_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT2_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT2_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT2_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT3" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT3_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT3_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT3_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT3_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT3_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT4" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT4_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT4_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT4_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT4_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT4_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT5" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT5_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT5_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT5_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT5_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT5_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT6" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT6_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT6_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT6_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT6_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT6_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT7" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD3_PROT7_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD3_PROT7_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD3_PROT7_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_PROT7_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_PROT7_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD3_REFCLK0_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_REFCLK1_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD3_RX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_RX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_RX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_RX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_TX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_TX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_TX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_TX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD3_USAGE" VALUE="TX_QUAD_CH {TXQuad_3_/gtwiz_versal/gt_quad_base_3 {/gtwiz_versal/gt_quad_base_3 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 3}} RX_QUAD_CH {RXQuad_3_/gtwiz_versal/gt_quad_base_3 {/gtwiz_versal/gt_quad_base_3 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 3}}"/>
        <PARAMETER NAME="QUAD4_CH0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH0_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH1_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH2_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_ILORESETDONE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_ILORESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_LOOPBACK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_PCIERSTB_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_PHYREADY_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_PHYSTATUS_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CH3_XPIPE5_PIPELINE_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_CHANNEL_ORDERING"/>
        <PARAMETER NAME="QUAD4_GT0_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_GT1_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_GT2_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_GT3_BUFGT_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_GT_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_GT_GPIO_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_GT_RXMARGIN_INTF_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK0_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK0_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK0_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK0_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK0_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK1_DEBUG_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK1_LCPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK1_LCPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK1_RPLLRESET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_HSCLK1_RPLL_LOCK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_NO_PROT" VALUE="1"/>
        <PARAMETER NAME="QUAD4_OUTCLK_VALUES" VALUE="CH0_RXOUTCLK 322.266 CH0_TXOUTCLK 322.266 CH1_RXOUTCLK 322.266 CH1_TXOUTCLK 322.266 CH2_RXOUTCLK 322.266 CH2_TXOUTCLK 322.266 CH3_RXOUTCLK 322.266 CH3_TXOUTCLK 322.266"/>
        <PARAMETER NAME="QUAD4_PACK_SUCCESS" VALUE="PASS"/>
        <PARAMETER NAME="QUAD4_PCIELINKREACHTARGET_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PCIELTSSM_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT0" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT0_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT0_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT0_RX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_RX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_RX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_RX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT0_TX0_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_TX1_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_TX2_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_TX3_EN" VALUE="true"/>
        <PARAMETER NAME="QUAD4_PROT0_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT1" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT1_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT1_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT1_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT1_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT1_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT2" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT2_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT2_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT2_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT2_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT2_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT3" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT3_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT3_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT3_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT3_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT3_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT4" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT4_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT4_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT4_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT4_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT4_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT5" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT5_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT5_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT5_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT5_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT5_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT6" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT6_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT6_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT6_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT6_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT6_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT7" VALUE="INTF0"/>
        <PARAMETER NAME="QUAD4_PROT7_DIR" VALUE="DUPLEX"/>
        <PARAMETER NAME="QUAD4_PROT7_LANES" VALUE="1"/>
        <PARAMETER NAME="QUAD4_PROT7_RX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_RX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_RX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_RX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_RXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_PROT7_TX0_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_TX1_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_TX2_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_TX3_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_PROT7_TXMSTCLK" VALUE="None"/>
        <PARAMETER NAME="QUAD4_REFCLK0_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_REFCLK1_GTREFCLKPD_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_REFCLK_STRING" VALUE="HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_156.250000_MHz_unique1"/>
        <PARAMETER NAME="QUAD4_RX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_RX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_RX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_RX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_TX0_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_TX1_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_TX2_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_TX3_OUTCLK_EN" VALUE="false"/>
        <PARAMETER NAME="QUAD4_USAGE" VALUE="TX_QUAD_CH {TXQuad_4_/gtwiz_versal/gt_quad_base_4 {/gtwiz_versal/gt_quad_base_4 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 4}} RX_QUAD_CH {RXQuad_4_/gtwiz_versal/gt_quad_base_4 {/gtwiz_versal/gt_quad_base_4 INTF0.IP_CH0,INTF0.IP_CH1,INTF0.IP_CH2,INTF0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 4}}"/>
        <PARAMETER NAME="REG_CONF_INTF" VALUE="APB3_INTF"/>
        <PARAMETER NAME="RE_MODE" VALUE="LIVE"/>
        <PARAMETER NAME="SIM_SPEEDUP" VALUE="false"/>
        <PARAMETER NAME="XPU_MODE" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_cdrbmcdrreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_cdrfreqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_cdrincpctrl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_cdrstepdir" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_cdrstepsq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_cdrstepsx" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_dfehold" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_dfeovrd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_eyescandataerror" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_eyescanreset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_eyescantrigger" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_gtrxreset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="1" NAME="INTF0_RX0_ch_refdebugout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="INTF0_RX0_ch_rx10gstat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="INTF0_RX0_ch_rxbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxbufstatus_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxbyteisaligned" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxbyteisaligned">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxbyteisaligned_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxbyterealign" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxbyterealign">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxbyterealign_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxcdrhold" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxcdrhold_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxcdrhold_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcdrlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxcdrovrden" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxcdrovrden_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxcdrovrden_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcdrphdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxcdrreset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxchanbond_busy" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxchanbond_en" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="INTF0_RX0_ch_rxchanbond_level" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxchanbond_master" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxchanbond_slave" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxchanbondseq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxchanisaligned" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxchanrealign" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="INTF0_RX0_ch_rxchbondi" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="4" NAME="INTF0_RX0_ch_rxchbondo" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="INTF0_RX0_ch_rxclkcorcnt" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcominitdet" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcommadet" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcomsasdet" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxcomsasdet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxcomsasdet_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxcomwakedet" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="INTF0_RX0_ch_rxctrl0" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxctrl0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="INTF0_RX0_ch_rxctrl1" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxctrl1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="INTF0_RX0_ch_rxctrl2" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxctrl2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="INTF0_RX0_ch_rxctrl3" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxctrl3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxctrl3_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxdapicodeovrden" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxdapicodereset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxdapireset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxdapiresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_RX0_ch_rxdapiresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="127" NAME="INTF0_RX0_ch_rxdata" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxdata_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="INTF0_RX0_ch_rxdatavalid" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX0_ch_rxdatavalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxdatavalid_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxdebugpcsout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxdlyalignerr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxdlyalignprog" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxdlyalignreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxelecidle" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxeqtraining" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxfinealigndone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxgearboxslip" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="INTF0_RX0_ch_rxheader" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="INTF0_RX0_ch_rxheadervalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxlatclk" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxlpmen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxmldchaindone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxmldchainreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxmlfinealignreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxoobreset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxosintdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="INTF0_RX0_ch_rxpcsresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_RX0_ch_rxpd" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxpd_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxpd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxphaligndone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxphalignerr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxphalignreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_RX0_ch_rxphalignresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxphdlypd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxphdlyreset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxphdlyresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxphsetinitdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxphsetinitreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxphshift180" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxphshift180done" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxpkdet" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="INTF0_RX0_ch_rxpmaresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxpolarity" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxpolarity_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxpolarity_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxprbscntreset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxprbserr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxprbslocked" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="INTF0_RX0_ch_rxprbssel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxprogdivreset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxprogdivresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxqpien" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxqpisenn" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxqpisenp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="INTF0_RX0_ch_rxrate" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_RX0_ch_rxrate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX0_ch_rxrate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_RX0_ch_rxresetmode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxsimplexphystatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxslide" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxsliderdy" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxslipdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="INTF0_RX0_ch_rxstartofseq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="INTF0_RX0_ch_rxstatus" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxsyncallin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxsyncdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_RX0_ch_rxtermination" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_RX0_ch_rxvalid" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="INTF0_RX_clr_out" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX_clr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX_clr_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTF0_RX_clrb_leaf_out" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_RX_clrb_leaf_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_RX_clrb_leaf_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_gttxreset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_tx10gstat" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="INTF0_TX0_ch_txbufstatus" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_TX0_ch_txbufstatus">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txbufstatus_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txcomfinish" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txcominit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txcomsas" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txcomwake" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="INTF0_TX0_ch_txctrl0" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txctrl0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txctrl0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="INTF0_TX0_ch_txctrl1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txctrl1_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txctrl1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="INTF0_TX0_ch_txctrl2" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txctrl2_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txctrl2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txdapicodeovrden" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txdapicodereset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txdapireset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txdapiresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_TX0_ch_txdapiresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="127" NAME="INTF0_TX0_ch_txdata" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txdccdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txdebugpcsout" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_TX0_ch_txdeemph" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txdetectrx" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="INTF0_TX0_ch_txdiffctrl" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txdlyalignerr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txdlyalignprog" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txdlyalignreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txelecidle" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="5" NAME="INTF0_TX0_ch_txheader" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txinhibit" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txlatclk" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="INTF0_TX0_ch_txmaincursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="INTF0_TX0_ch_txmargin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txmldchaindone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txmldchainreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txoneszeros" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpausedelayalign" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpcsresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_TX0_ch_txpd" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txpd_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txpd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txphaligndone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txphalignerr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txphalignoutrsvd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txphalignreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_TX0_ch_txphalignresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txphdlypd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txphdlyreset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txphdlyresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txphdlytstclk" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txphsetinitdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txphsetinitreq" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txphshift180" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txphshift180done" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpicodeovrden" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpicodereset" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpippmen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="INTF0_TX0_ch_txpippmstepsize" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpisopd" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="2" NAME="INTF0_TX0_ch_txpmaresetmask" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txpolarity" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="INTF0_TX0_ch_txpostcursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txprbsforceerr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="INTF0_TX0_ch_txprbssel" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="4" NAME="INTF0_TX0_ch_txprecursor" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txprogdivreset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txprogdivresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txqpibiasen" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txqpisenn" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txqpisenp" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txqpiweakpu" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="INTF0_TX0_ch_txrate" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_INTF0_TX0_ch_txrate_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX0_ch_txrate_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txresetdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="INTF0_TX0_ch_txresetmode" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="INTF0_TX0_ch_txsequence" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txswing" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txswingouthigh" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txswingoutlow" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="0" NAME="INTF0_TX0_ch_txsyncallin" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="INTF0_TX0_ch_txsyncdone" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="INTF0_TX_clr_out" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_TX_clr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX_clr_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTF0_TX_clrb_leaf_out" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_TX_clrb_leaf_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_TX_clrb_leaf_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTF0_rst_all_in" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_all_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_all_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTF0_rst_rx_datapath_in" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_rx_datapath_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_rx_datapath_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTF0_rst_rx_done_out" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_rst_rx_done_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_rx_done_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTF0_rst_rx_pll_and_datapath_in" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_rx_pll_and_datapath_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_rx_pll_and_datapath_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTF0_rst_tx_datapath_in" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_tx_datapath_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_tx_datapath_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTF0_rst_tx_done_out" SIGIS="undef" SIGNAME="gtwiz_versal_0_INTF0_rst_tx_done_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_tx_done_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="INTF0_rst_tx_pll_and_datapath_in" SIGIS="undef" SIGNAME="External_Ports_INTF0_rst_tx_pll_and_datapath_in_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="INTF0_rst_tx_pll_and_datapath_in_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="QUAD0_GTREFCLK0" SIGIS="clk" SIGNAME="External_Ports_QUAD0_GTREFCLK0_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="QUAD0_GTREFCLK0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="QUAD0_RX0_outclk" SIGIS="gt_outclk" SIGNAME="gtwiz_versal_0_QUAD0_RX0_outclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="QUAD0_RX0_outclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="QUAD0_RX0_usrclk" SIGIS="gt_usrclk" SIGNAME="External_Ports_QUAD0_RX0_usrclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="QUAD0_RX0_usrclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="QUAD0_TX0_outclk" SIGIS="gt_outclk" SIGNAME="gtwiz_versal_0_QUAD0_TX0_outclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="QUAD0_TX0_outclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="156250000" DIR="I" NAME="QUAD0_TX0_usrclk" SIGIS="gt_usrclk" SIGNAME="External_Ports_QUAD0_TX0_usrclk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="QUAD0_TX0_usrclk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="QUAD0_ch0_loopback" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_ch0_loopback">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="Quad0_CH0_DEBUG_0_ch_loopback"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="QUAD0_gpi" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_gpi">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="QUAD0_GT_DEBUG_0_gpi"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="QUAD0_gpo" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_gpo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="QUAD0_GT_DEBUG_0_gpo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="QUAD0_hsclk0_lcplllock" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_hsclk0_lcplllock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="QUAD0_hsclk0_lcplllock_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="QUAD0_rxn" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_rxn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="Quad0_GT_Serial_0_grx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="QUAD0_rxp" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_rxp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="Quad0_GT_Serial_0_grx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="QUAD0_txn" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_txn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="Quad0_GT_Serial_0_gtx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="QUAD0_txp" RIGHT="0" SIGIS="undef" SIGNAME="gtwiz_versal_0_QUAD0_txp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="extended_phy_layer_imp" PORT="Quad0_GT_Serial_0_gtx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gtpowergood" SIGIS="undef" SIGNAME="gtwiz_versal_0_gtpowergood">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtpowergood_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="gtwiz_freerun_clk" SIGIS="clk" SIGNAME="External_Ports_gtwiz_freerun_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gtwiz_freerun_clk_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="gtwiz_versal_0_Quad0_GT_Serial" NAME="Quad0_GT_Serial" TYPE="INITIATOR" VLNV="xilinx.com:interface:gt:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="GRX_N" PHYSICAL="QUAD0_rxn"/>
            <PORTMAP LOGICAL="GRX_P" PHYSICAL="QUAD0_rxp"/>
            <PORTMAP LOGICAL="GTX_N" PHYSICAL="QUAD0_txn"/>
            <PORTMAP LOGICAL="GTX_P" PHYSICAL="QUAD0_txp"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_Quad0_CH0_DEBUG_0" NAME="Quad0_CH0_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_channel_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_loopback" PHYSICAL="QUAD0_ch0_loopback"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_QUAD0_GT_DEBUG_0" NAME="QUAD0_GT_DEBUG" TYPE="TARGET" VLNV="xilinx.com:interface:gt_debug:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="gpi" PHYSICAL="QUAD0_gpi"/>
            <PORTMAP LOGICAL="gpo" PHYSICAL="QUAD0_gpo"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="INTF0_TX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_tx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="TX_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_gttxreset" PHYSICAL="INTF0_TX0_ch_gttxreset"/>
            <PORTMAP LOGICAL="ch_tx10gstat" PHYSICAL="INTF0_TX0_ch_tx10gstat"/>
            <PORTMAP LOGICAL="ch_txbufstatus" PHYSICAL="INTF0_TX0_ch_txbufstatus"/>
            <PORTMAP LOGICAL="ch_txcomfinish" PHYSICAL="INTF0_TX0_ch_txcomfinish"/>
            <PORTMAP LOGICAL="ch_txcominit" PHYSICAL="INTF0_TX0_ch_txcominit"/>
            <PORTMAP LOGICAL="ch_txcomsas" PHYSICAL="INTF0_TX0_ch_txcomsas"/>
            <PORTMAP LOGICAL="ch_txcomwake" PHYSICAL="INTF0_TX0_ch_txcomwake"/>
            <PORTMAP LOGICAL="ch_txctrl0" PHYSICAL="INTF0_TX0_ch_txctrl0"/>
            <PORTMAP LOGICAL="ch_txctrl1" PHYSICAL="INTF0_TX0_ch_txctrl1"/>
            <PORTMAP LOGICAL="ch_txctrl2" PHYSICAL="INTF0_TX0_ch_txctrl2"/>
            <PORTMAP LOGICAL="ch_txdapicodeovrden" PHYSICAL="INTF0_TX0_ch_txdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_txdapicodereset" PHYSICAL="INTF0_TX0_ch_txdapicodereset"/>
            <PORTMAP LOGICAL="ch_txdapireset" PHYSICAL="INTF0_TX0_ch_txdapireset"/>
            <PORTMAP LOGICAL="ch_txdapiresetdone" PHYSICAL="INTF0_TX0_ch_txdapiresetdone"/>
            <PORTMAP LOGICAL="ch_txdapiresetmask" PHYSICAL="INTF0_TX0_ch_txdapiresetmask"/>
            <PORTMAP LOGICAL="ch_txdata" PHYSICAL="INTF0_TX0_ch_txdata"/>
            <PORTMAP LOGICAL="ch_txdccdone" PHYSICAL="INTF0_TX0_ch_txdccdone"/>
            <PORTMAP LOGICAL="ch_txdebugpcsout" PHYSICAL="INTF0_TX0_ch_txdebugpcsout"/>
            <PORTMAP LOGICAL="ch_txdeemph" PHYSICAL="INTF0_TX0_ch_txdeemph"/>
            <PORTMAP LOGICAL="ch_txdetectrx" PHYSICAL="INTF0_TX0_ch_txdetectrx"/>
            <PORTMAP LOGICAL="ch_txdiffctrl" PHYSICAL="INTF0_TX0_ch_txdiffctrl"/>
            <PORTMAP LOGICAL="ch_txdlyalignerr" PHYSICAL="INTF0_TX0_ch_txdlyalignerr"/>
            <PORTMAP LOGICAL="ch_txdlyalignprog" PHYSICAL="INTF0_TX0_ch_txdlyalignprog"/>
            <PORTMAP LOGICAL="ch_txdlyalignreq" PHYSICAL="INTF0_TX0_ch_txdlyalignreq"/>
            <PORTMAP LOGICAL="ch_txelecidle" PHYSICAL="INTF0_TX0_ch_txelecidle"/>
            <PORTMAP LOGICAL="ch_txheader" PHYSICAL="INTF0_TX0_ch_txheader"/>
            <PORTMAP LOGICAL="ch_txinhibit" PHYSICAL="INTF0_TX0_ch_txinhibit"/>
            <PORTMAP LOGICAL="ch_txlatclk" PHYSICAL="INTF0_TX0_ch_txlatclk"/>
            <PORTMAP LOGICAL="ch_txmaincursor" PHYSICAL="INTF0_TX0_ch_txmaincursor"/>
            <PORTMAP LOGICAL="ch_txmargin" PHYSICAL="INTF0_TX0_ch_txmargin"/>
            <PORTMAP LOGICAL="ch_txmldchaindone" PHYSICAL="INTF0_TX0_ch_txmldchaindone"/>
            <PORTMAP LOGICAL="ch_txmldchainreq" PHYSICAL="INTF0_TX0_ch_txmldchainreq"/>
            <PORTMAP LOGICAL="ch_txoneszeros" PHYSICAL="INTF0_TX0_ch_txoneszeros"/>
            <PORTMAP LOGICAL="ch_txpausedelayalign" PHYSICAL="INTF0_TX0_ch_txpausedelayalign"/>
            <PORTMAP LOGICAL="ch_txpcsresetmask" PHYSICAL="INTF0_TX0_ch_txpcsresetmask"/>
            <PORTMAP LOGICAL="ch_txpd" PHYSICAL="INTF0_TX0_ch_txpd"/>
            <PORTMAP LOGICAL="ch_txphaligndone" PHYSICAL="INTF0_TX0_ch_txphaligndone"/>
            <PORTMAP LOGICAL="ch_txphalignerr" PHYSICAL="INTF0_TX0_ch_txphalignerr"/>
            <PORTMAP LOGICAL="ch_txphalignoutrsvd" PHYSICAL="INTF0_TX0_ch_txphalignoutrsvd"/>
            <PORTMAP LOGICAL="ch_txphalignreq" PHYSICAL="INTF0_TX0_ch_txphalignreq"/>
            <PORTMAP LOGICAL="ch_txphalignresetmask" PHYSICAL="INTF0_TX0_ch_txphalignresetmask"/>
            <PORTMAP LOGICAL="ch_txphdlypd" PHYSICAL="INTF0_TX0_ch_txphdlypd"/>
            <PORTMAP LOGICAL="ch_txphdlyreset" PHYSICAL="INTF0_TX0_ch_txphdlyreset"/>
            <PORTMAP LOGICAL="ch_txphdlyresetdone" PHYSICAL="INTF0_TX0_ch_txphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_txphdlytstclk" PHYSICAL="INTF0_TX0_ch_txphdlytstclk"/>
            <PORTMAP LOGICAL="ch_txphsetinitdone" PHYSICAL="INTF0_TX0_ch_txphsetinitdone"/>
            <PORTMAP LOGICAL="ch_txphsetinitreq" PHYSICAL="INTF0_TX0_ch_txphsetinitreq"/>
            <PORTMAP LOGICAL="ch_txphshift180" PHYSICAL="INTF0_TX0_ch_txphshift180"/>
            <PORTMAP LOGICAL="ch_txphshift180done" PHYSICAL="INTF0_TX0_ch_txphshift180done"/>
            <PORTMAP LOGICAL="ch_txpicodeovrden" PHYSICAL="INTF0_TX0_ch_txpicodeovrden"/>
            <PORTMAP LOGICAL="ch_txpicodereset" PHYSICAL="INTF0_TX0_ch_txpicodereset"/>
            <PORTMAP LOGICAL="ch_txpippmen" PHYSICAL="INTF0_TX0_ch_txpippmen"/>
            <PORTMAP LOGICAL="ch_txpippmstepsize" PHYSICAL="INTF0_TX0_ch_txpippmstepsize"/>
            <PORTMAP LOGICAL="ch_txpisopd" PHYSICAL="INTF0_TX0_ch_txpisopd"/>
            <PORTMAP LOGICAL="ch_txpmaresetmask" PHYSICAL="INTF0_TX0_ch_txpmaresetmask"/>
            <PORTMAP LOGICAL="ch_txpolarity" PHYSICAL="INTF0_TX0_ch_txpolarity"/>
            <PORTMAP LOGICAL="ch_txpostcursor" PHYSICAL="INTF0_TX0_ch_txpostcursor"/>
            <PORTMAP LOGICAL="ch_txprbsforceerr" PHYSICAL="INTF0_TX0_ch_txprbsforceerr"/>
            <PORTMAP LOGICAL="ch_txprbssel" PHYSICAL="INTF0_TX0_ch_txprbssel"/>
            <PORTMAP LOGICAL="ch_txprecursor" PHYSICAL="INTF0_TX0_ch_txprecursor"/>
            <PORTMAP LOGICAL="ch_txprogdivreset" PHYSICAL="INTF0_TX0_ch_txprogdivreset"/>
            <PORTMAP LOGICAL="ch_txprogdivresetdone" PHYSICAL="INTF0_TX0_ch_txprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_txqpibiasen" PHYSICAL="INTF0_TX0_ch_txqpibiasen"/>
            <PORTMAP LOGICAL="ch_txqpisenn" PHYSICAL="INTF0_TX0_ch_txqpisenn"/>
            <PORTMAP LOGICAL="ch_txqpisenp" PHYSICAL="INTF0_TX0_ch_txqpisenp"/>
            <PORTMAP LOGICAL="ch_txqpiweakpu" PHYSICAL="INTF0_TX0_ch_txqpiweakpu"/>
            <PORTMAP LOGICAL="ch_txrate" PHYSICAL="INTF0_TX0_ch_txrate"/>
            <PORTMAP LOGICAL="ch_txresetdone" PHYSICAL="INTF0_TX0_ch_txresetdone"/>
            <PORTMAP LOGICAL="ch_txresetmode" PHYSICAL="INTF0_TX0_ch_txresetmode"/>
            <PORTMAP LOGICAL="ch_txsequence" PHYSICAL="INTF0_TX0_ch_txsequence"/>
            <PORTMAP LOGICAL="ch_txswing" PHYSICAL="INTF0_TX0_ch_txswing"/>
            <PORTMAP LOGICAL="ch_txswingouthigh" PHYSICAL="INTF0_TX0_ch_txswingouthigh"/>
            <PORTMAP LOGICAL="ch_txswingoutlow" PHYSICAL="INTF0_TX0_ch_txswingoutlow"/>
            <PORTMAP LOGICAL="ch_txsyncallin" PHYSICAL="INTF0_TX0_ch_txsyncallin"/>
            <PORTMAP LOGICAL="ch_txsyncdone" PHYSICAL="INTF0_TX0_ch_txsyncdone"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="INTF0_RX0_GT_IP_Interface" TYPE="TARGET" VLNV="xilinx.com:interface:gt_rx_interface:1.0">
          <PARAMETER NAME="ADDITIONAL_CONFIG_ENABLE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_CONFIG_FILE" VALUE="undef"/>
          <PARAMETER NAME="ADDITIONAL_QUAD_SETTINGS" VALUE="undef"/>
          <PARAMETER NAME="CHNL_NUMBER" VALUE="undef"/>
          <PARAMETER NAME="GT_DIRECTION" VALUE="undef"/>
          <PARAMETER NAME="MASTERCLK_SRC" VALUE="undef"/>
          <PARAMETER NAME="PARENT_ID" VALUE="undef"/>
          <PARAMETER NAME="RX_SETTINGS" VALUE="undef"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ch_cdrbmcdrreq" PHYSICAL="INTF0_RX0_ch_cdrbmcdrreq"/>
            <PORTMAP LOGICAL="ch_cdrfreqos" PHYSICAL="INTF0_RX0_ch_cdrfreqos"/>
            <PORTMAP LOGICAL="ch_cdrincpctrl" PHYSICAL="INTF0_RX0_ch_cdrincpctrl"/>
            <PORTMAP LOGICAL="ch_cdrstepdir" PHYSICAL="INTF0_RX0_ch_cdrstepdir"/>
            <PORTMAP LOGICAL="ch_cdrstepsq" PHYSICAL="INTF0_RX0_ch_cdrstepsq"/>
            <PORTMAP LOGICAL="ch_cdrstepsx" PHYSICAL="INTF0_RX0_ch_cdrstepsx"/>
            <PORTMAP LOGICAL="ch_dfehold" PHYSICAL="INTF0_RX0_ch_dfehold"/>
            <PORTMAP LOGICAL="ch_dfeovrd" PHYSICAL="INTF0_RX0_ch_dfeovrd"/>
            <PORTMAP LOGICAL="ch_eyescandataerror" PHYSICAL="INTF0_RX0_ch_eyescandataerror"/>
            <PORTMAP LOGICAL="ch_eyescanreset" PHYSICAL="INTF0_RX0_ch_eyescanreset"/>
            <PORTMAP LOGICAL="ch_eyescantrigger" PHYSICAL="INTF0_RX0_ch_eyescantrigger"/>
            <PORTMAP LOGICAL="ch_gtrxreset" PHYSICAL="INTF0_RX0_ch_gtrxreset"/>
            <PORTMAP LOGICAL="ch_refdebugout" PHYSICAL="INTF0_RX0_ch_refdebugout"/>
            <PORTMAP LOGICAL="ch_rx10gstat" PHYSICAL="INTF0_RX0_ch_rx10gstat"/>
            <PORTMAP LOGICAL="ch_rxbufstatus" PHYSICAL="INTF0_RX0_ch_rxbufstatus"/>
            <PORTMAP LOGICAL="ch_rxbyteisaligned" PHYSICAL="INTF0_RX0_ch_rxbyteisaligned"/>
            <PORTMAP LOGICAL="ch_rxbyterealign" PHYSICAL="INTF0_RX0_ch_rxbyterealign"/>
            <PORTMAP LOGICAL="ch_rxcdrhold" PHYSICAL="INTF0_RX0_ch_rxcdrhold"/>
            <PORTMAP LOGICAL="ch_rxcdrlock" PHYSICAL="INTF0_RX0_ch_rxcdrlock"/>
            <PORTMAP LOGICAL="ch_rxcdrovrden" PHYSICAL="INTF0_RX0_ch_rxcdrovrden"/>
            <PORTMAP LOGICAL="ch_rxcdrphdone" PHYSICAL="INTF0_RX0_ch_rxcdrphdone"/>
            <PORTMAP LOGICAL="ch_rxcdrreset" PHYSICAL="INTF0_RX0_ch_rxcdrreset"/>
            <PORTMAP LOGICAL="ch_rxchanbond_busy" PHYSICAL="INTF0_RX0_ch_rxchanbond_busy"/>
            <PORTMAP LOGICAL="ch_rxchanbond_en" PHYSICAL="INTF0_RX0_ch_rxchanbond_en"/>
            <PORTMAP LOGICAL="ch_rxchanbond_level" PHYSICAL="INTF0_RX0_ch_rxchanbond_level"/>
            <PORTMAP LOGICAL="ch_rxchanbond_master" PHYSICAL="INTF0_RX0_ch_rxchanbond_master"/>
            <PORTMAP LOGICAL="ch_rxchanbond_slave" PHYSICAL="INTF0_RX0_ch_rxchanbond_slave"/>
            <PORTMAP LOGICAL="ch_rxchanbondseq" PHYSICAL="INTF0_RX0_ch_rxchanbondseq"/>
            <PORTMAP LOGICAL="ch_rxchanisaligned" PHYSICAL="INTF0_RX0_ch_rxchanisaligned"/>
            <PORTMAP LOGICAL="ch_rxchanrealign" PHYSICAL="INTF0_RX0_ch_rxchanrealign"/>
            <PORTMAP LOGICAL="ch_rxchbondi" PHYSICAL="INTF0_RX0_ch_rxchbondi"/>
            <PORTMAP LOGICAL="ch_rxchbondo" PHYSICAL="INTF0_RX0_ch_rxchbondo"/>
            <PORTMAP LOGICAL="ch_rxclkcorcnt" PHYSICAL="INTF0_RX0_ch_rxclkcorcnt"/>
            <PORTMAP LOGICAL="ch_rxcominitdet" PHYSICAL="INTF0_RX0_ch_rxcominitdet"/>
            <PORTMAP LOGICAL="ch_rxcommadet" PHYSICAL="INTF0_RX0_ch_rxcommadet"/>
            <PORTMAP LOGICAL="ch_rxcomsasdet" PHYSICAL="INTF0_RX0_ch_rxcomsasdet"/>
            <PORTMAP LOGICAL="ch_rxcomwakedet" PHYSICAL="INTF0_RX0_ch_rxcomwakedet"/>
            <PORTMAP LOGICAL="ch_rxctrl0" PHYSICAL="INTF0_RX0_ch_rxctrl0"/>
            <PORTMAP LOGICAL="ch_rxctrl1" PHYSICAL="INTF0_RX0_ch_rxctrl1"/>
            <PORTMAP LOGICAL="ch_rxctrl2" PHYSICAL="INTF0_RX0_ch_rxctrl2"/>
            <PORTMAP LOGICAL="ch_rxctrl3" PHYSICAL="INTF0_RX0_ch_rxctrl3"/>
            <PORTMAP LOGICAL="ch_rxdapicodeovrden" PHYSICAL="INTF0_RX0_ch_rxdapicodeovrden"/>
            <PORTMAP LOGICAL="ch_rxdapicodereset" PHYSICAL="INTF0_RX0_ch_rxdapicodereset"/>
            <PORTMAP LOGICAL="ch_rxdapireset" PHYSICAL="INTF0_RX0_ch_rxdapireset"/>
            <PORTMAP LOGICAL="ch_rxdapiresetdone" PHYSICAL="INTF0_RX0_ch_rxdapiresetdone"/>
            <PORTMAP LOGICAL="ch_rxdapiresetmask" PHYSICAL="INTF0_RX0_ch_rxdapiresetmask"/>
            <PORTMAP LOGICAL="ch_rxdata" PHYSICAL="INTF0_RX0_ch_rxdata"/>
            <PORTMAP LOGICAL="ch_rxdatavalid" PHYSICAL="INTF0_RX0_ch_rxdatavalid"/>
            <PORTMAP LOGICAL="ch_rxdebugpcsout" PHYSICAL="INTF0_RX0_ch_rxdebugpcsout"/>
            <PORTMAP LOGICAL="ch_rxdlyalignerr" PHYSICAL="INTF0_RX0_ch_rxdlyalignerr"/>
            <PORTMAP LOGICAL="ch_rxdlyalignprog" PHYSICAL="INTF0_RX0_ch_rxdlyalignprog"/>
            <PORTMAP LOGICAL="ch_rxdlyalignreq" PHYSICAL="INTF0_RX0_ch_rxdlyalignreq"/>
            <PORTMAP LOGICAL="ch_rxelecidle" PHYSICAL="INTF0_RX0_ch_rxelecidle"/>
            <PORTMAP LOGICAL="ch_rxeqtraining" PHYSICAL="INTF0_RX0_ch_rxeqtraining"/>
            <PORTMAP LOGICAL="ch_rxfinealigndone" PHYSICAL="INTF0_RX0_ch_rxfinealigndone"/>
            <PORTMAP LOGICAL="ch_rxgearboxslip" PHYSICAL="INTF0_RX0_ch_rxgearboxslip"/>
            <PORTMAP LOGICAL="ch_rxheader" PHYSICAL="INTF0_RX0_ch_rxheader"/>
            <PORTMAP LOGICAL="ch_rxheadervalid" PHYSICAL="INTF0_RX0_ch_rxheadervalid"/>
            <PORTMAP LOGICAL="ch_rxlatclk" PHYSICAL="INTF0_RX0_ch_rxlatclk"/>
            <PORTMAP LOGICAL="ch_rxlpmen" PHYSICAL="INTF0_RX0_ch_rxlpmen"/>
            <PORTMAP LOGICAL="ch_rxmldchaindone" PHYSICAL="INTF0_RX0_ch_rxmldchaindone"/>
            <PORTMAP LOGICAL="ch_rxmldchainreq" PHYSICAL="INTF0_RX0_ch_rxmldchainreq"/>
            <PORTMAP LOGICAL="ch_rxmlfinealignreq" PHYSICAL="INTF0_RX0_ch_rxmlfinealignreq"/>
            <PORTMAP LOGICAL="ch_rxoobreset" PHYSICAL="INTF0_RX0_ch_rxoobreset"/>
            <PORTMAP LOGICAL="ch_rxosintdone" PHYSICAL="INTF0_RX0_ch_rxosintdone"/>
            <PORTMAP LOGICAL="ch_rxpcsresetmask" PHYSICAL="INTF0_RX0_ch_rxpcsresetmask"/>
            <PORTMAP LOGICAL="ch_rxpd" PHYSICAL="INTF0_RX0_ch_rxpd"/>
            <PORTMAP LOGICAL="ch_rxphaligndone" PHYSICAL="INTF0_RX0_ch_rxphaligndone"/>
            <PORTMAP LOGICAL="ch_rxphalignerr" PHYSICAL="INTF0_RX0_ch_rxphalignerr"/>
            <PORTMAP LOGICAL="ch_rxphalignreq" PHYSICAL="INTF0_RX0_ch_rxphalignreq"/>
            <PORTMAP LOGICAL="ch_rxphalignresetmask" PHYSICAL="INTF0_RX0_ch_rxphalignresetmask"/>
            <PORTMAP LOGICAL="ch_rxphdlypd" PHYSICAL="INTF0_RX0_ch_rxphdlypd"/>
            <PORTMAP LOGICAL="ch_rxphdlyreset" PHYSICAL="INTF0_RX0_ch_rxphdlyreset"/>
            <PORTMAP LOGICAL="ch_rxphdlyresetdone" PHYSICAL="INTF0_RX0_ch_rxphdlyresetdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitdone" PHYSICAL="INTF0_RX0_ch_rxphsetinitdone"/>
            <PORTMAP LOGICAL="ch_rxphsetinitreq" PHYSICAL="INTF0_RX0_ch_rxphsetinitreq"/>
            <PORTMAP LOGICAL="ch_rxphshift180" PHYSICAL="INTF0_RX0_ch_rxphshift180"/>
            <PORTMAP LOGICAL="ch_rxphshift180done" PHYSICAL="INTF0_RX0_ch_rxphshift180done"/>
            <PORTMAP LOGICAL="ch_rxpkdet" PHYSICAL="INTF0_RX0_ch_rxpkdet"/>
            <PORTMAP LOGICAL="ch_rxpmaresetmask" PHYSICAL="INTF0_RX0_ch_rxpmaresetmask"/>
            <PORTMAP LOGICAL="ch_rxpolarity" PHYSICAL="INTF0_RX0_ch_rxpolarity"/>
            <PORTMAP LOGICAL="ch_rxprbscntreset" PHYSICAL="INTF0_RX0_ch_rxprbscntreset"/>
            <PORTMAP LOGICAL="ch_rxprbserr" PHYSICAL="INTF0_RX0_ch_rxprbserr"/>
            <PORTMAP LOGICAL="ch_rxprbslocked" PHYSICAL="INTF0_RX0_ch_rxprbslocked"/>
            <PORTMAP LOGICAL="ch_rxprbssel" PHYSICAL="INTF0_RX0_ch_rxprbssel"/>
            <PORTMAP LOGICAL="ch_rxprogdivreset" PHYSICAL="INTF0_RX0_ch_rxprogdivreset"/>
            <PORTMAP LOGICAL="ch_rxprogdivresetdone" PHYSICAL="INTF0_RX0_ch_rxprogdivresetdone"/>
            <PORTMAP LOGICAL="ch_rxqpien" PHYSICAL="INTF0_RX0_ch_rxqpien"/>
            <PORTMAP LOGICAL="ch_rxqpisenn" PHYSICAL="INTF0_RX0_ch_rxqpisenn"/>
            <PORTMAP LOGICAL="ch_rxqpisenp" PHYSICAL="INTF0_RX0_ch_rxqpisenp"/>
            <PORTMAP LOGICAL="ch_rxrate" PHYSICAL="INTF0_RX0_ch_rxrate"/>
            <PORTMAP LOGICAL="ch_rxresetdone" PHYSICAL="INTF0_RX0_ch_rxresetdone"/>
            <PORTMAP LOGICAL="ch_rxresetmode" PHYSICAL="INTF0_RX0_ch_rxresetmode"/>
            <PORTMAP LOGICAL="ch_rxsimplexphystatus" PHYSICAL="INTF0_RX0_ch_rxsimplexphystatus"/>
            <PORTMAP LOGICAL="ch_rxslide" PHYSICAL="INTF0_RX0_ch_rxslide"/>
            <PORTMAP LOGICAL="ch_rxsliderdy" PHYSICAL="INTF0_RX0_ch_rxsliderdy"/>
            <PORTMAP LOGICAL="ch_rxslipdone" PHYSICAL="INTF0_RX0_ch_rxslipdone"/>
            <PORTMAP LOGICAL="ch_rxstartofseq" PHYSICAL="INTF0_RX0_ch_rxstartofseq"/>
            <PORTMAP LOGICAL="ch_rxstatus" PHYSICAL="INTF0_RX0_ch_rxstatus"/>
            <PORTMAP LOGICAL="ch_rxsyncallin" PHYSICAL="INTF0_RX0_ch_rxsyncallin"/>
            <PORTMAP LOGICAL="ch_rxsyncdone" PHYSICAL="INTF0_RX0_ch_rxsyncdone"/>
            <PORTMAP LOGICAL="ch_rxtermination" PHYSICAL="INTF0_RX0_ch_rxtermination"/>
            <PORTMAP LOGICAL="ch_rxvalid" PHYSICAL="INTF0_RX0_ch_rxvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
