#cell1 bshmatr32_c CMOS schematic 11264 v7r5.6
# 27-May-92 15:28 27-May-92 15:28 dea9106 * .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $N 11 "VSS1" "VSS1"
"VSS" "VDD" "VDD" "VSS" "NSHR" "NSHR" "COMR0" "COMR0" "BULK"; $C 10;
C 6 1 1; C 5 1 1; C 31 1 3; C 16 1 4; C 15 1 4; C 30 1 3; C 8 1
7; C 7 1 7; C 33 1 9; C 34 1 9; $E 11; E 20200002 520 560 + 520
565 "vss1" 1 LB H 0 + 520 545 "" 1 LB H 0 6 0; E 20200002 580 560 +
580 565 "vss1" 1 LB H 0 + 580 545 "" 1 LB H 0 5 0; E 20200002 580 240
+ 580 245 "vss" 1 LB H 0 + 580 225 "" 1 LB H 0 31 0; E 20200002 580
400 + 580 405 "vdd" 1 LB H 0 + 580 385 "" 1 LB H 0 16 0; E 20200002
520 400 + 520 405 "vdd" 1 LB H 0 + 520 385 "" 1 LB H 0 15 0; E
20200002 520 240 + 520 245 "vss" 1 LB H 0 + 520 225 "" 1 LB H 0 30 0;
E 20200002 580 370 + 580 375 "nshr" 1 LB H 0 + 580 355 "" 1 LB H 0 8 0
; E 20200002 520 370 + 520 375 "nshr" 1 LB H 0 + 520 355 "" 1 LB H 0 7
0; E 20200002 520 440 + 520 445 "comr0" 1 LB H 0 + 520 425 "" 1 LB H
0 33 0; E 20000002 560 440 0; E 20200002 560 220 + 560 225 "comr0" 1
LB H 0 + 560 205 "" 1 LB H 0 34 0; $S 6; S 6 3 2; S 5 4 2; S 1 2 2
; S 8 7 2; S 9 10 2; S 11 10 2; $Z;
