# SystemVerilog Subset Parser

ANTLR4 + Python3 parser for a SystemVerilog subset.
