##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_2
		4.2::Critical Path Report for Clock_4
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for UART_IntClock
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (Clock_4:R vs. Clock_4:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: Clock_2                    | Frequency: 35.50 MHz  | Target: 0.02 MHz   | 
Clock: Clock_3                    | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_3(fixed-function)    | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_3(routed)            | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_4                    | Frequency: 59.54 MHz  | Target: 24.00 MHz  | 
Clock: Clock_5                    | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_5(fixed-function)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 54.71 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock              | Frequency: 54.71 MHz  | Target: 0.46 MHz   | 
Clock: timer_clock                | Frequency: 63.45 MHz  | Target: 2.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_2        Clock_2        4.16667e+007     41638501    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4        Clock_4        41666.7          24871       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      UART_IntClock  41666.7          23388       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2148434     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock    timer_clock    500000           484240      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase  
-----------------------  ------------  ----------------  
Gimbal_Encoder_A(0)_PAD  19520         Clock_2:R         
Gimbal_Encoder_B(0)_PAD  15265         Clock_2:R         
Handle_Encoder_A(0)_PAD  15901         Clock_2:R         
Handle_Encoder_B(0)_PAD  15552         Clock_2:R         
Pin_1(0)_PAD             18871         timer_clock:R     


                       3.2::Clock to Out
                       -----------------

Port Name              Clock to Out  Clock Name:Phase             
---------------------  ------------  ---------------------------  
SCL_1(0)_PAD:out       26368         CyBUS_CLK(fixed-function):R  
SDA_1(0)_PAD:out       25641         CyBUS_CLK(fixed-function):R  
Steering_PWM(0)_PAD    22801         Clock_4:R                    
Tx_RPi(0)_PAD          34171         UART_IntClock:R              
flywheel_motor(0)_PAD  23497         Clock_4:R                    
gimbal_motor(0)_PAD    23781         Clock_4:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 35.50 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41638501p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23935
-------------------------------------   ----- 
End-of-path arrival time (ps)           23935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                                    macrocell75     1250   1250  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell11    10415  11665  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15015  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3791  18805  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  23935  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  23935  41638501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 59.54 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16296
-------------------------------------   ----- 
End-of-path arrival time (ps)           16296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24871  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell25      5022   8522  24871  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell25      3350  11872  24871  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell8     4424  16296  24871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell8        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.71 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14808
-------------------------------------   ----- 
End-of-path arrival time (ps)           14808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell4         3163   3163  23388  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      6006   9169  23388  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  12519  23388  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2290  14808  23388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 54.71 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14808
-------------------------------------   ----- 
End-of-path arrival time (ps)           14808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell4         3163   3163  23388  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      6006   9169  23388  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  12519  23388  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2290  14808  23388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 63.45 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484240p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   2900   6400  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   5130  11530  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  11530  484240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14808
-------------------------------------   ----- 
End-of-path arrival time (ps)           14808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell4         3163   3163  23388  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      6006   9169  23388  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  12519  23388  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2290  14808  23388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16296
-------------------------------------   ----- 
End-of-path arrival time (ps)           16296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24871  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell25      5022   8522  24871  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell25      3350  11872  24871  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell8     4424  16296  24871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell8        0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484240p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   2900   6400  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   5130  11530  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  11530  484240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1


5.4::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell51     1250   1250  2148434  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell4      5187   6437  2148434  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   9787  2148434  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2256  12043  2148434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41638501p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23935
-------------------------------------   ----- 
End-of-path arrival time (ps)           23935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                                    macrocell75     1250   1250  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell11    10415  11665  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15015  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3791  18805  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  23935  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  23935  41638501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23388p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14808
-------------------------------------   ----- 
End-of-path arrival time (ps)           14808
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                            iocell4         3163   3163  23388  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell8      6006   9169  23388  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell8      3350  12519  23388  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2290  14808  23388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24871p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16296
-------------------------------------   ----- 
End-of-path arrival time (ps)           16296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24871  RISE       1
\PWM_Steer:PWMUDB:status_2\/main_1          macrocell25      5022   8522  24871  RISE       1
\PWM_Steer:PWMUDB:status_2\/q               macrocell25      3350  11872  24871  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_2  statusicell8     4424  16296  24871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25905p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11531  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11531  25905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26208p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -4230
--------------------------------------------   ----- 
End-of-path required time (ps)                 37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11229
-------------------------------------   ----- 
End-of-path arrival time (ps)           11229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2599   6099  26208  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   5130  11229  26208  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  11229  26208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 28074p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                     iocell4       3163   3163  23388  RISE       1
\UART:BUART:pollcount_1\/main_3  macrocell61   6920  10083  28074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 28074p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10083
-------------------------------------   ----- 
End-of-path arrival time (ps)           10083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                     iocell4       3163   3163  23388  RISE       1
\UART:BUART:pollcount_0\/main_2  macrocell62   6920  10083  28074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_CMG:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_CMG:PWMUDB:status_1\/clock_0
Path slack     : 28200p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  28200  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  28200  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  28200  RISE       1
\PWM_CMG:PWMUDB:status_1\/main_1         macrocell46     6086   9956  28200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_CMG:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:prevCompare2\/clock_0
Path slack     : 28755p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9401
-------------------------------------   ---- 
End-of-path arrival time (ps)           9401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  28200  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  28200  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  28200  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/main_0     macrocell44     5531   9401  28755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/clock_0                      macrocell44         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29073p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:status_2\/main_1          macrocell2      2923   6423  29073  RISE       1
\PWM_CMG:PWMUDB:status_2\/q               macrocell2      3350   9773  29073  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  12094  29073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  29204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25905  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  29205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29508p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   2599   6099  29508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29509p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10    760    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0    760  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2740   3500  24871  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   2598   6098  29509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29860p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8297
-------------------------------------   ---- 
End-of-path arrival time (ps)           8297
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                     iocell4       3163   3163  23388  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell63   5134   8297  29860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29867p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                    iocell4       3163   3163  23388  RISE       1
\UART:BUART:rx_state_0\/main_9  macrocell55   5127   8290  29867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29867p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                    iocell4       3163   3163  23388  RISE       1
\UART:BUART:rx_state_2\/main_8  macrocell58   5127   8290  29867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_RPi(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29867p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8290
-------------------------------------   ---- 
End-of-path arrival time (ps)           8290
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_RPi(0)/in_clock                                          iocell4             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_RPi(0)/fb                 iocell4       3163   3163  23388  RISE       1
\UART:BUART:rx_last\/main_0  macrocell64   5127   8290  29867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell64         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_89/main_1
Capture Clock  : Net_89/clock_0
Path slack     : 30604p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  28200  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  28200  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  28200  RISE       1
Net_89/main_1                            macrocell48     3683   7553  30604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_311/main_1
Capture Clock  : Net_311/clock_0
Path slack     : 30893p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7264
-------------------------------------   ---- 
End-of-path arrival time (ps)           7264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  30893  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  30893  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  30893  RISE       1
Net_311/main_1                             macrocell96      3514   7264  30893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_311/clock_0                                            macrocell96         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30969p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  27669  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3388   4638  30969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30970p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q         macrocell42     1250   1250  27669  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3386   4636  30970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31409p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell93      1250   1250  26907  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   2947   4197  31409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31411p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q         macrocell93      1250   1250  26907  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   2946   4196  31411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_88/main_1
Capture Clock  : Net_88/clock_0
Path slack     : 31783p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6374
-------------------------------------   ---- 
End-of-path arrival time (ps)           6374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31783  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31783  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31783  RISE       1
Net_88/main_1                            macrocell47     2624   6374  31783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell47         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_CMG:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:prevCompare1\/clock_0
Path slack     : 31787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31783  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31783  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31783  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/main_0     macrocell43     2619   6369  31787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_CMG:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_CMG:PWMUDB:status_0\/clock_0
Path slack     : 31787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6369
-------------------------------------   ---- 
End-of-path arrival time (ps)           6369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT  slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31783  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31783  RISE       1
\PWM_CMG:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31783  RISE       1
\PWM_CMG:PWMUDB:status_0\/main_1         macrocell45     2619   6369  31787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  30893  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  30893  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  30893  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_1         macrocell95      2601   6351  31806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Steer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:prevCompare1\/clock_0
Path slack     : 31819p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6338
-------------------------------------   ---- 
End-of-path arrival time (ps)           6338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   1520   1520  30893  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   1520  30893  RISE       1
\PWM_Steer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   2230   3750  30893  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/main_0     macrocell94      2588   6338  31819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : Net_89/main_0
Capture Clock  : Net_89/clock_0
Path slack     : 32116p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6041
-------------------------------------   ---- 
End-of-path arrival time (ps)           6041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  27669  RISE       1
Net_89/main_0                      macrocell48   4791   6041  32116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_89/clock_0                                             macrocell48         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:runmode_enable\/q
Path End       : Net_311/main_0
Capture Clock  : Net_311/clock_0
Path slack     : 33348p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:runmode_enable\/q  macrocell93   1250   1250  26907  RISE       1
Net_311/main_0                       macrocell96   3559   4809  33348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_311/clock_0                                            macrocell96         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:runmode_enable\/q
Path End       : Net_88/main_0
Capture Clock  : Net_88/clock_0
Path slack     : 33787p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:runmode_enable\/q  macrocell42   1250   1250  27669  RISE       1
Net_88/main_0                      macrocell47   3119   4369  33787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_88/clock_0                                             macrocell47         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:status_1\/q
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 33853p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7313
-------------------------------------   ---- 
End-of-path arrival time (ps)           7313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:status_1\/q               macrocell46    1250   1250  33853  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_1  statusicell1   6063   7313  33853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:prevCompare1\/q
Path End       : \PWM_CMG:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:status_0\/clock_0
Path slack     : 34612p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare1\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:prevCompare1\/q   macrocell43   1250   1250  34612  RISE       1
\PWM_CMG:PWMUDB:status_0\/main_0  macrocell45   2295   3545  34612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell45         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:prevCompare2\/q
Path End       : \PWM_CMG:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:status_1\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:prevCompare2\/clock_0                      macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:prevCompare2\/q   macrocell44   1250   1250  34613  RISE       1
\PWM_CMG:PWMUDB:status_1\/main_0  macrocell46   2294   3544  34613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_1\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_CMG:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_CMG:PWMUDB:runmode_enable\/clock_0
Path slack     : 34618p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34618  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/main_0      macrocell42    2328   3538  34618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:runmode_enable\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steer:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:status_0\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:prevCompare1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:prevCompare1\/q   macrocell94   1250   1250  34619  RISE       1
\PWM_Steer:PWMUDB:status_0\/main_0  macrocell95   2287   3537  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Steer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steer:PWMUDB:runmode_enable\/clock_0
Path slack     : 34628p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3529
-------------------------------------   ---- 
End-of-path arrival time (ps)           3529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/clock                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  34628  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/main_0      macrocell93    2319   3529  34628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:runmode_enable\/clock_0                  macrocell93         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steer:PWMUDB:status_0\/q
Path End       : \PWM_Steer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Steer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35757p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:status_0\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_Steer:PWMUDB:status_0\/q               macrocell95    1250   1250  35757  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/status_0  statusicell8   4160   5410  35757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_Steer:PWMUDB:genblk8:stsreg\/clock                    statusicell8        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_CMG:PWMUDB:status_0\/q
Path End       : \PWM_CMG:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_CMG:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37593p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   41667
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:status_0\/clock_0                          macrocell45         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_CMG:PWMUDB:status_0\/q               macrocell45    1250   1250  37593  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3573  37593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_CMG:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 484240p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -4230
----------------------------------------------------   ------ 
End-of-path required time (ps)                         495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11530
-------------------------------------   ----- 
End-of-path arrival time (ps)           11530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   2900   6400  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell12   5130  11530  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell13      0  11530  484240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \EncTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 486839p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                             -500
----------------------------------------------------   ------ 
End-of-path required time (ps)                         499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12661
-------------------------------------   ----- 
End-of-path arrival time (ps)           12661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell12    760    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell13      0    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell13   2740   3500  484240  RISE       1
\EncTimer:TimerUDB:status_tc\/main_1         macrocell26      2914   6414  486839  RISE       1
\EncTimer:TimerUDB:status_tc\/q              macrocell26      3350   9764  486839  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2897  12661  486839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:rstSts:stsreg\/clock                    statusicell9        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 487540p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell13   2900   6400  487540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 487540p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell12    760    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell13      0    760  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell13   2740   3500  484240  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell12   2900   6400  487540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 489814p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell5        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  486517  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell13   2916   4126  489814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \EncTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 489817p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   500000
- Setup time                                            -6060
----------------------------------------------------   ------ 
End-of-path required time (ps)                         493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4123
-------------------------------------   ---- 
End-of-path arrival time (ps)           4123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell5        0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\EncTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  486517  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell12   2913   4123  489817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\EncTimer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12043
-------------------------------------   ----- 
End-of-path arrival time (ps)           12043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell51     1250   1250  2148434  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell4      5187   6437  2148434  RISE       1
\UART:BUART:counter_load_not\/q                macrocell4      3350   9787  2148434  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2256  12043  2148434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2149366p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell7    4413   5663  2149366  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell7    3350   9013  2149366  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2928  11941  2149366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2152499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13667
-------------------------------------   ----- 
End-of-path arrival time (ps)           13667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152499  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell5      4426   8006  2152499  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell5      3350  11356  2152499  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    2311  13667  2152499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2152559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152559  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell55   8657  10597  2152559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2152559p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10597
-------------------------------------   ----- 
End-of-path arrival time (ps)           10597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152559  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell58   8657  10597  2152559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153426p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell56     1250   1250  2153426  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   8861  10111  2153426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2153449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9707
-------------------------------------   ---- 
End-of-path arrival time (ps)           9707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152559  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell56   7767   9707  2153449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2153722p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12445
-------------------------------------   ----- 
End-of-path arrival time (ps)           12445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q      macrocell56    1250   1250  2153426  RISE       1
\UART:BUART:rx_status_4\/main_0  macrocell9     5587   6837  2153722  RISE       1
\UART:BUART:rx_status_4\/q       macrocell9     3350  10187  2153722  RISE       1
\UART:BUART:sRX:RxSts\/status_4  statusicell3   2258  12445  2153722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2154500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell55   7407   8657  2154500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2154500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8657
-------------------------------------   ---- 
End-of-path arrival time (ps)           8657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell58   7407   8657  2154500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154619p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6038
-------------------------------------   ---- 
End-of-path arrival time (ps)           6038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2151851  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   5848   6038  2154619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell50     1250   1250  2150943  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   4670   5920  2154736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell56   6877   8127  2155030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8127
-------------------------------------   ---- 
End-of-path arrival time (ps)           8127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell63   6877   8127  2155030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155150p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8006
-------------------------------------   ---- 
End-of-path arrival time (ps)           8006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2152499  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell51     4426   8006  2155150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell58   1250   1250  2149384  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell60   6700   7950  2155207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155216p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5441
-------------------------------------   ---- 
End-of-path arrival time (ps)           5441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell51     1250   1250  2148434  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   4191   5441  2155216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155223p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7933
-------------------------------------   ---- 
End-of-path arrival time (ps)           7933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell58   1250   1250  2149384  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell57   6683   7933  2155223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell58   1250   1250  2149384  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell55   6641   7891  2155266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2155266p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7891
-------------------------------------   ---- 
End-of-path arrival time (ps)           7891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell58   1250   1250  2149384  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell58   6641   7891  2155266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2155293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155293  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell61   5923   7863  2155293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2155293p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155293  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell62   5923   7863  2155293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155632p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell55     1250   1250  2150028  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3774   5024  2155632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2155671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155671  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell56   5546   7486  2155671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2155736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7421
-------------------------------------   ---- 
End-of-path arrival time (ps)           7421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2152559  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell57   5481   7421  2155736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155745p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell54     1250   1250  2150099  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   3662   4912  2155745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2155877p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7280
-------------------------------------   ---- 
End-of-path arrival time (ps)           7280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  2155877  RISE       1
\UART:BUART:txn\/main_3                macrocell49     2910   7280  2155877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2155907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7250
-------------------------------------   ---- 
End-of-path arrival time (ps)           7250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell62   1250   1250  2153102  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell55   6000   7250  2155907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2155922p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell62   1250   1250  2153102  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell63   5985   7235  2155922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156010p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell59     1250   1250  2156010  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   3397   4647  2156010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155671  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell55   5022   6962  2156195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156195p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155671  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell58   5022   6962  2156195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell59   1250   1250  2156010  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell56   5695   6945  2156212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156212p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  2156010  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell63   5695   6945  2156212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2156379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell61   1250   1250  2152772  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell63   5527   6777  2156379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2156715p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6441
-------------------------------------   ---- 
End-of-path arrival time (ps)           6441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2155293  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell59   4501   6441  2156715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2156730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell51   1250   1250  2148434  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell50   5177   6427  2156730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156730p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6427
-------------------------------------   ---- 
End-of-path arrival time (ps)           6427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell51   1250   1250  2148434  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell52   5177   6427  2156730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156732p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  2156010  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell55   5174   6424  2156732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2156732p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6424
-------------------------------------   ---- 
End-of-path arrival time (ps)           6424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  2156010  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell58   5174   6424  2156732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2156903p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6253
-------------------------------------   ---- 
End-of-path arrival time (ps)           6253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell61   1250   1250  2152772  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell55   5003   6253  2156903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157058p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell55   1250   1250  2150028  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell60   4849   6099  2157058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2157075p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell55   1250   1250  2150028  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell57   4832   6082  2157075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157088  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell56   4129   6069  2157088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157088  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell55   4121   6061  2157096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157096p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6061
-------------------------------------   ---- 
End-of-path arrival time (ps)           6061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157088  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell58   4121   6061  2157096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2157163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  2150099  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell56   4743   5993  2157163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2157163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  2150099  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell63   4743   5993  2157163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2157175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  2150099  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell55   4732   5982  2157175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2157175p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5982
-------------------------------------   ---- 
End-of-path arrival time (ps)           5982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  2150099  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell58   4732   5982  2157175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell50   1250   1250  2150943  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell51   4644   5894  2157262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5894
-------------------------------------   ---- 
End-of-path arrival time (ps)           5894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell52   1250   1250  2149867  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell51   4644   5894  2157262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell52   1250   1250  2149867  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell50   4303   5553  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell52   1250   1250  2149867  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell52   4303   5553  2157603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157681p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5475
-------------------------------------   ---- 
End-of-path arrival time (ps)           5475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2151851  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell51     5285   5475  2157681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell51   1250   1250  2148434  RISE       1
\UART:BUART:txn\/main_2    macrocell49   4120   5370  2157786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell51   1250   1250  2148434  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell53   4120   5370  2157786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell52   1250   1250  2149867  RISE       1
\UART:BUART:txn\/main_4    macrocell49   3749   4999  2158158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158158p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell52   1250   1250  2149867  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell53   3749   4999  2158158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell51   1250   1250  2148434  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell51   3614   4864  2158292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell50   1250   1250  2150943  RISE       1
\UART:BUART:txn\/main_1    macrocell49   3589   4839  2158318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158318p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell50   1250   1250  2150943  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell53   3589   4839  2158318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2158403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell53   1250   1250  2158403  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell50   3504   4754  2158403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2158403p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell53   1250   1250  2158403  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell52   3504   4754  2158403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158545p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4612
-------------------------------------   ---- 
End-of-path arrival time (ps)           4612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell53   1250   1250  2158403  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell51   3362   4612  2158545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell51         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158562p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4595
-------------------------------------   ---- 
End-of-path arrival time (ps)           4595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2155671  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell57   2655   4595  2158562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4558
-------------------------------------   ---- 
End-of-path arrival time (ps)           4558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158598  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell59   2618   4558  2158598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2158607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158598  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell61   2610   4550  2158607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2158607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2158598  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell62   2610   4550  2158607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158805p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell60   3102   4352  2158805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158822p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell57   1250   1250  2149366  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell57   3085   4335  2158822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158895p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4261
-------------------------------------   ---- 
End-of-path arrival time (ps)           4261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158895  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell59   2321   4261  2158895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2158898p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4259
-------------------------------------   ---- 
End-of-path arrival time (ps)           4259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2157088  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell57   2319   4259  2158898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159206p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell55   1250   1250  2150028  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell56   2700   3950  2159206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159206p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3950
-------------------------------------   ---- 
End-of-path arrival time (ps)           3950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell55   1250   1250  2150028  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell63   2700   3950  2159206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell55   1250   1250  2150028  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell55   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159215p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3941
-------------------------------------   ---- 
End-of-path arrival time (ps)           3941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell55   1250   1250  2150028  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell58   2691   3941  2159215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell50   1250   1250  2150943  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell50   2687   3937  2159220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159220p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell50   1250   1250  2150943  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell52   2687   3937  2159220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell53   1250   1250  2158403  RISE       1
\UART:BUART:txn\/main_6   macrocell49   2633   3883  2159273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell59   1250   1250  2156010  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell57   2628   3878  2159278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159278p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell61   1250   1250  2152772  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell61   2628   3878  2159278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell54   1250   1250  2150099  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell60   2591   3841  2159315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell60         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 2159324p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  2150099  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell57   2583   3833  2159324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159500p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3657
-------------------------------------   ---- 
End-of-path arrival time (ps)           3657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2151851  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell53     3467   3657  2159500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159598p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell49   1250   1250  2159598  RISE       1
\UART:BUART:txn\/main_0  macrocell49   2309   3559  2159598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell62   1250   1250  2153102  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell61   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 2159607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell62   1250   1250  2153102  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell62   2299   3549  2159607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 2159664p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell64   1250   1250  2159664  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell58   2243   3493  2159664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2159679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell58   1250   1250  2149384  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell56   2228   3478  2159679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 2159679p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3478
-------------------------------------   ---- 
End-of-path arrival time (ps)           3478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell58   1250   1250  2149384  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell63   2228   3478  2159679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159682p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  2159682  RISE       1
\UART:BUART:txn\/main_5                      macrocell49     3285   3475  2159682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell49         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3007
-------------------------------------   ---- 
End-of-path arrival time (ps)           3007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2151851  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell50     2817   3007  2160149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160149p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3007
-------------------------------------   ---- 
End-of-path arrival time (ps)           3007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  2151851  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell52     2817   3007  2160149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2724
-------------------------------------   ---- 
End-of-path arrival time (ps)           2724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  2159682  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell50     2534   2724  2160433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2724
-------------------------------------   ---- 
End-of-path arrival time (ps)           2724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  2159682  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell52     2534   2724  2160433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell52         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 2162665p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell63    1250   1250  2162665  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell3   2252   3502  2162665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41638501p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23935
-------------------------------------   ----- 
End-of-path arrival time (ps)           23935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                                    macrocell75     1250   1250  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell11    10415  11665  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15015  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3791  18805  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   5130  23935  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  23935  41638501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41639666p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 41662437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22771
-------------------------------------   ----- 
End-of-path arrival time (ps)           22771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell86     1250   1250  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell22     5615   6865  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell22     3350  10215  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   7426  17641  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   5130  22771  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  22771  41639666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_5
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41640259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22898
-------------------------------------   ----- 
End-of-path arrival time (ps)           22898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q     macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:Net_1203_split\/main_6  macrocell84  16060  17310  41640259  RISE       1
\Gimbal_Encoder:Net_1203_split\/q       macrocell84   3350  20660  41640259  RISE       1
\Gimbal_Encoder:Net_1203\/main_5        macrocell72   2238  22898  41640259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41641246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19360
-------------------------------------   ----- 
End-of-path arrival time (ps)           19360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                                    macrocell75     1250   1250  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell11    10415  11665  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15015  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   4346  19360  41641246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41641801p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18805
-------------------------------------   ----- 
End-of-path arrival time (ps)           18805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                                    macrocell75     1250   1250  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell11    10415  11665  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell11     3350  15015  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   3791  18805  41641801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41641985p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18622
-------------------------------------   ----- 
End-of-path arrival time (ps)           18622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell86     1250   1250  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell22     5615   6865  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell22     3350  10215  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell9   8406  18622  41641985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41642966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17641
-------------------------------------   ----- 
End-of-path arrival time (ps)           17641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                                    macrocell86     1250   1250  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell22     5615   6865  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell22     3350  10215  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell8   7426  17641  41642966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_7
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41643950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19207
-------------------------------------   ----- 
End-of-path arrival time (ps)           19207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q             macrocell75   1250   1250  41638501  RISE       1
\Gimbal_Encoder:Net_1251_split\/main_1  macrocell70  11736  12986  41643950  RISE       1
\Gimbal_Encoder:Net_1251_split\/q       macrocell70   3350  16336  41643950  RISE       1
\Gimbal_Encoder:Net_1251\/main_7        macrocell65   2871  19207  41643950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_5
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41643981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19175
-------------------------------------   ----- 
End-of-path arrival time (ps)           19175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:Net_1203_split\/main_3   macrocell1   12266  13516  41643981  RISE       1
\Handle_Encoder:Net_1203_split\/q        macrocell1    3350  16866  41643981  RISE       1
\Handle_Encoder:Net_1203\/main_5         macrocell86   2309  19175  41643981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41644043p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16564
-------------------------------------   ----- 
End-of-path arrival time (ps)           16564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                                    macrocell89     1250   1250  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell18     9157  10407  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell18     3350  13757  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2806  16564  41644043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41644057p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16550
-------------------------------------   ----- 
End-of-path arrival time (ps)           16550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                                    macrocell89     1250   1250  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/main_0                macrocell18     9157  10407  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell18     3350  13757  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2792  16550  41644057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_7
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41644317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18840
-------------------------------------   ----- 
End-of-path arrival time (ps)           18840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:Net_1251_split\/main_3   macrocell98  11941  13191  41644317  RISE       1
\Handle_Encoder:Net_1251_split\/q        macrocell98   3350  16541  41644317  RISE       1
\Handle_Encoder:Net_1251\/main_7         macrocell79   2299  18840  41644317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41645241p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20926
-------------------------------------   ----- 
End-of-path arrival time (ps)           20926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                macrocell65    1250   1250  41645241  RISE       1
\Gimbal_Encoder:Net_611\/main_1            macrocell17    9980  11230  41645241  RISE       1
\Gimbal_Encoder:Net_611\/q                 macrocell17    3350  14580  41645241  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   6346  20926  41645241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_4
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41645854p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17302
-------------------------------------   ----- 
End-of-path arrival time (ps)           17302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:Net_1203\/main_4     macrocell72  16052  17302  41645854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41645854p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17302
-------------------------------------   ----- 
End-of-path arrival time (ps)           17302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q     macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_5  macrocell76  16052  17302  41645854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41647535p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15622
-------------------------------------   ----- 
End-of-path arrival time (ps)           15622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  41646433  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_2  macrocell78  14372  15622  41647535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41648477p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14680
-------------------------------------   ----- 
End-of-path arrival time (ps)           14680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q         macrocell76   1250   1250  41644110  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_3  macrocell77  13430  14680  41648477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41648681p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11925
-------------------------------------   ----- 
End-of-path arrival time (ps)           11925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                                    macrocell65     1250   1250  41645241  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7  10675  11925  41648681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41648683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11924
-------------------------------------   ----- 
End-of-path arrival time (ps)           11924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q                                    macrocell65     1250   1250  41645241  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6  10674  11924  41648683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41648928p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11679
-------------------------------------   ----- 
End-of-path arrival time (ps)           11679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell79     1250   1250  41646177  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9  10429  11679  41648928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell9       0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_6
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41648981p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14176
-------------------------------------   ----- 
End-of-path arrival time (ps)           14176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:Net_1251\/main_6     macrocell65  12926  14176  41648981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_1
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41649077p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14080
-------------------------------------   ----- 
End-of-path arrival time (ps)           14080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:Net_1203\/main_1         macrocell86  12830  14080  41649077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 41649181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell72     1250   1250  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     3791   5041  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   8391  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell7   3035  11426  41649181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell7       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41649181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11426
-------------------------------------   ----- 
End-of-path arrival time (ps)           11426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                                    macrocell72     1250   1250  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/main_2          macrocell15     3791   5041  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_enable\/q               macrocell15     3350   8391  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell6   3035  11426  41649181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41649345p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13812
-------------------------------------   ----- 
End-of-path arrival time (ps)           13812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q       macrocell75   1250   1250  41638501  RISE       1
\Gimbal_Encoder:Net_1251\/main_1  macrocell65  12562  13812  41649345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41649368p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16798
-------------------------------------   ----- 
End-of-path arrival time (ps)           16798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell20     5653   9043  41649368  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell20     3350  12393  41649368  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell6    4405  16798  41649368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_3
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41649416p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13741
-------------------------------------   ----- 
End-of-path arrival time (ps)           13741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:Net_1251\/main_3         macrocell79  12491  13741  41649416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 41649477p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 41660607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11130
-------------------------------------   ----- 
End-of-path arrival time (ps)           11130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q                                    macrocell79     1250   1250  41646177  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   9880  11130  41649477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41649709p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13448
-------------------------------------   ----- 
End-of-path arrival time (ps)           13448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell77   1250   1250  41644656  RISE       1
\Gimbal_Encoder:Net_1203\/main_3     macrocell72  12198  13448  41649709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41649709p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13448
-------------------------------------   ----- 
End-of-path arrival time (ps)           13448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q     macrocell77   1250   1250  41644656  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_4  macrocell76  12198  13448  41649709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Net_1275\/main_0
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 41649886p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13271
-------------------------------------   ----- 
End-of-path arrival time (ps)           13271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  41641973  RISE       1
\Handle_Encoder:Net_1275\/main_0                             macrocell82     9771  13271  41649886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41649980p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16186
-------------------------------------   ----- 
End-of-path arrival time (ps)           16186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/main_0             macrocell19     6310   9940  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_0\/q                  macrocell19     3350  13290  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell6    2897  16186  41649980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41650437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q   macrocell74   1250   1250  41646433  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_2  macrocell77  11470  12720  41650437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41650452p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15715
-------------------------------------   ----- 
End-of-path arrival time (ps)           15715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q          macrocell76    1250   1250  41644110  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_3  statusicell5  14465  15715  41650452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_4
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41650673p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12484
-------------------------------------   ----- 
End-of-path arrival time (ps)           12484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell76   1250   1250  41644110  RISE       1
\Gimbal_Encoder:Net_1251\/main_4   macrocell65  11234  12484  41650673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41650868p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15299
-------------------------------------   ----- 
End-of-path arrival time (ps)           15299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell83    1250   1250  41650868  RISE       1
\Handle_Encoder:Net_611\/main_2                  macrocell24    7786   9036  41650868  RISE       1
\Handle_Encoder:Net_611\/q                       macrocell24    3350  12386  41650868  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_1        statusicell7   2913  15299  41650868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41650977p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12180
-------------------------------------   ----- 
End-of-path arrival time (ps)           12180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q             macrocell75   1250   1250  41638501  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_0  macrocell76  10930  12180  41650977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41651194p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  41645598  RISE       1
\Gimbal_Encoder:Net_1203\/main_0         macrocell72  10713  11963  41651194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41651194p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11963
-------------------------------------   ----- 
End-of-path arrival time (ps)           11963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  41645598  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_1   macrocell76  10713  11963  41651194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41651232p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14935
-------------------------------------   ----- 
End-of-path arrival time (ps)           14935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell69         0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell69    1250   1250  41650069  RISE       1
\Gimbal_Encoder:Net_530\/main_2                  macrocell16    8004   9254  41651232  RISE       1
\Gimbal_Encoder:Net_530\/q                       macrocell16    3350  12604  41651232  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_0        statusicell5   2330  14935  41651232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41651293p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14874
-------------------------------------   ----- 
End-of-path arrival time (ps)           14874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell21     5707   9207  41651293  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell21     3350  12557  41651293  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell6    2317  14874  41651293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41651371p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11785
-------------------------------------   ----- 
End-of-path arrival time (ps)           11785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell89   1250   1250  41640757  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_0  macrocell92  10535  11785  41651371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41651446p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14720
-------------------------------------   ----- 
End-of-path arrival time (ps)           14720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/q  macrocell83    1250   1250  41650868  RISE       1
\Handle_Encoder:Net_530\/main_2                  macrocell23    7223   8473  41651446  RISE       1
\Handle_Encoder:Net_530\/q                       macrocell23    3350  11823  41651446  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_0        statusicell7   2897  14720  41651446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41651496p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11661
-------------------------------------   ----- 
End-of-path arrival time (ps)           11661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_2  macrocell91  10411  11661  41651496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1251\/main_1
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41651608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11548
-------------------------------------   ----- 
End-of-path arrival time (ps)           11548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell89   1250   1250  41640757  RISE       1
\Handle_Encoder:Net_1251\/main_1  macrocell79  10298  11548  41651608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 41651759p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11398
-------------------------------------   ----- 
End-of-path arrival time (ps)           11398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   1370   1370  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   1370  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2260   3630  41649980  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell83     7768  11398  41651759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41651762p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11394
-------------------------------------   ----- 
End-of-path arrival time (ps)           11394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q   macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_2  macrocell92  10144  11394  41651762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41651772p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11385
-------------------------------------   ----- 
End-of-path arrival time (ps)           11385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  41646433  RISE       1
\Gimbal_Encoder:Net_1251\/main_3         macrocell65  10135  11385  41651772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41651774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11383
-------------------------------------   ----- 
End-of-path arrival time (ps)           11383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q         macrocell76   1250   1250  41644110  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_3  macrocell78  10133  11383  41651774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41651779p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11377
-------------------------------------   ----- 
End-of-path arrival time (ps)           11377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q  macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:bQuadDec:error\/main_2   macrocell90  10127  11377  41651779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Net_1275\/main_1
Capture Clock  : \Handle_Encoder:Net_1275\/clock_0
Path slack     : 41651863p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11293
-------------------------------------   ----- 
End-of-path arrival time (ps)           11293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  41643965  RISE       1
\Handle_Encoder:Net_1275\/main_1                             macrocell82     7903  11293  41651863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1275\/clock_0                          macrocell82         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41651957p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11200
-------------------------------------   ----- 
End-of-path arrival time (ps)           11200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q       macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_5  macrocell77   9950  11200  41651957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41652044p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14122
-------------------------------------   ----- 
End-of-path arrival time (ps)           14122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_3\/main_0            macrocell14     4957   8457  41652044  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_3\/q                 macrocell14     3350  11807  41652044  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    2316  14122  41652044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41652092p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11065
-------------------------------------   ----- 
End-of-path arrival time (ps)           11065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  41645598  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_1  macrocell78   9815  11065  41652092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41652328p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10829
-------------------------------------   ----- 
End-of-path arrival time (ps)           10829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell76   1250   1250  41644110  RISE       1
\Gimbal_Encoder:Net_1260\/main_1   macrocell75   9579  10829  41652328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_5
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41652613p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10544
-------------------------------------   ----- 
End-of-path arrival time (ps)           10544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell77   1250   1250  41644656  RISE       1
\Gimbal_Encoder:Net_1251\/main_5     macrocell65   9294  10544  41652613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 41652618p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10539
-------------------------------------   ----- 
End-of-path arrival time (ps)           10539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell67     7039  10539  41652618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell67         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1203\/main_2
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41653046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell90   1250   1250  41647947  RISE       1
\Handle_Encoder:Net_1203\/main_2   macrocell86   8861  10111  41653046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1260\/main_1
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41653046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10111
-------------------------------------   ----- 
End-of-path arrival time (ps)           10111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell90   1250   1250  41647947  RISE       1
\Handle_Encoder:Net_1260\/main_1   macrocell89   8861  10111  41653046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41653253p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12913
-------------------------------------   ----- 
End-of-path arrival time (ps)           12913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                macrocell75    1250   1250  41638501  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/status_2  statusicell5  11663  12913  41653253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1251\/main_2
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41653306p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9851
-------------------------------------   ---- 
End-of-path arrival time (ps)           9851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  41647644  RISE       1
\Handle_Encoder:Net_1251\/main_2         macrocell79   8601   9851  41653306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41653491p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12676
-------------------------------------   ----- 
End-of-path arrival time (ps)           12676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell69         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/q            macrocell69    1250   1250  41650069  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_0\/main_1          macrocell12    5137   6387  41653491  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_0\/q               macrocell12    3350   9737  41653491  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0  statusicell4   2939  12676  41653491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 41653552p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9605
-------------------------------------   ---- 
End-of-path arrival time (ps)           9605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8    670    670  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0    670  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2720   3390  41643965  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell80     6215   9605  41653552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell80         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:Net_1203\/main_0
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41653625p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9532
-------------------------------------   ---- 
End-of-path arrival time (ps)           9532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  41647644  RISE       1
\Handle_Encoder:Net_1203\/main_0         macrocell86   8282   9532  41653625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41653802p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12365
-------------------------------------   ----- 
End-of-path arrival time (ps)           12365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                macrocell89    1250   1250  41640757  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_2  statusicell7  11115  12365  41653802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 41653850p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell81     5806   9306  41653850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell81         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41653972p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  41646433  RISE       1
\Gimbal_Encoder:Net_1203\/main_1         macrocell72   7935   9185  41653972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41653972p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q  macrocell74   1250   1250  41646433  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_2   macrocell76   7935   9185  41653972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41653994p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q             macrocell89   1250   1250  41640757  RISE       1
\Handle_Encoder:bQuadDec:error\/main_0  macrocell90   7913   9163  41653994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41654054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12113
-------------------------------------   ----- 
End-of-path arrival time (ps)           12113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_2\/main_0            macrocell13     3051   6441  41654054  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:status_2\/q                 macrocell13     3350   9791  41654054  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2322  12113  41654054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41654372p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8785
-------------------------------------   ---- 
End-of-path arrival time (ps)           8785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q  macrocell87   1250   1250  41647644  RISE       1
\Handle_Encoder:bQuadDec:error\/main_1   macrocell90   7535   8785  41654372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41654385p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8772
-------------------------------------   ---- 
End-of-path arrival time (ps)           8772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  41647644  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_1  macrocell92   7522   8772  41654385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41654548p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q   macrocell87   1250   1250  41647644  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_1  macrocell91   7359   8609  41654548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41654841p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q               macrocell75   1250   1250  41638501  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_0  macrocell77   7065   8315  41654841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41654905p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q  macrocell77   1250   1250  41644656  RISE       1
\Gimbal_Encoder:Net_1260\/main_2     macrocell75   7002   8252  41654905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41654905p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8252
-------------------------------------   ---- 
End-of-path arrival time (ps)           8252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q       macrocell77   1250   1250  41644656  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_4  macrocell78   7002   8252  41654905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Net_1275\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1275\/clock_0
Path slack     : 41655046p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8111
-------------------------------------   ---- 
End-of-path arrival time (ps)           8111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  41642581  RISE       1
\Gimbal_Encoder:Net_1275\/main_0                             macrocell68     4611   8111  41655046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1275\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655177p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q   macrocell73   1250   1250  41645598  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_1  macrocell77   6729   7979  41655177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41655442p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10725
-------------------------------------   ----- 
End-of-path arrival time (ps)           10725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8    760    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0    760  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2740   3500  41641973  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell6    7225  10725  41655442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41655478p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7679
-------------------------------------   ---- 
End-of-path arrival time (ps)           7679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell90   1250   1250  41647947  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_3  macrocell91   6429   7679  41655478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Net_1275\/main_1
Capture Clock  : \Gimbal_Encoder:Net_1275\/clock_0
Path slack     : 41655482p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7675
-------------------------------------   ---- 
End-of-path arrival time (ps)           7675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  41643017  RISE       1
\Gimbal_Encoder:Net_1275\/main_1                             macrocell68     4285   7675  41655482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1275\/clock_0                          macrocell68         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41655517p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q       macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_5  macrocell78   6389   7639  41655517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41655598p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7558
-------------------------------------   ---- 
End-of-path arrival time (ps)           7558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q  macrocell73   1250   1250  41645598  RISE       1
\Gimbal_Encoder:Net_1251\/main_2         macrocell65   6308   7558  41655598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41655687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10979
-------------------------------------   ----- 
End-of-path arrival time (ps)           10979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q                             macrocell89    1250   1250  41640757  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell6   9729  10979  41655687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell6        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1203\/q
Path End       : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 41655735p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7422
-------------------------------------   ---- 
End-of-path arrival time (ps)           7422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1203\/q                              macrocell86   1250   1250  41639666  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell85   6172   7422  41655735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell85         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41655776p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7381
-------------------------------------   ---- 
End-of-path arrival time (ps)           7381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_filt\/q       macrocell74   1250   1250  41646433  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell74   6131   7381  41655776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:Net_1251\/main_4
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41656119p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7038
-------------------------------------   ---- 
End-of-path arrival time (ps)           7038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q  macrocell90   1250   1250  41647947  RISE       1
\Handle_Encoder:Net_1251\/main_4   macrocell79   5788   7038  41656119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41656272p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6884
-------------------------------------   ---- 
End-of-path arrival time (ps)           6884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell92   1250   1250  41650687  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_5  macrocell92   5634   6884  41656272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 41656326p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6831
-------------------------------------   ---- 
End-of-path arrival time (ps)           6831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT     slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   1370   1370  41653928  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   1370  41653928  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2260   3630  41653928  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell69     3201   6831  41656326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell69         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1203\/main_4
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41656331p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell92   1250   1250  41650687  RISE       1
\Handle_Encoder:Net_1203\/main_4     macrocell86   5576   6826  41656331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1260\/main_3
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41656331p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell92   1250   1250  41650687  RISE       1
\Handle_Encoder:Net_1260\/main_3     macrocell89   5576   6826  41656331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41656460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6697
-------------------------------------   ---- 
End-of-path arrival time (ps)           6697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q       macrocell92   1250   1250  41650687  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_5  macrocell91   5447   6697  41656460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1251\/main_5
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41656544p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell91   1250   1250  41650875  RISE       1
\Handle_Encoder:Net_1251\/main_5     macrocell79   5363   6613  41656544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41656627p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9540
-------------------------------------   ---- 
End-of-path arrival time (ps)           9540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6    760    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0    760  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2740   3500  41642581  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    6040   9540  41656627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 41656703p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6454
-------------------------------------   ---- 
End-of-path arrival time (ps)           6454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6    670    670  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0    670  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2720   3390  41643017  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell66     3064   6454  41656703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell66         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1251\/q
Path End       : \Handle_Encoder:Net_1251\/main_0
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41656983p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1251\/q       macrocell79   1250   1250  41646177  RISE       1
\Handle_Encoder:Net_1251\/main_0  macrocell79   4924   6174  41656983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 41657126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                                model name    delay     AT     slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q                             macrocell75    1250   1250  41638501  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   8291   9541  41657126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657163p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q         macrocell90   1250   1250  41647947  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_3  macrocell92   4744   5994  41657163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41657178p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q       macrocell90   1250   1250  41647947  RISE       1
\Handle_Encoder:bQuadDec:error\/main_3  macrocell90   4729   5979  41657178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:Net_1251\/main_6
Capture Clock  : \Handle_Encoder:Net_1251\/clock_0
Path slack     : 41657198p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q  macrocell92   1250   1250  41650687  RISE       1
\Handle_Encoder:Net_1251\/main_6     macrocell79   4709   5959  41657198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1251\/clock_0                          macrocell79         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_0\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_3
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41657233p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_0\/q  macrocell78   1250   1250  41640259  RISE       1
\Gimbal_Encoder:Net_1260\/main_3     macrocell75   4674   5924  41657233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41657256p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q               macrocell89   1250   1250  41640757  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_0  macrocell91   4651   5901  41657256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 41657342p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell33   1250   1250  41657342  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell34   4564   5814  41657342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell34         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 41657456p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5701
-------------------------------------   ---- 
End-of-path arrival time (ps)           5701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell36         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell36   1250   1250  41657456  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell37   4451   5701  41657456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell37         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41657508p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell41   1250   1250  41657508  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell88   4399   5649  41657508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657581p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5575
-------------------------------------   ---- 
End-of-path arrival time (ps)           5575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q               macrocell75   1250   1250  41638501  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/main_0  macrocell78   4325   5575  41657581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_0\/clock_0                  macrocell78         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41657601p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5556
-------------------------------------   ---- 
End-of-path arrival time (ps)           5556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q     macrocell91   1250   1250  41650875  RISE       1
\Handle_Encoder:bQuadDec:error\/main_4  macrocell90   4306   5556  41657601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 41657621p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5536
-------------------------------------   ---- 
End-of-path arrival time (ps)           5536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell91   1250   1250  41650875  RISE       1
\Handle_Encoder:bQuadDec:state_0\/main_4  macrocell92   4286   5536  41657621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41657692p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell30   1250   1250  41657692  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell73   4215   5465  41657692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41658030p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell36   1250   1250  41657456  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell87   3876   5126  41658030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41658153p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_filt\/q       macrocell73   1250   1250  41645598  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell73   3754   5004  41658153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:Net_1260\/q
Path End       : \Handle_Encoder:Net_1260\/main_0
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41658178p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4979
-------------------------------------   ---- 
End-of-path arrival time (ps)           4979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:Net_1260\/q       macrocell89   1250   1250  41640757  RISE       1
\Handle_Encoder:Net_1260\/main_0  macrocell89   3729   4979  41658178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 41658218p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell40         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell40   1250   1250  41658218  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell41   3689   4939  41658218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell41         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 41658225p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell34   1250   1250  41658225  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell35   3682   4932  41658225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell35         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41658225p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell34   1250   1250  41658225  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell74   3682   4932  41658225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 41658244p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell30   1250   1250  41657692  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell31   3663   4913  41658244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell31         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1260\/q
Path End       : \Gimbal_Encoder:Net_1260\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1260\/clock_0
Path slack     : 41658292p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1260\/q       macrocell75   1250   1250  41638501  RISE       1
\Gimbal_Encoder:Net_1260\/main_0  macrocell75   3615   4865  41658292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1260\/clock_0                          macrocell75         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41658412p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_filt\/q       macrocell87   1250   1250  41647644  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell87   3494   4744  41658412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41658440p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_filt\/q       macrocell88   1250   1250  41643981  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell88   3467   4717  41658440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1203\/main_3
Capture Clock  : \Handle_Encoder:Net_1203\/clock_0
Path slack     : 41658505p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell91   1250   1250  41650875  RISE       1
\Handle_Encoder:Net_1203\/main_3     macrocell86   3402   4652  41658505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1203\/clock_0                          macrocell86         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:Net_1260\/main_2
Capture Clock  : \Handle_Encoder:Net_1260\/clock_0
Path slack     : 41658505p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4652
-------------------------------------   ---- 
End-of-path arrival time (ps)           4652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q  macrocell91   1250   1250  41650875  RISE       1
\Handle_Encoder:Net_1260\/main_2     macrocell89   3402   4652  41658505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:Net_1260\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1203\/q
Path End       : \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 41658507p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT     slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1203\/q                              macrocell72   1250   1250  41645881  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell71   3400   4650  41658507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell71         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:state_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Gimbal_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41658630p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4526
-------------------------------------   ---- 
End-of-path arrival time (ps)           4526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:state_1\/q       macrocell77   1250   1250  41644656  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/main_4  macrocell77   3276   4526  41658630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:state_1\/clock_0                  macrocell77         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 41658679p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell39   1250   1250  41658679  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell40   3228   4478  41658679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell40         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:error\/q
Path End       : \Handle_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Handle_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 41658712p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 41666167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7454
-------------------------------------   ---- 
End-of-path arrival time (ps)           7454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:error\/q          macrocell90    1250   1250  41647947  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/status_3  statusicell7   6204   7454  41658712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:Stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41658996p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/clock_0         macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell40   1250   1250  41658218  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell88   2911   4161  41658996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell33         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell33   1250   1250  41657342  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell74   2887   4137  41659020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 41659121p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell31   1250   1250  41659121  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell32   2785   4035  41659121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell32         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659131p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell31   1250   1250  41659121  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell73   2776   4026  41659131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:Net_1203\/main_2
Capture Clock  : \Gimbal_Encoder:Net_1203\/clock_0
Path slack     : 41659218p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q  macrocell76   1250   1250  41644110  RISE       1
\Gimbal_Encoder:Net_1203\/main_2   macrocell72   2689   3939  41659218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1203\/clock_0                          macrocell72         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:error\/q
Path End       : \Gimbal_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Gimbal_Encoder:bQuadDec:error\/clock_0
Path slack     : 41659218p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:error\/q       macrocell76   1250   1250  41644110  RISE       1
\Gimbal_Encoder:bQuadDec:error\/main_3  macrocell76   2689   3939  41659218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:error\/clock_0                    macrocell76         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_1\/q
Path End       : \Handle_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Handle_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 41659290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_1\/q       macrocell91   1250   1250  41650875  RISE       1
\Handle_Encoder:bQuadDec:state_1\/main_4  macrocell91   2617   3867  41659290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 41659319p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                           model name   delay     AT     slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell37   1250   1250  41659319  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell38   2588   3838  41659319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell38         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659323p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/clock_0         macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell37   1250   1250  41659319  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell87   2584   3834  41659323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:Net_1251\/q
Path End       : \Gimbal_Encoder:Net_1251\/main_0
Capture Clock  : \Gimbal_Encoder:Net_1251\/clock_0
Path slack     : 41659396p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:Net_1251\/q       macrocell65   1250   1250  41645241  RISE       1
\Gimbal_Encoder:Net_1251\/main_0  macrocell65   2511   3761  41659396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:Net_1251\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Handle_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Handle_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659590p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell38   1250   1250  41659590  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell87   2316   3566  41659590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell87         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 41659599p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell32   1250   1250  41659599  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell73   2308   3558  41659599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_A_filt\/clock_0              macrocell73         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Handle_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Handle_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659604p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/clock_0         macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell39   1250   1250  41658679  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell88   2303   3553  41659604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell88         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Gimbal_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 41659607p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/clock_0         macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\Gimbal_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell35   1250   1250  41659607  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell74   2300   3550  41659607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Gimbal_Encoder:bQuadDec:quad_B_filt\/clock_0              macrocell74         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Handle_Encoder:bQuadDec:state_0\/q
Path End       : \Handle_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Handle_Encoder:bQuadDec:error\/clock_0
Path slack     : 41659608p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   41666667
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 41663157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:state_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Handle_Encoder:bQuadDec:state_0\/q     macrocell92   1250   1250  41650687  RISE       1
\Handle_Encoder:bQuadDec:error\/main_5  macrocell90   2298   3548  41659608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Handle_Encoder:bQuadDec:error\/clock_0                    macrocell90         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

