Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 24 20:33:26 2024
| Host         : eecs-digital-25 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 hcount_in_ray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.914ns  (logic 7.713ns (64.738%)  route 4.201ns (35.262%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 11.938 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1238, routed)        1.551    -0.978    clk_pixel
    SLICE_X57Y25         FDRE                                         r  hcount_in_ray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.559 r  hcount_in_ray_reg[4]/Q
                         net (fo=13, routed)          0.915     0.357    calculating_ray/Q[4]
    SLICE_X57Y26         LUT3 (Prop_lut3_I2_O)        0.329     0.686 r  calculating_ray/stepX2_i_20/O
                         net (fo=1, routed)           0.525     1.210    calculating_ray/stepX2_i_20_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     1.809 r  calculating_ray/stepX2_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.809    calculating_ray/stepX2_i_4_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.926 r  calculating_ray/stepX2_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.926    calculating_ray/stepX2_i_3_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.043 r  calculating_ray/stepX2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.043    calculating_ray/stepX2_i_8_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.297 r  calculating_ray/stepX2_i_7/CO[0]
                         net (fo=4, routed)           0.710     3.007    calculating_ray/stepX2_i_7_n_3
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.914     3.921 r  calculating_ray/stepX2_i_1/O[2]
                         net (fo=5, routed)           0.696     4.617    calculating_ray/B[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[9])
                                                      3.834     8.451 r  calculating_ray/stepX2/P[9]
                         net (fo=1, routed)           0.614     9.065    controller_in/P[1]
    SLICE_X54Y27         LUT2 (Prop_lut2_I1_O)        0.124     9.189 r  controller_in/xpm_fifo_axis_inst_i_21/O
                         net (fo=1, routed)           0.000     9.189    controller_in/xpm_fifo_axis_inst_i_21_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.722 r  controller_in/xpm_fifo_axis_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.722    controller_in/xpm_fifo_axis_inst_i_5_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.839 r  controller_in/xpm_fifo_axis_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.839    controller_in/xpm_fifo_axis_inst_i_4_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.956 r  controller_in/xpm_fifo_axis_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.956    controller_in/xpm_fifo_axis_inst_i_3_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.195 r  controller_in/xpm_fifo_axis_inst_i_2/O[2]
                         net (fo=1, routed)           0.741    10.937    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[126]
    RAMB36_X2Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1238, routed)        1.481    11.938    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.575    12.513    
                         clock uncertainty           -0.168    12.345    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                     -0.418    11.927    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.927    
                         arrival time                         -10.937    
  -------------------------------------------------------------------
                         slack                                  0.990    




