{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761871235759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761871235759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:40:35 2025 " "Processing started: Thu Oct 30 21:40:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761871235759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761871235759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sumador_testbench -c sumador_testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off sumador_testbench -c sumador_testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761871235759 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761871237798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/nicol/desktop/fpga - nahuel garcía/parte a/ejercicio/sumador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/nicol/desktop/fpga - nahuel garcía/parte a/ejercicio/sumador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_Completo-comportamiento " "Found design unit 1: Sumador_Completo-comportamiento" {  } { { "../../Parte A/Ejercicio/Sumador_Completo.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/Sumador_Completo.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761871238938 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_Completo " "Found entity 1: Sumador_Completo" {  } { { "../../Parte A/Ejercicio/Sumador_Completo.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Parte A/Ejercicio/Sumador_Completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761871238938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761871238938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador_testbench-comportamiento " "Found design unit 1: sumador_testbench-comportamiento" {  } { { "sumador_testbench.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/Testbench del sumador completo/sumador_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761871238954 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador_testbench " "Found entity 1: sumador_testbench" {  } { { "sumador_testbench.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/Testbench del sumador completo/sumador_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761871238954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761871238954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sumador_testbench " "Elaborating entity \"sumador_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761871239060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_tb sumador_testbench.vhd(19) " "Verilog HDL or VHDL warning at sumador_testbench.vhd(19): object \"S_tb\" assigned a value but never read" {  } { { "sumador_testbench.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/Testbench del sumador completo/sumador_testbench.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1761871239076 "|sumador_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout_tb sumador_testbench.vhd(20) " "Verilog HDL or VHDL warning at sumador_testbench.vhd(20): object \"Cout_tb\" assigned a value but never read" {  } { { "sumador_testbench.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/Testbench del sumador completo/sumador_testbench.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1761871239076 "|sumador_testbench"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "sumador_testbench.vhd(41) " "VHDL Wait Statement error at sumador_testbench.vhd(41): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "sumador_testbench.vhd" "" { Text "C:/Users/nicol/Desktop/FPGA - Nahuel García/Preguntas/Testbench del sumador completo/sumador_testbench.vhd" 41 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Quartus II" 0 -1 1761871239076 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1761871239076 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761871239418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 30 21:40:39 2025 " "Processing ended: Thu Oct 30 21:40:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761871239418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761871239418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761871239418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761871239418 ""}
