read -sv run_verilog_mid/adder_32b_8_88_0b1a786fc3565db818e386f70a8b739d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_88_0b1a786fc3565db818e386f70a8b739d_yosys.v
