#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2616e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2617010 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26082d0 .functor NOT 1, L_0x2672680, C4<0>, C4<0>, C4<0>;
L_0x2672460 .functor XOR 2, L_0x2672300, L_0x26723c0, C4<00>, C4<00>;
L_0x2672570 .functor XOR 2, L_0x2672460, L_0x26724d0, C4<00>, C4<00>;
v0x266a650_0 .net *"_ivl_10", 1 0, L_0x26724d0;  1 drivers
v0x266a750_0 .net *"_ivl_12", 1 0, L_0x2672570;  1 drivers
v0x266a830_0 .net *"_ivl_2", 1 0, L_0x266da10;  1 drivers
v0x266a8f0_0 .net *"_ivl_4", 1 0, L_0x2672300;  1 drivers
v0x266a9d0_0 .net *"_ivl_6", 1 0, L_0x26723c0;  1 drivers
v0x266ab00_0 .net *"_ivl_8", 1 0, L_0x2672460;  1 drivers
v0x266abe0_0 .net "a", 0 0, v0x26656b0_0;  1 drivers
v0x266ac80_0 .net "b", 0 0, v0x2665750_0;  1 drivers
v0x266ad20_0 .net "c", 0 0, v0x26657f0_0;  1 drivers
v0x266adc0_0 .var "clk", 0 0;
v0x266ae60_0 .net "d", 0 0, v0x2665930_0;  1 drivers
v0x266af00_0 .net "out_pos_dut", 0 0, L_0x2672180;  1 drivers
v0x266afa0_0 .net "out_pos_ref", 0 0, L_0x266c4d0;  1 drivers
v0x266b040_0 .net "out_sop_dut", 0 0, L_0x266d430;  1 drivers
v0x266b0e0_0 .net "out_sop_ref", 0 0, L_0x263fe20;  1 drivers
v0x266b180_0 .var/2u "stats1", 223 0;
v0x266b220_0 .var/2u "strobe", 0 0;
v0x266b2c0_0 .net "tb_match", 0 0, L_0x2672680;  1 drivers
v0x266b390_0 .net "tb_mismatch", 0 0, L_0x26082d0;  1 drivers
v0x266b430_0 .net "wavedrom_enable", 0 0, v0x2665c00_0;  1 drivers
v0x266b500_0 .net "wavedrom_title", 511 0, v0x2665ca0_0;  1 drivers
L_0x266da10 .concat [ 1 1 0 0], L_0x266c4d0, L_0x263fe20;
L_0x2672300 .concat [ 1 1 0 0], L_0x266c4d0, L_0x263fe20;
L_0x26723c0 .concat [ 1 1 0 0], L_0x2672180, L_0x266d430;
L_0x26724d0 .concat [ 1 1 0 0], L_0x266c4d0, L_0x263fe20;
L_0x2672680 .cmp/eeq 2, L_0x266da10, L_0x2672570;
S_0x26171a0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2617010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26086b0 .functor AND 1, v0x26657f0_0, v0x2665930_0, C4<1>, C4<1>;
L_0x2608a90 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x2608e70 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x26090f0 .functor AND 1, L_0x2608a90, L_0x2608e70, C4<1>, C4<1>;
L_0x2621b20 .functor AND 1, L_0x26090f0, v0x26657f0_0, C4<1>, C4<1>;
L_0x263fe20 .functor OR 1, L_0x26086b0, L_0x2621b20, C4<0>, C4<0>;
L_0x266b950 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x266b9c0 .functor OR 1, L_0x266b950, v0x2665930_0, C4<0>, C4<0>;
L_0x266bad0 .functor AND 1, v0x26657f0_0, L_0x266b9c0, C4<1>, C4<1>;
L_0x266bb90 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x266bc60 .functor OR 1, L_0x266bb90, v0x2665750_0, C4<0>, C4<0>;
L_0x266bcd0 .functor AND 1, L_0x266bad0, L_0x266bc60, C4<1>, C4<1>;
L_0x266be50 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x266bec0 .functor OR 1, L_0x266be50, v0x2665930_0, C4<0>, C4<0>;
L_0x266bde0 .functor AND 1, v0x26657f0_0, L_0x266bec0, C4<1>, C4<1>;
L_0x266c050 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x266c150 .functor OR 1, L_0x266c050, v0x2665930_0, C4<0>, C4<0>;
L_0x266c210 .functor AND 1, L_0x266bde0, L_0x266c150, C4<1>, C4<1>;
L_0x266c3c0 .functor XNOR 1, L_0x266bcd0, L_0x266c210, C4<0>, C4<0>;
v0x2607c00_0 .net *"_ivl_0", 0 0, L_0x26086b0;  1 drivers
v0x2608000_0 .net *"_ivl_12", 0 0, L_0x266b950;  1 drivers
v0x26083e0_0 .net *"_ivl_14", 0 0, L_0x266b9c0;  1 drivers
v0x26087c0_0 .net *"_ivl_16", 0 0, L_0x266bad0;  1 drivers
v0x2608ba0_0 .net *"_ivl_18", 0 0, L_0x266bb90;  1 drivers
v0x2608f80_0 .net *"_ivl_2", 0 0, L_0x2608a90;  1 drivers
v0x2609200_0 .net *"_ivl_20", 0 0, L_0x266bc60;  1 drivers
v0x2663c20_0 .net *"_ivl_24", 0 0, L_0x266be50;  1 drivers
v0x2663d00_0 .net *"_ivl_26", 0 0, L_0x266bec0;  1 drivers
v0x2663de0_0 .net *"_ivl_28", 0 0, L_0x266bde0;  1 drivers
v0x2663ec0_0 .net *"_ivl_30", 0 0, L_0x266c050;  1 drivers
v0x2663fa0_0 .net *"_ivl_32", 0 0, L_0x266c150;  1 drivers
v0x2664080_0 .net *"_ivl_36", 0 0, L_0x266c3c0;  1 drivers
L_0x7fa120623018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2664140_0 .net *"_ivl_38", 0 0, L_0x7fa120623018;  1 drivers
v0x2664220_0 .net *"_ivl_4", 0 0, L_0x2608e70;  1 drivers
v0x2664300_0 .net *"_ivl_6", 0 0, L_0x26090f0;  1 drivers
v0x26643e0_0 .net *"_ivl_8", 0 0, L_0x2621b20;  1 drivers
v0x26644c0_0 .net "a", 0 0, v0x26656b0_0;  alias, 1 drivers
v0x2664580_0 .net "b", 0 0, v0x2665750_0;  alias, 1 drivers
v0x2664640_0 .net "c", 0 0, v0x26657f0_0;  alias, 1 drivers
v0x2664700_0 .net "d", 0 0, v0x2665930_0;  alias, 1 drivers
v0x26647c0_0 .net "out_pos", 0 0, L_0x266c4d0;  alias, 1 drivers
v0x2664880_0 .net "out_sop", 0 0, L_0x263fe20;  alias, 1 drivers
v0x2664940_0 .net "pos0", 0 0, L_0x266bcd0;  1 drivers
v0x2664a00_0 .net "pos1", 0 0, L_0x266c210;  1 drivers
L_0x266c4d0 .functor MUXZ 1, L_0x7fa120623018, L_0x266bcd0, L_0x266c3c0, C4<>;
S_0x2664b80 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2617010;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x26656b0_0 .var "a", 0 0;
v0x2665750_0 .var "b", 0 0;
v0x26657f0_0 .var "c", 0 0;
v0x2665890_0 .net "clk", 0 0, v0x266adc0_0;  1 drivers
v0x2665930_0 .var "d", 0 0;
v0x2665a20_0 .var/2u "fail", 0 0;
v0x2665ac0_0 .var/2u "fail1", 0 0;
v0x2665b60_0 .net "tb_match", 0 0, L_0x2672680;  alias, 1 drivers
v0x2665c00_0 .var "wavedrom_enable", 0 0;
v0x2665ca0_0 .var "wavedrom_title", 511 0;
E_0x26157f0/0 .event negedge, v0x2665890_0;
E_0x26157f0/1 .event posedge, v0x2665890_0;
E_0x26157f0 .event/or E_0x26157f0/0, E_0x26157f0/1;
S_0x2664eb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2664b80;
 .timescale -12 -12;
v0x26650f0_0 .var/2s "i", 31 0;
E_0x2615690 .event posedge, v0x2665890_0;
S_0x26651f0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2664b80;
 .timescale -12 -12;
v0x26653f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26654d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2664b80;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2665e80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2617010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x266c680 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x266c710 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x266c8b0 .functor AND 1, L_0x266c680, L_0x266c710, C4<1>, C4<1>;
L_0x266c9c0 .functor AND 1, L_0x266c8b0, v0x26657f0_0, C4<1>, C4<1>;
L_0x266cbc0 .functor NOT 1, v0x2665930_0, C4<0>, C4<0>, C4<0>;
L_0x266cd40 .functor AND 1, L_0x266c9c0, L_0x266cbc0, C4<1>, C4<1>;
L_0x266ce90 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x266d010 .functor AND 1, L_0x266ce90, v0x2665750_0, C4<1>, C4<1>;
L_0x266d120 .functor AND 1, L_0x266d010, v0x26657f0_0, C4<1>, C4<1>;
L_0x266d1e0 .functor AND 1, L_0x266d120, v0x2665930_0, C4<1>, C4<1>;
L_0x266d300 .functor OR 1, L_0x266cd40, L_0x266d1e0, C4<0>, C4<0>;
L_0x266d3c0 .functor AND 1, v0x26656b0_0, v0x2665750_0, C4<1>, C4<1>;
L_0x266d4a0 .functor AND 1, L_0x266d3c0, v0x26657f0_0, C4<1>, C4<1>;
L_0x266d560 .functor AND 1, L_0x266d4a0, v0x2665930_0, C4<1>, C4<1>;
L_0x266d430 .functor OR 1, L_0x266d300, L_0x266d560, C4<0>, C4<0>;
L_0x266d790 .functor OR 1, v0x26656b0_0, v0x2665750_0, C4<0>, C4<0>;
L_0x266d890 .functor OR 1, L_0x266d790, v0x26657f0_0, C4<0>, C4<0>;
L_0x266d950 .functor OR 1, L_0x266d890, v0x2665930_0, C4<0>, C4<0>;
L_0x266dab0 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x266db20 .functor OR 1, v0x26656b0_0, L_0x266dab0, C4<0>, C4<0>;
L_0x266dc90 .functor OR 1, L_0x266db20, v0x26657f0_0, C4<0>, C4<0>;
L_0x266dd50 .functor OR 1, L_0x266dc90, v0x2665930_0, C4<0>, C4<0>;
L_0x266ded0 .functor AND 1, L_0x266d950, L_0x266dd50, C4<1>, C4<1>;
L_0x266dfe0 .functor OR 1, v0x26656b0_0, v0x2665750_0, C4<0>, C4<0>;
L_0x266e120 .functor NOT 1, v0x26657f0_0, C4<0>, C4<0>, C4<0>;
L_0x266e190 .functor OR 1, L_0x266dfe0, L_0x266e120, C4<0>, C4<0>;
L_0x266e380 .functor OR 1, L_0x266e190, v0x2665930_0, C4<0>, C4<0>;
L_0x266e440 .functor AND 1, L_0x266ded0, L_0x266e380, C4<1>, C4<1>;
L_0x266e640 .functor OR 1, v0x26656b0_0, v0x2665750_0, C4<0>, C4<0>;
L_0x266e6b0 .functor NOT 1, v0x26657f0_0, C4<0>, C4<0>, C4<0>;
L_0x266e820 .functor OR 1, L_0x266e640, L_0x266e6b0, C4<0>, C4<0>;
L_0x266e930 .functor NOT 1, v0x2665930_0, C4<0>, C4<0>, C4<0>;
L_0x266eab0 .functor OR 1, L_0x266e820, L_0x266e930, C4<0>, C4<0>;
L_0x266ebc0 .functor AND 1, L_0x266e440, L_0x266eab0, C4<1>, C4<1>;
L_0x266edf0 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x266ee60 .functor OR 1, v0x26656b0_0, L_0x266edf0, C4<0>, C4<0>;
L_0x266f050 .functor NOT 1, v0x26657f0_0, C4<0>, C4<0>, C4<0>;
L_0x266f0c0 .functor OR 1, L_0x266ee60, L_0x266f050, C4<0>, C4<0>;
L_0x266ef20 .functor OR 1, L_0x266f0c0, v0x2665930_0, C4<0>, C4<0>;
L_0x266efe0 .functor AND 1, L_0x266ebc0, L_0x266ef20, C4<1>, C4<1>;
L_0x266f500 .functor NOT 1, v0x2665750_0, C4<0>, C4<0>, C4<0>;
L_0x266f570 .functor OR 1, v0x26656b0_0, L_0x266f500, C4<0>, C4<0>;
L_0x266f790 .functor OR 1, L_0x266f570, v0x26657f0_0, C4<0>, C4<0>;
L_0x266fa60 .functor NOT 1, v0x2665930_0, C4<0>, C4<0>, C4<0>;
L_0x266fe50 .functor OR 1, L_0x266f790, L_0x266fa60, C4<0>, C4<0>;
L_0x266ff60 .functor AND 1, L_0x266efe0, L_0x266fe50, C4<1>, C4<1>;
L_0x26701f0 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x2670470 .functor OR 1, L_0x26701f0, v0x2665750_0, C4<0>, C4<0>;
L_0x26706c0 .functor NOT 1, v0x26657f0_0, C4<0>, C4<0>, C4<0>;
L_0x2670730 .functor OR 1, L_0x2670470, L_0x26706c0, C4<0>, C4<0>;
L_0x26709e0 .functor OR 1, L_0x2670730, v0x2665930_0, C4<0>, C4<0>;
L_0x2670aa0 .functor AND 1, L_0x266ff60, L_0x26709e0, C4<1>, C4<1>;
L_0x2670d60 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x2670dd0 .functor OR 1, L_0x2670d60, v0x2665750_0, C4<0>, C4<0>;
L_0x2671050 .functor NOT 1, v0x26657f0_0, C4<0>, C4<0>, C4<0>;
L_0x26710c0 .functor OR 1, L_0x2670dd0, L_0x2671050, C4<0>, C4<0>;
L_0x26713a0 .functor NOT 1, v0x2665930_0, C4<0>, C4<0>, C4<0>;
L_0x2671410 .functor OR 1, L_0x26710c0, L_0x26713a0, C4<0>, C4<0>;
L_0x2671700 .functor AND 1, L_0x2670aa0, L_0x2671410, C4<1>, C4<1>;
L_0x2671810 .functor NOT 1, v0x26656b0_0, C4<0>, C4<0>, C4<0>;
L_0x2671a70 .functor OR 1, L_0x2671810, v0x2665750_0, C4<0>, C4<0>;
L_0x2671b30 .functor OR 1, L_0x2671a70, v0x26657f0_0, C4<0>, C4<0>;
L_0x2671df0 .functor NOT 1, v0x2665930_0, C4<0>, C4<0>, C4<0>;
L_0x2671e60 .functor OR 1, L_0x2671b30, L_0x2671df0, C4<0>, C4<0>;
L_0x2672180 .functor AND 1, L_0x2671700, L_0x2671e60, C4<1>, C4<1>;
v0x2666040_0 .net *"_ivl_0", 0 0, L_0x266c680;  1 drivers
v0x2666120_0 .net *"_ivl_10", 0 0, L_0x266cd40;  1 drivers
v0x2666200_0 .net *"_ivl_100", 0 0, L_0x26709e0;  1 drivers
v0x26662f0_0 .net *"_ivl_103", 0 0, L_0x2670aa0;  1 drivers
v0x26663b0_0 .net *"_ivl_104", 0 0, L_0x2670d60;  1 drivers
v0x26664e0_0 .net *"_ivl_106", 0 0, L_0x2670dd0;  1 drivers
v0x26665c0_0 .net *"_ivl_108", 0 0, L_0x2671050;  1 drivers
v0x26666a0_0 .net *"_ivl_110", 0 0, L_0x26710c0;  1 drivers
v0x2666780_0 .net *"_ivl_112", 0 0, L_0x26713a0;  1 drivers
v0x26668f0_0 .net *"_ivl_114", 0 0, L_0x2671410;  1 drivers
v0x26669d0_0 .net *"_ivl_117", 0 0, L_0x2671700;  1 drivers
v0x2666a90_0 .net *"_ivl_118", 0 0, L_0x2671810;  1 drivers
v0x2666b70_0 .net *"_ivl_12", 0 0, L_0x266ce90;  1 drivers
v0x2666c50_0 .net *"_ivl_120", 0 0, L_0x2671a70;  1 drivers
v0x2666d30_0 .net *"_ivl_122", 0 0, L_0x2671b30;  1 drivers
v0x2666e10_0 .net *"_ivl_124", 0 0, L_0x2671df0;  1 drivers
v0x2666ef0_0 .net *"_ivl_126", 0 0, L_0x2671e60;  1 drivers
v0x26670e0_0 .net *"_ivl_14", 0 0, L_0x266d010;  1 drivers
v0x26671c0_0 .net *"_ivl_16", 0 0, L_0x266d120;  1 drivers
v0x26672a0_0 .net *"_ivl_18", 0 0, L_0x266d1e0;  1 drivers
v0x2667380_0 .net *"_ivl_2", 0 0, L_0x266c710;  1 drivers
v0x2667460_0 .net *"_ivl_21", 0 0, L_0x266d300;  1 drivers
v0x2667520_0 .net *"_ivl_22", 0 0, L_0x266d3c0;  1 drivers
v0x2667600_0 .net *"_ivl_24", 0 0, L_0x266d4a0;  1 drivers
v0x26676e0_0 .net *"_ivl_26", 0 0, L_0x266d560;  1 drivers
v0x26677c0_0 .net *"_ivl_30", 0 0, L_0x266d790;  1 drivers
v0x26678a0_0 .net *"_ivl_32", 0 0, L_0x266d890;  1 drivers
v0x2667980_0 .net *"_ivl_34", 0 0, L_0x266d950;  1 drivers
v0x2667a60_0 .net *"_ivl_36", 0 0, L_0x266dab0;  1 drivers
v0x2667b40_0 .net *"_ivl_38", 0 0, L_0x266db20;  1 drivers
v0x2667c20_0 .net *"_ivl_4", 0 0, L_0x266c8b0;  1 drivers
v0x2667d00_0 .net *"_ivl_40", 0 0, L_0x266dc90;  1 drivers
v0x2667de0_0 .net *"_ivl_42", 0 0, L_0x266dd50;  1 drivers
v0x26680d0_0 .net *"_ivl_45", 0 0, L_0x266ded0;  1 drivers
v0x2668190_0 .net *"_ivl_46", 0 0, L_0x266dfe0;  1 drivers
v0x2668270_0 .net *"_ivl_48", 0 0, L_0x266e120;  1 drivers
v0x2668350_0 .net *"_ivl_50", 0 0, L_0x266e190;  1 drivers
v0x2668430_0 .net *"_ivl_52", 0 0, L_0x266e380;  1 drivers
v0x2668510_0 .net *"_ivl_55", 0 0, L_0x266e440;  1 drivers
v0x26685d0_0 .net *"_ivl_56", 0 0, L_0x266e640;  1 drivers
v0x26686b0_0 .net *"_ivl_58", 0 0, L_0x266e6b0;  1 drivers
v0x2668790_0 .net *"_ivl_6", 0 0, L_0x266c9c0;  1 drivers
v0x2668870_0 .net *"_ivl_60", 0 0, L_0x266e820;  1 drivers
v0x2668950_0 .net *"_ivl_62", 0 0, L_0x266e930;  1 drivers
v0x2668a30_0 .net *"_ivl_64", 0 0, L_0x266eab0;  1 drivers
v0x2668b10_0 .net *"_ivl_67", 0 0, L_0x266ebc0;  1 drivers
v0x2668bd0_0 .net *"_ivl_68", 0 0, L_0x266edf0;  1 drivers
v0x2668cb0_0 .net *"_ivl_70", 0 0, L_0x266ee60;  1 drivers
v0x2668d90_0 .net *"_ivl_72", 0 0, L_0x266f050;  1 drivers
v0x2668e70_0 .net *"_ivl_74", 0 0, L_0x266f0c0;  1 drivers
v0x2668f50_0 .net *"_ivl_76", 0 0, L_0x266ef20;  1 drivers
v0x2669030_0 .net *"_ivl_79", 0 0, L_0x266efe0;  1 drivers
v0x26690f0_0 .net *"_ivl_8", 0 0, L_0x266cbc0;  1 drivers
v0x26691d0_0 .net *"_ivl_80", 0 0, L_0x266f500;  1 drivers
v0x26692b0_0 .net *"_ivl_82", 0 0, L_0x266f570;  1 drivers
v0x2669390_0 .net *"_ivl_84", 0 0, L_0x266f790;  1 drivers
v0x2669470_0 .net *"_ivl_86", 0 0, L_0x266fa60;  1 drivers
v0x2669550_0 .net *"_ivl_88", 0 0, L_0x266fe50;  1 drivers
v0x2669630_0 .net *"_ivl_91", 0 0, L_0x266ff60;  1 drivers
v0x26696f0_0 .net *"_ivl_92", 0 0, L_0x26701f0;  1 drivers
v0x26697d0_0 .net *"_ivl_94", 0 0, L_0x2670470;  1 drivers
v0x26698b0_0 .net *"_ivl_96", 0 0, L_0x26706c0;  1 drivers
v0x2669990_0 .net *"_ivl_98", 0 0, L_0x2670730;  1 drivers
v0x2669a70_0 .net "a", 0 0, v0x26656b0_0;  alias, 1 drivers
v0x2669b10_0 .net "b", 0 0, v0x2665750_0;  alias, 1 drivers
v0x266a010_0 .net "c", 0 0, v0x26657f0_0;  alias, 1 drivers
v0x266a100_0 .net "d", 0 0, v0x2665930_0;  alias, 1 drivers
v0x266a1f0_0 .net "out_pos", 0 0, L_0x2672180;  alias, 1 drivers
v0x266a2b0_0 .net "out_sop", 0 0, L_0x266d430;  alias, 1 drivers
S_0x266a430 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2617010;
 .timescale -12 -12;
E_0x25fd9f0 .event anyedge, v0x266b220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x266b220_0;
    %nor/r;
    %assign/vec4 v0x266b220_0, 0;
    %wait E_0x25fd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2664b80;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2665a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2665ac0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2664b80;
T_4 ;
    %wait E_0x26157f0;
    %load/vec4 v0x2665b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2665a20_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2664b80;
T_5 ;
    %wait E_0x2615690;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %wait E_0x2615690;
    %load/vec4 v0x2665a20_0;
    %store/vec4 v0x2665ac0_0, 0, 1;
    %fork t_1, S_0x2664eb0;
    %jmp t_0;
    .scope S_0x2664eb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26650f0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x26650f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2615690;
    %load/vec4 v0x26650f0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26650f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26650f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2664b80;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26157f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2665930_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26657f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2665750_0, 0;
    %assign/vec4 v0x26656b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2665a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2665ac0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2617010;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x266adc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x266b220_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2617010;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x266adc0_0;
    %inv;
    %store/vec4 v0x266adc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2617010;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2665890_0, v0x266b390_0, v0x266abe0_0, v0x266ac80_0, v0x266ad20_0, v0x266ae60_0, v0x266b0e0_0, v0x266b040_0, v0x266afa0_0, v0x266af00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2617010;
T_9 ;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x266b180_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2617010;
T_10 ;
    %wait E_0x26157f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x266b180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
    %load/vec4 v0x266b2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x266b180_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x266b0e0_0;
    %load/vec4 v0x266b0e0_0;
    %load/vec4 v0x266b040_0;
    %xor;
    %load/vec4 v0x266b0e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x266afa0_0;
    %load/vec4 v0x266afa0_0;
    %load/vec4 v0x266af00_0;
    %xor;
    %load/vec4 v0x266afa0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x266b180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x266b180_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter8/response1/top_module.sv";
