/*******************************************************************************
  FLEXCOM4 SPI PLIB

  Company:
    Microchip Technology Inc.

  File Name:
    plib_flexcom4_spi_master.c

  Summary:
    FLEXCOM4 SPI Master PLIB Implementation File.

  Description:
    This file defines the interface to the FLEXCOM SPI peripheral library.
    This library provides access to and control of the associated
    peripheral instance.

  Remarks:
    None.

*******************************************************************************/

// DOM-IGNORE-BEGIN
/*******************************************************************************
* Copyright (C) 2018 Microchip Technology Inc. and its subsidiaries.
*
* Subject to your compliance with these terms, you may use Microchip software
* and any derivatives exclusively with Microchip products. It is your
* responsibility to comply with third party license terms applicable to your
* use of third party software (including open source software) that may
* accompany Microchip software.
*
* THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER
* EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED
* WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A
* PARTICULAR PURPOSE.
*
* IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
* INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND
* WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS
* BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE
* FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN
* ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
* THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
*******************************************************************************/
// DOM-IGNORE-END

#include "plib_flexcom4_spi_master.h"
#include "interrupts.h"

// *****************************************************************************
// *****************************************************************************
// Section: FLEXCOM4 SPI Implementation
// *****************************************************************************
// *****************************************************************************
/* Global object to save FLEXCOM SPI Exchange related data */
FLEXCOM_SPI_OBJECT flexcom4SpiObj;

void FLEXCOM4_SPI_Initialize ( void )
{
    /* Set FLEXCOM SPI operating mode */
    FLEXCOM4_REGS->FLEX_MR = FLEX_MR_OPMODE_SPI;

    /* Disable and Reset the FLEXCOM SPI */
    FLEXCOM4_REGS->FLEX_SPI_CR = FLEX_SPI_CR_SPIDIS_Msk | FLEX_SPI_CR_SWRST_Msk;


    /* Enable Master mode, select clock source, select particular NPCS line for chip select and disable mode fault detection */
    FLEXCOM4_REGS->FLEX_SPI_MR = FLEX_SPI_MR_MSTR_Msk | FLEX_SPI_MR_BRSRCCLK_PERIPH_CLK | FLEX_SPI_MR_DLYBCS(0) | FLEX_SPI_MR_PCS(FLEXCOM_SPI_CHIP_SELECT_NPCS0) | FLEX_SPI_MR_MODFDIS_Msk;

    /* Set up clock Polarity, data phase, Communication Width, Baud Rate */
    FLEXCOM4_REGS->FLEX_SPI_CSR[0]= FLEX_SPI_CSR_CPOL(0) | FLEX_SPI_CSR_NCPHA(1) | FLEX_SPI_CSR_BITS_8_BIT | FLEX_SPI_CSR_SCBR(83) | FLEX_SPI_CSR_DLYBS(0) | FLEX_SPI_CSR_DLYBCT(0) | FLEX_SPI_CSR_CSAAT_Msk;

    /* Set up clock Polarity, data phase, Communication Width, Baud Rate */
    FLEXCOM4_REGS->FLEX_SPI_CSR[1]= FLEX_SPI_CSR_CPOL(0) | FLEX_SPI_CSR_NCPHA(1) | FLEX_SPI_CSR_BITS_8_BIT | FLEX_SPI_CSR_SCBR(83) | FLEX_SPI_CSR_DLYBS(0) | FLEX_SPI_CSR_DLYBCT(0) | FLEX_SPI_CSR_CSAAT_Msk;



    /* Initialize global variables */
    flexcom4SpiObj.transferIsBusy = false;
    flexcom4SpiObj.callback = NULL;

    /* Enable FLEXCOM4 SPI */
    FLEXCOM4_REGS->FLEX_SPI_CR = FLEX_SPI_CR_SPIEN_Msk;
    return;
}

static uint8_t FLEXCOM4_SPI_ChipSelectGet(void)
{
    uint8_t pcs = (uint8_t)((FLEXCOM4_REGS->FLEX_SPI_MR  & FLEX_SPI_MR_PCS_Msk) >> FLEX_SPI_MR_PCS_Pos);

    if (pcs == FLEXCOM_SPI_CHIP_SELECT_NPCS0)
    {
        return 0;
    }
    else if (pcs == FLEXCOM_SPI_CHIP_SELECT_NPCS1)
    {
        return 1;
    }
    else
    {
        return 0;
    }
}

void FLEXCOM4_SPI_ChipSelectSetup(FLEXCOM_SPI_CHIP_SELECT chipSelect)
{
    FLEXCOM4_REGS->FLEX_SPI_MR =  (FLEXCOM4_REGS->FLEX_SPI_MR & ~FLEX_SPI_MR_PCS_Msk) | FLEX_SPI_MR_PCS(chipSelect);
}


bool FLEXCOM4_SPI_WriteRead (void* pTransmitData, size_t txSize, void* pReceiveData, size_t rxSize)
{
    bool isRequestAccepted = false;
    uint32_t dummyData;

    /* Verify the request */
    if((((txSize > 0) && (pTransmitData != NULL)) || ((rxSize > 0) && (pReceiveData != NULL))) && (flexcom4SpiObj.transferIsBusy == false))
    {
        isRequestAccepted = true;
        flexcom4SpiObj.txBuffer = pTransmitData;
        flexcom4SpiObj.rxBuffer = pReceiveData;
        flexcom4SpiObj.rxCount = 0;
        flexcom4SpiObj.txCount = 0;
        flexcom4SpiObj.dummySize = 0;
        if (pTransmitData != NULL)
        {
            flexcom4SpiObj.txSize = txSize;
        }
        else
        {
            flexcom4SpiObj.txSize = 0;
        }

        if (pReceiveData != NULL)
        {
            flexcom4SpiObj.rxSize = rxSize;
        }
        else
        {
            flexcom4SpiObj.rxSize = 0;
        }

        flexcom4SpiObj.transferIsBusy = true;

        /* Flush out any unread data in SPI read buffer */
        dummyData = (FLEXCOM4_REGS->FLEX_SPI_RDR & FLEX_SPI_RDR_RD_Msk) >> FLEX_SPI_RDR_RD_Pos;
        (void)dummyData;

        if (flexcom4SpiObj.rxSize > flexcom4SpiObj.txSize)
        {
            flexcom4SpiObj.dummySize = flexcom4SpiObj.rxSize - flexcom4SpiObj.txSize;
        }

        /* Start the first write here itself, rest will happen in ISR context */
        if((FLEXCOM4_REGS->FLEX_SPI_CSR[FLEXCOM4_SPI_ChipSelectGet()] & FLEX_SPI_CSR_BITS_Msk) == FLEX_SPI_CSR_BITS_8_BIT)
        {
            if (flexcom4SpiObj.txCount < flexcom4SpiObj.txSize)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = *((uint8_t*)flexcom4SpiObj.txBuffer);
                flexcom4SpiObj.txCount++;
            }
            else if (flexcom4SpiObj.dummySize > 0)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = (uint8_t)(0xff);
                flexcom4SpiObj.dummySize--;
            }
        }
        else
        {
            flexcom4SpiObj.txSize >>= 1;
            flexcom4SpiObj.dummySize >>= 1;
            flexcom4SpiObj.rxSize >>= 1;

            if (flexcom4SpiObj.txCount < flexcom4SpiObj.txSize)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = *((uint16_t*)flexcom4SpiObj.txBuffer);
                flexcom4SpiObj.txCount++;
            }
            else if (flexcom4SpiObj.dummySize > 0)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = (uint16_t)(0xffff);
                flexcom4SpiObj.dummySize--;
            }
        }

        if (rxSize > 0)
        {
            /* Enable receive interrupt to complete the transfer in ISR context */
            FLEXCOM4_REGS->FLEX_SPI_IER = FLEX_SPI_IER_RDRF_Msk;
        }
        else
        {
            /* Enable transmit interrupt to complete the transfer in ISR context */
            FLEXCOM4_REGS->FLEX_SPI_IER = FLEX_SPI_IER_TDRE_Msk;
        }
    }

    return isRequestAccepted;
}

bool FLEXCOM4_SPI_TransferSetup (FLEXCOM_SPI_TRANSFER_SETUP * setup, uint32_t spiSourceClock )
{
    uint32_t scbr;
    if ((setup == NULL) || (setup->clockFrequency == 0))
    {
        return false;
    }
    if(spiSourceClock == 0)
    {
        // Fetch Master Clock Frequency directly
        spiSourceClock = 83000000;
    }

    scbr = spiSourceClock/setup->clockFrequency;

    if(scbr == 0)
    {
        scbr = 1;
    }
    else if(scbr > 255)
    {
        scbr = 255;
    }

    FLEXCOM4_REGS->FLEX_SPI_CSR[FLEXCOM4_SPI_ChipSelectGet()]= (FLEXCOM4_REGS->FLEX_SPI_CSR[FLEXCOM4_SPI_ChipSelectGet()] & ~(FLEX_SPI_CSR_CPOL_Msk | FLEX_SPI_CSR_NCPHA_Msk | FLEX_SPI_CSR_BITS_Msk | FLEX_SPI_CSR_SCBR_Msk)) | ((uint32_t)setup->clockPolarity | (uint32_t)setup->clockPhase | (uint32_t)setup->dataBits | FLEX_SPI_CSR_SCBR(scbr));

    return true;
}

bool FLEXCOM4_SPI_Write(void* pTransmitData, size_t txSize)
{
    return(FLEXCOM4_SPI_WriteRead(pTransmitData, txSize, NULL, 0));
}

bool FLEXCOM4_SPI_Read(void* pReceiveData, size_t rxSize)
{
    return(FLEXCOM4_SPI_WriteRead(NULL, 0, pReceiveData, rxSize));
}

bool FLEXCOM4_SPI_IsTransmitterBusy(void)
{
    return ((FLEXCOM4_REGS->FLEX_SPI_SR & FLEX_SPI_SR_TXEMPTY_Msk) == 0)? true : false;
}

void FLEXCOM4_SPI_CallbackRegister (FLEXCOM_SPI_CALLBACK callback, uintptr_t context)
{
    flexcom4SpiObj.callback = callback;
    flexcom4SpiObj.context = context;
}

bool FLEXCOM4_SPI_IsBusy(void)
{
    return ((flexcom4SpiObj.transferIsBusy) || ((FLEXCOM4_REGS->FLEX_SPI_SR & FLEX_SPI_SR_TXEMPTY_Msk) == 0));
}

void FLEXCOM4_InterruptHandler(void)
{
    uint32_t dataBits ;
    uint32_t receivedData;
    dataBits = FLEXCOM4_REGS->FLEX_SPI_CSR[FLEXCOM4_SPI_ChipSelectGet()] & FLEX_SPI_CSR_BITS_Msk;

    static bool isLastByteTransferInProgress = false;

    /* save the status in global object before it gets cleared */
    flexcom4SpiObj.status = FLEXCOM4_REGS->FLEX_SPI_SR;

    if ((FLEXCOM4_REGS->FLEX_SPI_SR & FLEX_SPI_SR_RDRF_Msk ) == FLEX_SPI_SR_RDRF_Msk)
    {
        receivedData = (FLEXCOM4_REGS->FLEX_SPI_RDR & FLEX_SPI_RDR_RD_Msk) >> FLEX_SPI_RDR_RD_Pos;

        if (flexcom4SpiObj.rxCount < flexcom4SpiObj.rxSize)
        {
            if(dataBits == FLEX_SPI_CSR_BITS_8_BIT)
            {
                ((uint8_t*)flexcom4SpiObj.rxBuffer)[flexcom4SpiObj.rxCount++] = receivedData;
            }
            else
            {
                ((uint16_t*)flexcom4SpiObj.rxBuffer)[flexcom4SpiObj.rxCount++] = receivedData;
            }
        }
    }

    /* If there are more words to be transmitted, then transmit them here and keep track of the count */
    if((FLEXCOM4_REGS->FLEX_SPI_SR & FLEX_SPI_SR_TDRE_Msk) == FLEX_SPI_SR_TDRE_Msk)
    {
        /* Disable the TDRE interrupt. This will be enabled back if more than
         * one byte is pending to be transmitted */
        FLEXCOM4_REGS->FLEX_SPI_IDR = FLEX_SPI_IDR_TDRE_Msk;

        if(dataBits == FLEX_SPI_CSR_BITS_8_BIT)
        {
            if (flexcom4SpiObj.txCount < flexcom4SpiObj.txSize)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = ((uint8_t*)flexcom4SpiObj.txBuffer)[flexcom4SpiObj.txCount++];
            }
            else if (flexcom4SpiObj.dummySize > 0)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = (uint8_t)(0xff);
                flexcom4SpiObj.dummySize--;
            }
        }
        else
        {
            if (flexcom4SpiObj.txCount < flexcom4SpiObj.txSize)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = ((uint16_t*)flexcom4SpiObj.txBuffer)[flexcom4SpiObj.txCount++];
            }
            else if (flexcom4SpiObj.dummySize > 0)
            {
                FLEXCOM4_REGS->FLEX_SPI_TDR = (uint16_t)(0xffff);
                flexcom4SpiObj.dummySize--;
            }
        }
        if ((flexcom4SpiObj.txCount == flexcom4SpiObj.txSize) && (flexcom4SpiObj.dummySize == 0))
        {
            /* At higher baud rates, the data in the shift register can be
             * shifted out and TXEMPTY flag can get set resulting in a
             * callback been given to the application with the SPI interrupt
             * pending with the application. This will then result in the
             * interrupt handler being called again with nothing to transmit.
             * To avoid the above mentioned issue, a software flag is set, but
             * the TXEMPTY interrupt is not enabled until the very end.
             * At higher baud rates, if the software flag is set and the
             * TXEMPTY status bit is set, then it means that the transfer is
             * complete and a callback can be given to the application. Since
             * the TXEMPTY interrupt is not enabled there is no need to
             * explicitly clear the pending interrupt from the Interrupt controller.
             */

            isLastByteTransferInProgress = true;
        }
        else if (flexcom4SpiObj.rxCount == flexcom4SpiObj.rxSize)
        {
            /* Enable TDRE interrupt as all the requested bytes are received
             * and can now make use of the internal transmit shift register.
             */
            FLEXCOM4_REGS->FLEX_SPI_IDR = FLEX_SPI_IDR_RDRF_Msk;
            FLEXCOM4_REGS->FLEX_SPI_IER = FLEX_SPI_IDR_TDRE_Msk;
        }
    }

    /* See if Exchange is complete */
    if ((isLastByteTransferInProgress == true) && ((FLEXCOM4_REGS->FLEX_SPI_SR & FLEX_SPI_SR_TXEMPTY_Msk) == FLEX_SPI_SR_TXEMPTY_Msk))
    {
        if (flexcom4SpiObj.rxCount == flexcom4SpiObj.rxSize)
        {
            /* Set Last transfer to deassert NPCS after the last byte written in TDR has been transferred. */
            FLEXCOM4_REGS->FLEX_SPI_CR = FLEX_SPI_CR_LASTXFER_Msk;

            flexcom4SpiObj.transferIsBusy = false;

            /* Disable TDRE, RDRF and TXEMPTY interrupts */
            FLEXCOM4_REGS->FLEX_SPI_IDR = FLEX_SPI_IDR_TDRE_Msk | FLEX_SPI_IDR_RDRF_Msk | FLEX_SPI_IDR_TXEMPTY_Msk;

            isLastByteTransferInProgress = false;

            if(flexcom4SpiObj.callback != NULL)
            {
                flexcom4SpiObj.callback(flexcom4SpiObj.context);
            }
        }
    }
    if (isLastByteTransferInProgress == true)
    {
        /* For the last byte transfer, the TDRE interrupt is already disabled.
         * Enable TXEMPTY interrupt to ensure no data is present in the shift
         * register before application callback is called.
         */
        FLEXCOM4_REGS->FLEX_SPI_IER = FLEX_SPI_IER_TXEMPTY_Msk;
    }

}


/*******************************************************************************
 End of File
*/

