/**
 * @file intel.h
 * @brief Intel WiFi 6000 ç³»åˆ—å¯„å­˜å™¨å®šä¹‰
 *
 * åŸºäº Linux iwlwifi é©±åŠ¨çš„å¯„å­˜å™¨å®šä¹‰
 */

#ifndef INTEL_WIFI_H
#define INTEL_WIFI_H

#include "types.h"
#include "net/wifi/reg.h"  // éœ€è¦ atheros_reg_read/write

// ==================== CSR å¯„å­˜å™¨ (ç›´æ¥ PCI æ˜ å°„ï¼Œ0x000-0x3FF) ====================

#define CSR_BASE                    0x000

// å…³é”® CSR å¯„å­˜å™¨
#define CSR_HW_IF_CONFIG_REG         (CSR_BASE + 0x000)
#define CSR_INT                      (CSR_BASE + 0x008)
#define CSR_INT_MASK                 (CSR_BASE + 0x00c)
#define CSR_RESET                   (CSR_BASE + 0x020)
#define CSR_GP_CNTRL                (CSR_BASE + 0x024)
#define CSR_HW_REV                  (CSR_BASE + 0x028)
#define CSR_GP_DRIVER_REG           (CSR_BASE + 0x050)
#define CSR_UCODE_DRV_GP1           (CSR_BASE + 0x054)
#define CSR_UCODE_DRV_GP1_SET        (CSR_BASE + 0x058)
#define CSR_UCODE_DRV_GP1_CLR        (CSR_BASE + 0x05c)
#define CSR_UCODE_DRV_GP2           (CSR_BASE + 0x060)

// ğŸ”¥ UCODE GP1 å¯„å­˜å™¨ä½ï¼ˆRF-Kill æ§åˆ¶ï¼‰
#define CSR_UCODE_SW_BIT_RFKILL      0x00000001
#define CSR_UCODE_DRV_GP1_BIT_CMD_BLOCKED  0x00000002

#define CSR_LED_REG                  (CSR_BASE + 0x094)
#define CSR_GPIO_IN                 (CSR_BASE + 0x018)
#define CSR_FUNC_SCRATCH             (CSR_BASE + 0x02c)
#define CSR_EEPROM_REG              (CSR_BASE + 0x02c)
#define CSR_EEPROM_GP               (CSR_BASE + 0x030)
#define CSR_OTP_GP_REG             (CSR_BASE + 0x034)
#define CSR_GIO_REG                  (CSR_BASE + 0x03C)

// GP_CNTRL å¯„å­˜å™¨å…³é”®ä½
#define CSR_GP_CNTRL_REG_FLAG_MAC_CLOCK_READY     0x00000001
#define CSR_GP_CNTRL_REG_FLAG_INIT_DONE         0x00000004
#define CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ     0x00000008
#define CSR_GP_CNTRL_REG_FLAG_GOING_TO_SLEEP   0x00000010
#define CSR_GP_CNTRL_REG_FLAG_XTAL_ON         0x00000400

#define CSR_GP_CNTRL_REG_VAL_MAC_ACCESS_EN     0x00000001
#define CSR_GP_CNTRL_REG_FLAG_INIT_DONE_MSK     0x00000004

// INT å¯„å­˜å™¨ä¸­æ–­ä½
#define CSR_INT_BIT_ALIVE                0x00000001
#define CSR_INT_BIT_WAKEUP               0x00000002
#define CSR_INT_BIT_RESET_DONE           0x00000004
#define CSR_INT_BIT_SW_RX                0x00000008
#define CSR_INT_BIT_RF_KILL              0x00000080
#define CSR_INT_BIT_SW_ERR               0x02000000
#define CSR_INT_BIT_FH_TX                0x08000000
#define CSR_INT_BIT_FH_RX                0x80000000
#define CSR_INT_BIT_RX_PERIODIC         0x10000000
#define CSR_INT_BIT_HW_ERR              0x20000000

#define CSR_INI_SET_MASK  (CSR_INT_BIT_FH_RX | CSR_INT_BIT_HW_ERR | \
                             CSR_INT_BIT_FH_TX | CSR_INT_BIT_SW_ERR | \
                             CSR_INT_BIT_RF_KILL | CSR_INT_BIT_SW_RX | \
                             CSR_INT_BIT_WAKEUP | CSR_INT_BIT_RESET_DONE | \
                             CSR_INT_BIT_ALIVE | CSR_INT_BIT_RX_PERIODIC)

// RESET å¯„å­˜å™¨æ ‡å¿—
#define CSR_RESET_REG_FLAG_SW_RESET           0x00000080
#define CSR_RESET_REG_FLAG_MASTER_DISABLED    0x00000100
#define CSR_RESET_REG_FLAG_NEVO_RESET         0x00000100

// uCode ç›¸å…³å¯„å­˜å™¨
#define CSR_UCODE_LOAD_STATUS         (CSR_BASE + 0x0a0)
#define CSR_UCODE_SYSTERO             (CSR_BASE + 0x0bc)
#define CSR_LMPM_SECURE_HID_CFG       (CSR_BASE + 0x0a8)


// ğŸ”¥ LMPM (Link Manager and Power Management) å¯„å­˜å™¨ - å›ºä»¶åŠ è½½å…³é”®
#define LMPM_SECURE_UCODE_LOAD_CPU1_HDR_ADDR		0xA05C  // ğŸ”¥ ä¿®å¤ï¼šCPU1 PRPH åœ°å€
#define LMPM_SECURE_UCODE_LOAD_CPU2_HDR_ADDR		0xA060  // CPU2 PRPH åœ°å€ï¼ˆå¦‚æœéœ€è¦ï¼‰

// ğŸ”¥ SRAM ç©ºé—´å®šä¹‰ï¼ˆå›ºä»¶è¿è¡Œå†…å­˜ï¼‰
#define LMPM_SECURE_CPU1_HDR_MEM_SPACE		0x2000  // CPU1 å›ºä»¶åœ¨ SRAM ä¸­çš„åŸºå€

// BSM (Boot State Machine) å¯„å­˜å™¨ - ç”¨äºå¯åŠ¨ firmware
#define CSR_BSM_WR_CTRL_REG          (CSR_BASE + 0x140)
#define CSR_BSM_WR_MEM_SRC_REG       (CSR_BASE + 0x144)
#define CSR_BSM_WR_MEM_DST_REG       (CSR_BASE + 0x148)
#define CSR_BSM_WR_MEM_COUNT_REG     (CSR_BASE + 0x14c)
#define CSR_BSM_DRAM_INST_PTR        (CSR_BASE + 0x170)
#define CSR_BSM_DRAM_DATA_PTR        (CSR_BASE + 0x174)

// BSM æ§åˆ¶ä½
#define CSR_BSM_WR_CTRL_REG_BIT_START 0x00000001  // ğŸ”¥ ä¿®å¤ï¼šSTART bit æ˜¯ bit 0ï¼Œä¸æ˜¯ bit 31
#define CSR_BSM_WR_CTRL_REG_BIT_WRITE 0x2
#define CSR_BSM_WR_CTRL_REG_BIT_CMD   0x00000002

// Shared memory (SRAM) é…ç½®
#define CSR_FW_MEM_BOUNDARY           (CSR_BASE + 0x168)

// ğŸ”¥ UCode FIFO å¯„å­˜å™¨ï¼ˆç”¨äº firmware åŠ è½½ï¼‰
#define CSR_UCODE_LOAD_STATUS         (CSR_BASE + 0x0a0)
#define CSR_UCODE_CLASS_INST_SIZE     (CSR_BASE + 0x0a4)
#define CSR_UCODE RTP_DATA_INST_SIZE   (CSR_BASE + 0x0a8)
#define CSR_UCODE_DATA_SIZE           (CSR_BASE + 0x0ac)
#define CSR_UCODE_INST_ADDR           (CSR_BASE + 0x0b0)
#define CSR_UCODE_DATA_ADDR           (CSR_BASE + 0x0b4)

// UCode load çŠ¶æ€ä½
#define UCODE_VALID_STATUS               0x00000001
#define UCODE_INIT_COMPLETE             0x00000002

// ğŸ”¥ BSM WR_DATA å¯„å­˜å™¨ï¼ˆç”¨äºç›´æ¥å†™ firmwareï¼‰
#define CSR_BSM_WR_DATA               (CSR_BASE + 0x144)

// ==================== HBUS å¯„å­˜å™¨ (0x400-0x4FF) ====================

#define HBUS_BASE                   0x400

// å…±äº«å†…å­˜è®¿é—®ï¼ˆéœ€è¦ MAC è®¿é—®æƒé™ï¼‰
#define HBUS_TARG_PRPH_WADDR         (HBUS_BASE + 0x044)
#define HBUS_TARG_PRPH_RADDR         (HBUS_BASE + 0x048)
#define HBUS_TARG_PRPH_WDAT          (HBUS_BASE + 0x04c)
#define HBUS_TARG_PRPH_RDAT          (HBUS_BASE + 0x050)

// ==================== PRPH å¯„å­˜å™¨ (å†…éƒ¨å¯„å­˜å™¨ï¼Œéœ€è¦é€šè¿‡ HBUS é—´æ¥è®¿é—®) ====================

#define PRPH_BASE                   0x00000

// APMG (ç”µæºç®¡ç†) - å…³é”®ï¼
#define APMG_BASE                   (PRPH_BASE + 0x3000)
#define APMG_CLK_CTRL_REG           (APMG_BASE + 0x0000)
#define APMG_CLK_EN_REG             (APMG_BASE + 0x0004)
#define APMG_CLK_DIS_REG           (APMG_BASE + 0x0008)
#define APMG_PS_CTRL_REG           (APMG_BASE + 0x000c)
#define APMG_RTC_INT_STT_REG       (APMG_BASE + 0x001c)
#define APMG_RTC_INT_MSK_REG       (APMG_BASE + 0x0020)

// ğŸ”¥ APMG æ—¶é’Ÿæ§åˆ¶ä½ (Linux iwlwifi å®šä¹‰)
#define APMG_CLK_CTRL_REG_MSK_DMA_CLK_RQT    0x00000100  // DMA æ—¶é’Ÿè¯·æ±‚
#define APMG_CLK_CTRL_REG_MSK_BSM_CLK_RQT    0x00000800  // BSM æ—¶é’Ÿè¯·æ±‚

// ğŸ”¥ APMG æ—¶é’Ÿä½¿èƒ½ä½
#define APMG_CLK_EN_REG_MSK_DMA_CLK_INIT     0x00000001  // DMA æ—¶é’Ÿåˆå§‹åŒ–
#define APMG_CLK_EN_REG_MSK_BSM_CLK_INIT     0x00000008  // BSM æ—¶é’Ÿåˆå§‹åŒ–

// å¯„å­˜å™¨æ“ä½œï¼ˆé€šè¿‡ HBUS é—´æ¥è®¿é—®ï¼‰
static inline uint32_t intel_read_prph(uint32_t mem_base, uint32_t offset) {
    // å†™åœ°å€å¯„å­˜å™¨
    atheros_reg_write(mem_base, HBUS_TARG_PRPH_WADDR, offset);
    // ğŸ”¥ å…³é”®ï¼šéœ€è¦ç­‰å¾…ä¸€å°æ®µæ—¶é—´è®©ç¡¬ä»¶å‡†å¤‡å¥½
    // atheros_delay_us(1);  // å¯é€‰ï¼šå¦‚æœç¡¬ä»¶éœ€è¦å»¶è¿Ÿ
    // è¯»æ•°æ®å¯„å­˜å™¨
    return atheros_reg_read(mem_base, HBUS_TARG_PRPH_RDAT);
}

static inline void intel_write_prph(uint32_t mem_base, uint32_t offset, uint32_t value) {
    // ğŸ”¥ æ ¹æ® Linux iwlwifi é©±åŠ¨çš„ PRPH å†™å…¥åºåˆ—
    // å¿…é¡»ä¸¥æ ¼æŒ‰ç…§ä»¥ä¸‹é¡ºåºï¼Œå¦åˆ™å†™å…¥ä¼šå¤±è´¥

    // æ­¥éª¤ 1: å†™ PRPH åœ°å€åˆ° WADDR
    atheros_reg_write(mem_base, HBUS_TARG_PRPH_WADDR, offset);

    // æ­¥éª¤ 2: å†™æ•°æ®åˆ° WDAT
    atheros_reg_write(mem_base, HBUS_TARG_PRPH_WDAT, value);

    // ğŸ”¥ å…³é”®ï¼šæŸäº›è®¾å¤‡éœ€è¦ç­‰å¾…ä¸€å°æ®µæ—¶é—´è®©å†™å…¥ç”Ÿæ•ˆ
    // ä½†ä¸èƒ½å¤ªé•¿ï¼Œå¦åˆ™ä¼šå½±å“æ€§èƒ½
    // atheros_delay_us(1);

    // ğŸ”¥ å…³é”®ä¿®å¤ï¼šå†™å…¥åéœ€è¦**è¯»å› WADDR** æ¥ç¡®ä¿å†™å…¥å®Œæˆï¼
    // è¿™æ˜¯ Intel 6000 ç³»åˆ—çš„ç¡¬ä»¶ç‰¹æ€§
    volatile uint32_t dummy = atheros_reg_read(mem_base, HBUS_TARG_PRPH_WADDR);
    (void)dummy;  // é¿å…ç¼–è¯‘å™¨è­¦å‘Š
}

// ğŸ”¥ è®¾ç½®/æ¸…é™¤ PRPH ä½
static inline void intel_set_bits_prph(uint32_t mem_base, uint32_t offset, uint32_t mask) {
    uint32_t val = intel_read_prph(mem_base, offset);
    intel_write_prph(mem_base, offset, val | mask);
}

static inline void intel_clear_bits_prph(uint32_t mem_base, uint32_t offset, uint32_t mask) {
    uint32_t val = intel_read_prph(mem_base, offset);
    intel_write_prph(mem_base, offset, val & ~mask);
}

// ==================== FH (FIFO Hardware) DMA å¯„å­˜å™¨ ====================
// ç”¨äºå›ºä»¶åŠ è½½çš„ DMA å¼•æ“ï¼ˆLinux iwlwifi ä½¿ç”¨çš„æ–¹å¼ï¼‰

#define FH_BASE                     0x0000  // FH åœ¨ CSR ç©ºé—´å†…çš„åç§»
#define FH_SRVC_CHNL                9       // æœåŠ¡é€šé“ï¼ˆç”¨äºå›ºä»¶åŠ è½½ï¼‰

// TX é…ç½®å¯„å­˜å™¨
#define FH_TCSR_CHNL_TX_CONFIG_REG(ch)    (FH_BASE + 0x020 + ((ch) * 0x40))
#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_PAUSE       0x00000000
#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CHNL_ENABLE      0x80000000
#define FH_TCSR_TX_CONFIG_REG_VAL_DMA_CREDIT_DISABLE   0x40000000
#define FH_TCSR_TX_CONFIG_REG_VAL_CIRQ_HOST_ENDTFD     0x00001000

// SRAM åœ°å€å¯„å­˜å™¨ï¼ˆç›®æ ‡åœ°å€ï¼‰
#define FH_SRVC_CHNL_SRAM_ADDR_REG(ch)     (FH_BASE + 0x02C + ((ch) * 0x40))

// TFDIBï¼ˆä¼ è¾“å¸§æè¿°ç¬¦ä¿¡æ¯å—ï¼‰å¯„å­˜å™¨
#define FH_TFDIB_CTRL0_REG(ch)             (FH_BASE + 0x070 + ((ch) * 0x40))
#define FH_TFDIB_CTRL1_REG(ch)             (FH_BASE + 0x074 + ((ch) * 0x40))

#define FH_MEM_TFDIB_DRAM_ADDR_LSB_MSK     0x0FFFFFFF
#define FH_MEM_TFDIB_REG1_ADDR_BITSHIFT    28
#define FH_MEM_TFDIB_REG1_LEN_MSK          0x0FFF

// TX ç¼“å†²åŒºçŠ¶æ€å¯„å­˜å™¨
#define FH_TCSR_CHNL_TX_BUF_STS_REG(ch)    (FH_BASE + 0x024 + ((ch) * 0x40))
#define FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_NUM     0
#define FH_TCSR_CHNL_TX_BUF_STS_REG_POS_TB_IDX     16
#define FH_TCSR_CHNL_TX_BUF_STS_REG_VAL_TFDB_VALID 0x00000001

// FH DMA æœ€å¤§ä¼ è¾“é•¿åº¦
#define FH_MEM_TB_MAX_LENGTH        0x2000  // 8KB

// æ‰©å±•åœ°å€ç©ºé—´ï¼ˆç”¨äºå¤§åœ°å€ SRAMï¼‰
#define LMPM_CHICK                  0xA01E8  // PRPH å¯„å­˜å™¨
#define LMPM_CHICK_EXTENDED_ADDR_SPACE  0x80000000

#define IWL_FW_MEM_EXTENDED_START   0x40000
#define IWL_FW_MEM_EXTENDED_END     0x50000

// å¸¸é‡å®šä¹‰
#define IWL_HOST_INT_TIMEOUT_DEF   0x40

// ==================== å‡½æ•°å£°æ˜ ====================

// ç¡¬ä»¶åˆå§‹åŒ–å’Œæ§åˆ¶
int intel_hw_reset(uint32_t mem_base);
int intel_hw_grant_mac_access(uint32_t mem_base);
int intel_hw_init_clocks(uint32_t mem_base);
void intel_hw_stop_device(uint32_t mem_base);
int intel_hw_init(uint32_t mem_base);

// ä¸­æ–­æ§åˆ¶
int intel_hw_enable_interrupts(uint32_t mem_base);
void intel_hw_disable_interrupts(uint32_t mem_base);
uint32_t intel_hw_get_int_status(uint32_t mem_base);
void intel_hw_ack_interrupts(uint32_t mem_base, uint32_t ints);

// MAC åœ°å€
int intel_hw_read_mac_addr(uint32_t mem_base, uint8_t *mac);

// ç¡¬ä»¶çŠ¶æ€
int intel_hw_is_alive(uint32_t mem_base);

// Firmware å¯åŠ¨
// æ³¨æ„ï¼šè¿™äº›å‡½æ•°éœ€è¦åŒ…å« "net/wifi/intel_fw_parser.h" æ‰èƒ½ä½¿ç”¨
struct intel_fw_parsed;  // Forward declaration
int intel_fw_start_parsed(uint32_t mem_base, struct intel_fw_parsed *parsed);

// åŠ¨æ€å›ºä»¶åŠ è½½æ¥å£ï¼ˆä»ç”¨æˆ·ç©ºé—´æŒ‡é’ˆåŠ è½½ï¼‰
int intel_fw_load_from_buffer(uint32_t mem_base, const uint8_t *fw_data, uint32_t fw_size);

// Legacy interfaceï¼ˆå‘åå…¼å®¹ï¼‰
int intel_fw_start(uint32_t mem_base, uint32_t fw_addr, uint32_t fw_size);

#endif // INTEL_WIFI_H
