"use strict";(self.webpackChunk=self.webpackChunk||[]).push([[64085],{28453:(e,s,t)=>{t.d(s,{R:()=>r,x:()=>d});var n=t(96540);const i={},o=n.createContext(i);function r(e){const s=n.useContext(o);return n.useMemo((function(){return"function"==typeof e?e(s):{...s,...e}}),[s,e])}function d(e){let s;return s=e.disableParentContext?"function"==typeof e.components?e.components(i):e.components||i:r(e.components),n.createElement(o.Provider,{value:s},e.children)}},76456:(e,s,t)=>{t.r(s),t.d(s,{assets:()=>a,contentTitle:()=>d,default:()=>m,frontMatter:()=>r,metadata:()=>n,toc:()=>l});const n=JSON.parse('{"id":"elements/vanadis/intro","title":"vanadis","description":"Vanadis is a processor with a detailed pipeline model. The ISA is configurable and it supports both MIPS32 and RISCV64. Multiple cores can be used together to form multicore systems, and cores support both single and multiple threads. The operating system is modeled via system call emulation.","source":"@site/../docs/elements/vanadis/intro.md","sourceDirName":"elements/vanadis","slug":"/elements/vanadis/intro","permalink":"/sst-docs/docs/elements/vanadis/intro","draft":false,"unlisted":false,"editUrl":"https://github.com/sstsimulator/sst-docs/edit/master/docs/../docs/elements/vanadis/intro.md","tags":[],"version":"current","lastUpdatedBy":"grvosku","lastUpdatedAt":1747692370000,"frontMatter":{"title":"vanadis"},"sidebar":"elements","previous":{"title":"thornhill","permalink":"/sst-docs/docs/elements/thornhill/intro"},"next":{"title":"vaultsim","permalink":"/sst-docs/docs/elements/vaultsim/intro"}}');var i=t(74848),o=t(28453);const r={title:"vanadis"},d=void 0,a={},l=[{value:"Required dependencies",id:"required-dependencies",level:3},{value:"Optional dependencies",id:"optional-dependencies",level:3}];function c(e){const s={a:"a",admonition:"admonition",br:"br",code:"code",em:"em",h3:"h3",p:"p",strong:"strong",...(0,o.R)(),...e.components};return(0,i.jsxs)(i.Fragment,{children:[(0,i.jsxs)(s.p,{children:[(0,i.jsx)(s.em,{children:"Vanadis"})," is a processor with a detailed pipeline model. The ISA is configurable and it supports both MIPS32 and RISCV64. Multiple cores can be used together to form multicore systems, and cores support both single and multiple threads. The operating system is modeled via system call emulation."]}),"\n",(0,i.jsx)(s.admonition,{title:"At a Glance",type:"note",children:(0,i.jsxs)(s.p,{children:[(0,i.jsx)(s.strong,{children:"Source Code:"})," ",(0,i.jsx)(s.a,{href:"https://github.com/sstsimulator/sst-elements/tree/master/src/sst/elements/vanadis",children:"sst-elements/.../vanadis"})," \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"SST Name:"})," ",(0,i.jsx)(s.code,{children:"vanadis"})," \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"Maturity Level:"})," Prototype (2) \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"Development Path:"})," Active \xa0",(0,i.jsx)(s.br,{}),"\n",(0,i.jsx)(s.strong,{children:"Last Released:"})," SST 15.0"]})}),"\n",(0,i.jsx)(s.h3,{id:"required-dependencies",children:"Required dependencies"}),"\n",(0,i.jsx)(s.p,{children:(0,i.jsx)(s.em,{children:"None"})}),"\n",(0,i.jsx)(s.h3,{id:"optional-dependencies",children:"Optional dependencies"}),"\n",(0,i.jsxs)(s.p,{children:["Vanadis has been tested with the ",(0,i.jsx)(s.a,{href:"https://musl.cc",children:"musl"})," toolchain for cross-compiling MIPS and RISCV-64 binaries."]})]})}function m(e={}){const{wrapper:s}={...(0,o.R)(),...e.components};return s?(0,i.jsx)(s,{...e,children:(0,i.jsx)(c,{...e})}):c(e)}}}]);