// Seed: 3966606139
module module_0 (
    output wire id_0
);
  wire [1 : 1  &  -1] id_2;
  assign id_0 = -1 !== id_2;
  wire id_3, id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd92,
    parameter id_15 = 32'd44,
    parameter id_3  = 32'd6,
    parameter id_5  = 32'd80
) (
    input uwire id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 _id_3[1 : id_12],
    input wand id_4,
    input supply1 _id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire id_8,
    input wor id_9,
    input tri1 id_10,
    input wand id_11,
    input wor _id_12
);
  logic [7:0] id_14[id_3 : -1];
  ;
  wire _id_15;
  for (id_16 = -1'b0; -1; id_2 += -1) logic id_17 = 1'b0;
  assign id_14[id_15 : id_5] = -1;
  module_0 modCall_1 (id_1);
  wire id_18, id_19;
  and primCall (id_1, id_14, id_10);
endmodule
