Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 16 14:12:51 2023
| Host         : DESKTOP-CRQ4OKO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ccd_top_control_sets_placed.rpt
| Design       : ccd_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      8 |            2 |
|     10 |            1 |
|     14 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              56 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            5 |
| Yes          | No                    | Yes                    |             164 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------+-------------------------+------------------+----------------+
|    Clock Signal    |             Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------+-------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | u_ccd_dirve/Si                       | u_ccd_dirve/Adclk_reg_0 |                1 |              2 |
|  sys_clk_IBUF_BUFG | u_uart_send/uart_txd_i_1_n_0         | u_ccd_dirve/Adclk_reg_0 |                1 |              2 |
|  sys_clk_IBUF_BUFG | u_data_deal_uart/i                   | u_ccd_dirve/Adclk_reg_0 |                2 |              8 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_cnt[3]_i_1_n_0        | u_ccd_dirve/Adclk_reg_0 |                1 |              8 |
|  sys_clk_IBUF_BUFG | u_ccd_dirve/si_count                 | u_ccd_dirve/Adclk_reg_0 |                1 |             10 |
|  sys_clk_IBUF_BUFG | u_ccd_dirve/E[0]                     |                         |                3 |             14 |
|  sys_clk_IBUF_BUFG | u_sync_fifo_cnt/rd_addr0             |                         |                2 |             14 |
|  sys_clk_IBUF_BUFG | u_ccd_dirve/count_0                  | u_ccd_dirve/Adclk_reg_0 |                4 |             16 |
|  sys_clk_IBUF_BUFG | u_data_deal_uart/count[7]_i_1__0_n_0 | u_ccd_dirve/Adclk_reg_0 |                3 |             16 |
|  sys_clk_IBUF_BUFG | u_data_deal_uart/temp[7]_i_1_n_0     | u_ccd_dirve/Adclk_reg_0 |                1 |             16 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_data[7]_i_1_n_0       | u_ccd_dirve/Adclk_reg_0 |                2 |             16 |
|  sys_clk_IBUF_BUFG | u_sync_fifo_cnt/fifo_cnt[9]_i_1_n_0  | u_ccd_dirve/Adclk_reg_0 |                4 |             20 |
|  sys_clk_IBUF_BUFG | u_ccd_dirve/expose_count_1           | u_ccd_dirve/Adclk_reg_0 |                6 |             50 |
|  sys_clk_IBUF_BUFG |                                      | u_ccd_dirve/Adclk_reg_0 |               12 |             56 |
+--------------------+--------------------------------------+-------------------------+------------------+----------------+


