

================================================================
== Vitis HLS Report for 'fp2mul503_mont_133_2_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue May 20 14:30:19 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       19|       19|  0.190 us|  0.190 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_232 = alloca i32 1" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:198]   --->   Operation 6 'alloca' 'i_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln167 = store i5 0, i5 %i_232" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:198]   --->   Operation 7 'store' 'store_ln167' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i.i53"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i5 %i_232" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln169 = icmp_eq  i5 %i, i5 16" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:198]   --->   Operation 10 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln169 = add i5 %i, i5 1" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:198]   --->   Operation 11 'add' 'add_ln169' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i5 %i" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 12 'trunc' 'trunc_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln170_18 = zext i4 %trunc_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 13 'zext' 'zext_ln170_18' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tt1_addr = getelementptr i64 %tt1, i32 0, i32 %zext_ln170_18" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 14 'getelementptr' 'tt1_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%tt1_load = load i4 %tt1_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 15 'load' 'tt1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tt2_addr = getelementptr i64 %tt2, i32 0, i32 %zext_ln170_18" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 16 'getelementptr' 'tt2_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%tt2_load = load i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 17 'load' 'tt2_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln167 = store i5 %add_ln169, i5 %i_232" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:198]   --->   Operation 18 'store' 'store_ln167' <Predicate = (!icmp_ln169)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%borrow = phi i1 %borrowReg, void %for.inc.i.i53.split, i1 0, void %newFuncRoot"   --->   Operation 19 'phi' 'borrow' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.inc.i.i53.split, void %mp_subfast.exit.exitStub" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:198]   --->   Operation 20 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt1_load = load i4 %tt1_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 21 'load' 'tt1_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%tt2_load = load i4 %tt2_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 22 'load' 'tt2_load' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (3.52ns)   --->   "%tempReg = sub i64 %tt1_load, i64 %tt2_load" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 23 'sub' 'tempReg' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln170 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 43 'write' 'write_ln170' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:198]   --->   Operation 24 'specpipeline' 'specpipeline_ln167' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln167 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/fpx.c:167->src/fpx.c:181->src/fpx.c:198]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln167' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:198]   --->   Operation 26 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105 = xor i64 %tt2_load, i64 %tt1_load" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 27 'xor' 'xor_ln105' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_187 = xor i64 %tt2_load, i64 %tempReg" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 28 'xor' 'xor_ln105_187' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln105 = or i64 %xor_ln105_187, i64 %xor_ln105" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 29 'or' 'or_ln105' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln105_188 = xor i64 %tt1_load, i64 %or_ln105" [src/config.h:105->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 30 'xor' 'xor_ln105_188' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_188, i32 63" [src/config.h:98->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln169)> <Delay = 0.99>
ST_3 : Operation 32 [1/1] (3.52ns)   --->   "%sub_ln95 = sub i64 0, i64 %tempReg" [src/config.h:95->src/config.h:100->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 32 'sub' 'sub_ln95' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%or_ln95 = or i64 %tempReg, i64 %sub_ln95" [src/config.h:95->src/config.h:100->src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 33 'or' 'or_ln95' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%tmp_281 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 34 'bitselect' 'tmp_281' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%xor_ln170 = xor i1 %tmp_281, i1 1" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 35 'xor' 'xor_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node borrowReg)   --->   "%and_ln170 = and i1 %borrow, i1 %xor_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 36 'and' 'and_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.99ns) (out node of the LUT)   --->   "%borrowReg = or i1 %and_ln170, i1 %tmp" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 37 'or' 'borrowReg' <Predicate = (!icmp_ln169)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln170 = zext i1 %borrow" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 38 'zext' 'zext_ln170' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%sub_ln170 = sub i64 %tempReg, i64 %zext_ln170" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 39 'sub' 'sub_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tt3_addr = getelementptr i64 %tt3, i32 0, i32 %zext_ln170_18" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 40 'getelementptr' 'tt3_addr' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln170 = store i64 %sub_ln170, i4 %tt3_addr" [src/fpx.c:170->src/fpx.c:181->src/fpx.c:198]   --->   Operation 41 'store' 'store_ln170' <Predicate = (!icmp_ln169)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc.i.i53" [src/fpx.c:169->src/fpx.c:181->src/fpx.c:198]   --->   Operation 42 'br' 'br_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tt1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tt2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ tt3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ borrow_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_232                   (alloca           ) [ 0100]
store_ln167             (store            ) [ 0000]
br_ln0                  (br               ) [ 0111]
i                       (load             ) [ 0000]
icmp_ln169              (icmp             ) [ 0111]
add_ln169               (add              ) [ 0000]
trunc_ln170             (trunc            ) [ 0000]
zext_ln170_18           (zext             ) [ 0111]
tt1_addr                (getelementptr    ) [ 0110]
tt2_addr                (getelementptr    ) [ 0110]
store_ln167             (store            ) [ 0000]
borrow                  (phi              ) [ 0111]
br_ln169                (br               ) [ 0000]
tt1_load                (load             ) [ 0101]
tt2_load                (load             ) [ 0101]
tempReg                 (sub              ) [ 0101]
specpipeline_ln167      (specpipeline     ) [ 0000]
speclooptripcount_ln167 (speclooptripcount) [ 0000]
specloopname_ln169      (specloopname     ) [ 0000]
xor_ln105               (xor              ) [ 0000]
xor_ln105_187           (xor              ) [ 0000]
or_ln105                (or               ) [ 0000]
xor_ln105_188           (xor              ) [ 0000]
tmp                     (bitselect        ) [ 0000]
sub_ln95                (sub              ) [ 0000]
or_ln95                 (or               ) [ 0000]
tmp_281                 (bitselect        ) [ 0000]
xor_ln170               (xor              ) [ 0000]
and_ln170               (and              ) [ 0000]
borrowReg               (or               ) [ 0111]
zext_ln170              (zext             ) [ 0000]
sub_ln170               (sub              ) [ 0000]
tt3_addr                (getelementptr    ) [ 0000]
store_ln170             (store            ) [ 0000]
br_ln169                (br               ) [ 0111]
write_ln170             (write            ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tt1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tt2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tt3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="borrow_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="borrow_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_232_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_232/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln170_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln170/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="tt1_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="4" slack="0"/>
<pin id="59" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt1_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tt1_load/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tt2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt2_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="4" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tt2_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tt3_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="64" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="2"/>
<pin id="85" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt3_addr/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln170_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="borrow_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrow (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="borrow_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="borrow/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln167_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln169_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln169_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln170_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln170/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln170_18_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170_18/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln167_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="5" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln167/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tempReg_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tempReg/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xor_ln105_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="1"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="xor_ln105_187_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="1"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_187/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="or_ln105_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="xor_ln105_188_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_188/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sub_ln95_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="64" slack="1"/>
<pin id="178" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="or_ln95_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="1"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln95/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_281_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="64" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_281/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="xor_ln170_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln170/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="and_ln170_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln170/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="borrowReg_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="borrowReg/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln170_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln170/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sub_ln170_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="64" slack="1"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln170/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_232_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_232 "/>
</bind>
</comp>

<comp id="228" class="1005" name="icmp_ln169_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="232" class="1005" name="zext_ln170_18_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2"/>
<pin id="234" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln170_18 "/>
</bind>
</comp>

<comp id="237" class="1005" name="tt1_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tt1_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="tt2_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tt2_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="tt1_load_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="1"/>
<pin id="249" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tt1_load "/>
</bind>
</comp>

<comp id="253" class="1005" name="tt2_load_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tt2_load "/>
</bind>
</comp>

<comp id="259" class="1005" name="tempReg_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="267" class="1005" name="borrowReg_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="borrowReg "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="42" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="105"><net_src comp="98" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="106"><net_src comp="98" pin="4"/><net_sink comp="48" pin=2"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="112" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="141"><net_src comp="121" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="62" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="75" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="160"><net_src comp="152" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="179"><net_src comp="38" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="175" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="34" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="180" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="36" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="94" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="167" pin="3"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="94" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="220"><net_src comp="215" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="224"><net_src comp="44" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="231"><net_src comp="115" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="131" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="240"><net_src comp="55" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="245"><net_src comp="68" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="250"><net_src comp="62" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="256"><net_src comp="75" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="262"><net_src comp="142" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="270"><net_src comp="205" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="98" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tt3 | {3 }
	Port: borrow_out | {2 }
 - Input state : 
	Port: fp2mul503_mont.133.2_Pipeline_VITIS_LOOP_169_1 : tt1 | {1 2 }
	Port: fp2mul503_mont.133.2_Pipeline_VITIS_LOOP_169_1 : tt2 | {1 2 }
  - Chain level:
	State 1
		store_ln167 : 1
		i : 1
		icmp_ln169 : 2
		add_ln169 : 2
		trunc_ln170 : 2
		zext_ln170_18 : 3
		tt1_addr : 4
		tt1_load : 5
		tt2_addr : 4
		tt2_load : 5
		store_ln167 : 3
	State 2
		tempReg : 1
		write_ln170 : 1
	State 3
		or_ln95 : 1
		tmp_281 : 1
		xor_ln170 : 2
		and_ln170 : 2
		borrowReg : 2
		sub_ln170 : 1
		store_ln170 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      tempReg_fu_142     |    0    |    71   |
|    sub   |     sub_ln95_fu_175     |    0    |    71   |
|          |     sub_ln170_fu_215    |    0    |    71   |
|----------|-------------------------|---------|---------|
|          |     xor_ln105_fu_148    |    0    |    64   |
|    xor   |   xor_ln105_187_fu_152  |    0    |    64   |
|          |   xor_ln105_188_fu_162  |    0    |    64   |
|          |     xor_ln170_fu_193    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     or_ln105_fu_156     |    0    |    64   |
|    or    |      or_ln95_fu_180     |    0    |    64   |
|          |     borrowReg_fu_205    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln169_fu_115    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln169_fu_121    |    0    |    13   |
|----------|-------------------------|---------|---------|
|    and   |     and_ln170_fu_199    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   write  | write_ln170_write_fu_48 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln170_fu_127   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |   zext_ln170_18_fu_131  |    0    |    0    |
|          |    zext_ln170_fu_211    |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|        tmp_fu_167       |    0    |    0    |
|          |      tmp_281_fu_185     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   565   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  borrowReg_reg_267  |    1   |
|    borrow_reg_94    |    1   |
|    i_232_reg_221    |    5   |
|  icmp_ln169_reg_228 |    1   |
|   tempReg_reg_259   |   64   |
|   tt1_addr_reg_237  |    4   |
|   tt1_load_reg_247  |   64   |
|   tt2_addr_reg_242  |    4   |
|   tt2_load_reg_253  |   64   |
|zext_ln170_18_reg_232|   32   |
+---------------------+--------+
|        Total        |   240  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_75 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|   borrow_reg_94  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   565  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   240  |   592  |
+-----------+--------+--------+--------+
