// Seed: 3199718318
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd60,
    parameter id_5 = 32'd63
) (
    input tri0 _id_0,
    output tri0 id_1,
    input supply0 id_2
);
  assign id_1 = -1'd0 | id_2 !=? -1;
  parameter id_4 = 1'b0 ? -1'd0 : -1'b0 - -1;
  wire _id_5;
  assign id_5 = id_5;
  initial
  `define pp_6 0
  parameter id_7 = id_4;
  wand id_8[id_0 : id_5];
  module_0 modCall_1 (id_4);
  logic id_9  [-1 'b0 : -1];
  wire  id_10;
  assign id_8 = -1'h0;
endmodule
