# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_RippleCarryAdder.v" \
"../../../../Lab1_TeamX_comparator_4bit_testbenching.srcs/sources_1/imports/Final_ANS/Lab1_Team10_RippleCarryAdder_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
