
\chapter{Verilog文件}
\lstinputlisting[style=prettyverilog,caption={旋转因子存储单元},label=w_lut.v]{./Code/verilog/w_lut.v}
\lstinputlisting[style=prettyverilog,caption={缓冲单元(RAM)},label=mem_32x16.v]{./Code/verilog/mem_32x16.v}
\lstinputlisting[style=prettyverilog,caption={地址发生存储单元(ROM)},label=read_addr_lut.v]{./Code/verilog/read_addr_lut.v}
\lstinputlisting[style=prettyverilog,caption={控制单元},label=fft_ctrl_sm.v]{./Code/verilog/fft_ctrl_sm.v}
\lstinputlisting[style=prettyverilog,caption={蝶形运算单元},label=butterfly]{./Code/verilog/butterfly.v}
\lstinputlisting[style=prettyverilog,caption={顶层单元},label=fft_top]{./Code/verilog/fft_top.v}
\chapter{test bench文件}
\lstinputlisting[style=prettyverilog,caption={蝶形运算单元 test bench},label=butterfly_tb]{./Code/sim/butterfly_tb.v}

\lstinputlisting[style=prettyverilog,caption={FFT单元test bench},label=fft_top_tb]{./Code/sim/fft_top_tb.v}
