{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 10:23:06 2020 " "Info: Processing started: Wed Oct 28 10:23:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EA4163 -c EA4163 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EA4163 -c EA4163" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "I_CLK_32M " "Info: Assuming node \"I_CLK_32M\" is an undefined clock" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_CLK_32M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "I_VME_SYSRESET " "Info: Assuming node \"I_VME_SYSRESET\" is an undefined clock" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 56 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_VME_SYSRESET" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "I_CLK_32M " "Info: No valid register-to-register data paths exist for clock \"I_CLK_32M\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "I_VME_SYSRESET " "Info: No valid register-to-register data paths exist for clock \"I_VME_SYSRESET\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R_ADDR\[2\] I_VME_DS0 I_VME_SYSRESET 6.800 ns register " "Info: tsu for register \"R_ADDR\[2\]\" (data pin = \"I_VME_DS0\", clock pin = \"I_VME_SYSRESET\") is 6.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.000 ns + Longest pin register " "Info: + Longest pin to register delay is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.700 ns) 0.700 ns I_VME_DS0 1 PIN PIN_36 1 " "Info: 1: + IC(0.000 ns) + CELL(0.700 ns) = 0.700 ns; Loc. = PIN_36; Fanout = 1; PIN Node = 'I_VME_DS0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_DS0 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.000 ns) + CELL(0.800 ns) 5.500 ns always0~2 2 COMB LC1_N14 16 " "Info: 2: + IC(4.000 ns) + CELL(0.800 ns) = 5.500 ns; Loc. = LC1_N14; Fanout = 16; COMB Node = 'always0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { I_VME_DS0 always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.600 ns) 8.000 ns R_ADDR\[2\] 3 REG LC4_J24 3 " "Info: 3: + IC(1.900 ns) + CELL(0.600 ns) = 8.000 ns; Loc. = LC4_J24; Fanout = 3; REG Node = 'R_ADDR\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { always0~2 R_ADDR[2] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 26.25 % ) " "Info: Total cell delay = 2.100 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 73.75 % ) " "Info: Total interconnect delay = 5.900 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { I_VME_DS0 always0~2 R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { I_VME_DS0 {} I_VME_DS0~out {} always0~2 {} R_ADDR[2] {} } { 0.000ns 0.000ns 4.000ns 1.900ns } { 0.000ns 0.700ns 0.800ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 139 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_VME_SYSRESET destination 1.600 ns - Shortest register " "Info: - Shortest clock path from clock \"I_VME_SYSRESET\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_VME_SYSRESET 1 CLK PIN_91 19 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 19; CLK Node = 'I_VME_SYSRESET'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_SYSRESET } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[2\] 2 REG LC4_J24 3 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC4_J24; Fanout = 3; REG Node = 'R_ADDR\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_VME_SYSRESET R_ADDR[2] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_VME_SYSRESET R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_VME_SYSRESET {} I_VME_SYSRESET~out {} R_ADDR[2] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { I_VME_DS0 always0~2 R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { I_VME_DS0 {} I_VME_DS0~out {} always0~2 {} R_ADDR[2] {} } { 0.000ns 0.000ns 4.000ns 1.900ns } { 0.000ns 0.700ns 0.800ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_VME_SYSRESET R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_VME_SYSRESET {} I_VME_SYSRESET~out {} R_ADDR[2] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I_CLK_32M VME_D\[15\] vmectrl:vmectrl\|DOUT\[15\] 7.900 ns register " "Info: tco from clock \"I_CLK_32M\" to destination pin \"VME_D\[15\]\" through register \"vmectrl:vmectrl\|DOUT\[15\]\" is 7.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M source 1.600 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_32M\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_211 19 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_211; Fanout = 19; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns vmectrl:vmectrl\|DOUT\[15\] 2 REG LC1_J24 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC1_J24; Fanout = 1; REG Node = 'vmectrl:vmectrl\|DOUT\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M vmectrl:vmectrl|DOUT[15] } "NODE_NAME" } } { "VME/vmectrl.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmectrl.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M vmectrl:vmectrl|DOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} vmectrl:vmectrl|DOUT[15] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "VME/vmectrl.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmectrl.v" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.800 ns + Longest register pin " "Info: + Longest register to pin delay is 5.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vmectrl:vmectrl\|DOUT\[15\] 1 REG LC1_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_J24; Fanout = 1; REG Node = 'vmectrl:vmectrl\|DOUT\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { vmectrl:vmectrl|DOUT[15] } "NODE_NAME" } } { "VME/vmectrl.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmectrl.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(3.400 ns) 5.800 ns VME_D\[15\] 2 PIN PIN_94 0 " "Info: 2: + IC(2.400 ns) + CELL(3.400 ns) = 5.800 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'VME_D\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { vmectrl:vmectrl|DOUT[15] VME_D[15] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 58.62 % ) " "Info: Total cell delay = 3.400 ns ( 58.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 41.38 % ) " "Info: Total interconnect delay = 2.400 ns ( 41.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { vmectrl:vmectrl|DOUT[15] VME_D[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { vmectrl:vmectrl|DOUT[15] {} VME_D[15] {} } { 0.000ns 2.400ns } { 0.000ns 3.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M vmectrl:vmectrl|DOUT[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} vmectrl:vmectrl|DOUT[15] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { vmectrl:vmectrl|DOUT[15] VME_D[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.800 ns" { vmectrl:vmectrl|DOUT[15] {} VME_D[15] {} } { 0.000ns 2.400ns } { 0.000ns 3.400ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "I_VME_WR VME_D\[15\] 11.200 ns Longest " "Info: Longest tpd from source pin \"I_VME_WR\" to destination pin \"VME_D\[15\]\" is 11.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_VME_WR 1 PIN PIN_212 16 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_212; Fanout = 16; PIN Node = 'I_VME_WR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_WR } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(5.300 ns) 11.200 ns VME_D\[15\] 2 PIN PIN_94 0 " "Info: 2: + IC(5.100 ns) + CELL(5.300 ns) = 11.200 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'VME_D\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { I_VME_WR VME_D[15] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 54.46 % ) " "Info: Total cell delay = 6.100 ns ( 54.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.100 ns ( 45.54 % ) " "Info: Total interconnect delay = 5.100 ns ( 45.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { I_VME_WR VME_D[15] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.200 ns" { I_VME_WR {} I_VME_WR~out {} VME_D[15] {} } { 0.000ns 0.000ns 5.100ns } { 0.000ns 0.800ns 5.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R_ADDR\[2\] I_VME_A\[2\] I_VME_SYSRESET -0.800 ns register " "Info: th for register \"R_ADDR\[2\]\" (data pin = \"I_VME_A\[2\]\", clock pin = \"I_VME_SYSRESET\") is -0.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_VME_SYSRESET destination 1.600 ns + Longest register " "Info: + Longest clock path from clock \"I_VME_SYSRESET\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_VME_SYSRESET 1 CLK PIN_91 19 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 19; CLK Node = 'I_VME_SYSRESET'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_SYSRESET } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[2\] 2 REG LC4_J24 3 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC4_J24; Fanout = 3; REG Node = 'R_ADDR\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_VME_SYSRESET R_ADDR[2] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_VME_SYSRESET R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_VME_SYSRESET {} I_VME_SYSRESET~out {} R_ADDR[2] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 139 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_VME_A\[2\] 1 PIN PIN_210 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_210; Fanout = 1; PIN Node = 'I_VME_A\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_A[2] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.500 ns) 3.400 ns R_ADDR\[2\] 2 REG LC4_J24 3 " "Info: 2: + IC(2.100 ns) + CELL(0.500 ns) = 3.400 ns; Loc. = LC4_J24; Fanout = 3; REG Node = 'R_ADDR\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { I_VME_A[2] R_ADDR[2] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 38.24 % ) " "Info: Total cell delay = 1.300 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.100 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { I_VME_A[2] R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { I_VME_A[2] {} I_VME_A[2]~out {} R_ADDR[2] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 0.800ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_VME_SYSRESET R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_VME_SYSRESET {} I_VME_SYSRESET~out {} R_ADDR[2] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { I_VME_A[2] R_ADDR[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { I_VME_A[2] {} I_VME_A[2]~out {} R_ADDR[2] {} } { 0.000ns 0.000ns 2.100ns } { 0.000ns 0.800ns 0.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 10:23:07 2020 " "Info: Processing ended: Wed Oct 28 10:23:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
