	component ethernet_sys is
		port (
			clk_50_clk                             : in    std_logic                     := 'X';             -- clk
			clk_ref_125_clk                        : in    std_logic                     := 'X';             -- clk
			eth_tse_0_mac_mdio_connection_mdc      : out   std_logic;                                        -- mdc
			eth_tse_0_mac_mdio_connection_mdio_in  : in    std_logic                     := 'X';             -- mdio_in
			eth_tse_0_mac_mdio_connection_mdio_out : out   std_logic;                                        -- mdio_out
			eth_tse_0_mac_mdio_connection_mdio_oen : out   std_logic;                                        -- mdio_oen
			lcd_16207_0_external_RS                : out   std_logic;                                        -- RS
			lcd_16207_0_external_RW                : out   std_logic;                                        -- RW
			lcd_16207_0_external_data              : inout std_logic_vector(7 downto 0)  := (others => 'X'); -- data
			lcd_16207_0_external_E                 : out   std_logic;                                        -- E
			leds_crs                               : out   std_logic;                                        -- crs
			leds_link                              : out   std_logic;                                        -- link
			leds_panel_link                        : out   std_logic;                                        -- panel_link
			leds_col                               : out   std_logic;                                        -- col
			leds_an                                : out   std_logic;                                        -- an
			leds_char_err                          : out   std_logic;                                        -- char_err
			leds_disp_err                          : out   std_logic;                                        -- disp_err
			mac_misc_ff_tx_crc_fwd                 : in    std_logic                     := 'X';             -- ff_tx_crc_fwd
			mac_misc_ff_tx_septy                   : out   std_logic;                                        -- ff_tx_septy
			mac_misc_tx_ff_uflow                   : out   std_logic;                                        -- tx_ff_uflow
			mac_misc_ff_tx_a_full                  : out   std_logic;                                        -- ff_tx_a_full
			mac_misc_ff_tx_a_empty                 : out   std_logic;                                        -- ff_tx_a_empty
			mac_misc_rx_err_stat                   : out   std_logic_vector(17 downto 0);                    -- rx_err_stat
			mac_misc_rx_frm_type                   : out   std_logic_vector(3 downto 0);                     -- rx_frm_type
			mac_misc_ff_rx_dsav                    : out   std_logic;                                        -- ff_rx_dsav
			mac_misc_ff_rx_a_full                  : out   std_logic;                                        -- ff_rx_a_full
			mac_misc_ff_rx_a_empty                 : out   std_logic;                                        -- ff_rx_a_empty
			pio_0_external_connection_export       : in    std_logic_vector(7 downto 0)  := (others => 'X'); -- export
			pio_1_external_connection_export       : out   std_logic_vector(2 downto 0);                     -- export
			reset_reset_n                          : in    std_logic                     := 'X';             -- reset_n
			reset_0_reset_n                        : in    std_logic                     := 'X';             -- reset_n
			serdes_txp                             : out   std_logic;                                        -- txp
			serdes_rxp                             : in    std_logic                     := 'X';             -- rxp
			serdes_control_rx_recovclkout          : out   std_logic;                                        -- rx_recovclkout
			serdes_control_reconfig_clk            : in    std_logic                     := 'X';             -- reconfig_clk
			serdes_control_reconfig_togxb          : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- reconfig_togxb
			serdes_control_reconfig_fromgxb        : out   std_logic_vector(4 downto 0);                     -- reconfig_fromgxb
			serdes_control_reconfig_busy           : in    std_logic                     := 'X';             -- reconfig_busy
			sram_clk_clk                           : out   std_logic;                                        -- clk
			sram_cntrlr_0_conduit_end_dq           : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sram_cntrlr_0_conduit_end_addr         : out   std_logic_vector(20 downto 0);                    -- addr
			sram_cntrlr_0_conduit_end_sram_bwan    : out   std_logic;                                        -- sram_bwan
			sram_cntrlr_0_conduit_end_sram_bwbn    : out   std_logic;                                        -- sram_bwbn
			sram_cntrlr_0_conduit_end_sram_cen     : out   std_logic;                                        -- sram_cen
			sram_cntrlr_0_conduit_end_sram_oen     : out   std_logic;                                        -- sram_oen
			sram_cntrlr_0_conduit_end_sram_wen     : out   std_logic                                         -- sram_wen
		);
	end component ethernet_sys;

