#Generated by Fabric Compiler ( version 2019.1-patch11 <build 44256> ) at Tue Oct  8 22:22:42 2019

add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/aq_axi_master.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/cmos_8_16bit.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/cmos_write_req_gen.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/lut_ov5640_rgb565_1024_768.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/top.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/video_timing_data.v"
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/lut_ov5640_rgb565_1024_768.v"
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/cmos_8_16bit.v"
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/cmos_write_req_gen.v"
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/video_timing_data.v"
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/aq_axi_master.v"
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/top.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/aq_axi_master.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/cmos_8_16bit.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/cmos_write_req_gen.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/lut_ov5640_rgb565_1024_768.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/top.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/source/video_timing_data.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/i2c_master/i2c_config.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/i2c_master/i2c_master_bit_ctrl.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/i2c_master/i2c_master_byte_ctrl.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/i2c_master/i2c_master_top.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/color_bar.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/dvi_encoder.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/encode.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/serdes_4b_10to1.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/video_define.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/video_timing_data.v"
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/video_pll/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/ddr3/inst.idf
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/frame_fifo_read.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/frame_fifo_write.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/frame_read_write.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/aq_axi_master.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/cmos_8_16bit.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/cmos_write_req_gen.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/lut_ov5640_rgb565_1024_768.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/top.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/video_timing_data.v"
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/afifo_16i_64o_512/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/afifo_64i_16o_128/inst.idf
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/video_timing_data.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr 
pnr -plc_decongestion 2 
pnr -plc_decongestion 4 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
add_constraint -logic -fdc "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ddr3_ov5640_hdmi.fdc"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 2 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 2 -optimize_multi_corner_timing 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 2 -optimize_multi_corner_timing 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/ax_debounce.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/ddr3_test.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/ax_debounce.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/usart_tx.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/APM_10mult11_add11/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/APM_10mult11_add11/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/APM_10mult11_add11/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/APM_10mult11/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/calculate_ddr3_addr.v"
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/test_fifo_24/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/APM_11mult11/inst.idf
remove_design -forceC:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/APM_10mult11/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -forceC:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/test_fifo_24/inst.idf
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/pixel_read.v"
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_22i_22o/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_24i_24o/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_16i_16o/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/gen_addr_get_frame.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/my_video_timing_data.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/usart_tx.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/ddr3_test.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/video_timing_data.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/dvi_tx/video_timing_data.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_16i_16o/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_16i_16o/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_16i_16o/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/fifo_16i_16o/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/source/test/usart_tx.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/ddr3/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/fifo_24i_24o/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/fifo_26i_26o/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/simulation/gen_pixel_addr_tb.v"
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/inst.idf
add_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/test_fifo_22in22out_tmpl.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/test_fifo_22in22out_tmpl.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/test_fifo_22in22out_tmpl.v"
remove_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/simulation/gen_pixel_addr_tb.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/test_fifo_22in22out_tmpl.v"
remove_design -forceC:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/inst.idf
remove_design -force -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/test_fifo_22in22out/test_fifo_22in22out_tmpl.v"
add_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/simulation/gen_pixel_addr_tb.v"
add_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/simulation/gen_pixel_addr_tb.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_test.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/lut_ov5640_rgb565_800_480.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/lut_ov5640_rgb565_800_480.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_test.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_test.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_test.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/pixel_read_V2.0.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 4 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 5 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/source/test/ddr3_test.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_V2.0.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_frame_write_V1.0.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_V2.0.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/gen_new_frame_sign.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/simulation/gen_pixel_addr_tb.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/simulation/gen_pixel_addr_tb.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/simulation/gen_pixel_addr_tb.v"
add_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/simulation/gen_pixel_addr_tb.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/top.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/top_test.v"
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
dev_map 
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_V2.0.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_V2.1.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/ddr3_test.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/ddr3/inst.idf
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
remove_simulation "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/simulation/gen_pixel_addr_tb.v"
dev_map 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/top_test.v"
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/top.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_V2.1.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/fifo_16i_64o_512/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 8 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 9 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -resource_sharing false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_V2.2.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/ipcore/fifo_16i_16o/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -pipelining false 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -rw_check_on_ram -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -rw_check_on_ram -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -rw_check_on_ram -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -rw_check_on_ram -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -resource_sharing false -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -retiming 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 -retiming 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/pixel_read_frame_write_V1.0.v"
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/my_video_timing_data.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.1/source/test/my_aq_axi_master.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 5 
synthesize -ads -critical_paths_number 5 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -critical_paths_number 6 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 6 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 6 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -critical_paths_number 6 
dev_map 
pnr -plc_decongestion 7 -optimize_multi_corner_timing -fix_hold_violation 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -rw_check_on_ram -critical_paths_number 6 
synthesize -ads -rw_check_on_ram -critical_paths_number 6 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -rw_check_on_ram -critical_paths_number 7 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -rw_check_on_ram -critical_paths_number 7 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -rw_check_on_ram -critical_paths_number 7 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -rw_check_on_ram -critical_paths_number 7 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -rw_check_on_ram -critical_paths_number 7 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -rw_check_on_ram -critical_paths_number 7 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.2/source/test/pixel_read_V2.3.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.2/source/mem_write_arbi.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.2/source/mem_write_arbi.v"
remove_design C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v2.2/ipcore/fifo_16i_64o_512/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.2/ipcore/afifo_8in8out/inst.idf
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.2/source/test/usart_tx_rx.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.2/source/test/pixel_read_V2.5b.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.4b/source/test/usart_tx.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.4b/source/test/get_mpu_angle.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
remove_design -verilog "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.4b/source/lut_ov5640_rgb565_1024_768.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/my_video_v2.4b/source/test/my_lut_ov5640_rgb565_1280_960.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
compile 
synthesize -ads -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v3.2/source/test/gen_rotation_addr.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v3.2/source/test/lut_sin_cos.v"
add_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v3.2/ipcore/APM_multi_add_s16/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/img_buf/ImageXlib_arch.vhd"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/img_buf/ImageXlib_utils.vhd"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/img_buf/linebuffer_Wapper.vhd"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/test/pixel_to_block.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/test/pixel_read_matrix.v"
remove_design -verilog "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/test/pixel_read_matrix.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/test/pixel_read_block.v"
add_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/ipcore/afifo_64i_64o_512/inst.idf
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/test/my_frame_read_write.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/test/calculate_ddr3_addr_block.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.0/source/top.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/source/test/osd_display_angle.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/source/osd/soure/osd_display_angle.v"
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/source/osd/soure/timing_gen_xy.v"
add_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/ipcore/osd_rom/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design "C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/source/test/Binary2BCD.v"
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
add_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/ipcore/APM_s8_mult_us25/inst.idf
remove_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
add_design C:/Users/Administrator.1FIX62AK6M9QF8G/Desktop/fpga/my_video_v4.1/ipcore/ddr3/inst.idf
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
set_arch -family Logos -device PGL22G -speedgrade -7 -package BG324
synthesize -synplify_pro -fanout_guide 1000 -rw_check_on_ram -critical_paths_number 8 -start_end_points_number 1 
dev_map 
pnr -plc_decongestion 6 -mode "performance" -optimize_multi_corner_timing -fix_hold_violation 
report_timing 
gen_bit_stream 
