Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/top_tb_isim_beh.exe -prj D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/top_tb_beh.prj work.top_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/reg.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/mux.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/control_unit.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/cnt.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/alu.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/procesor.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/instr_rom.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/data_ram.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/top.vhd" into library work
Parsing VHDL file "D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity mux [mux_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity cnt [cnt_default]
Compiling architecture behavioral of entity control_unit [control_unit_default]
Compiling architecture behavioral of entity procesor [procesor_default]
Compiling architecture behavioral of entity data_ram [data_ram_default]
Compiling architecture behavioral of entity instr_rom [instr_rom_default]
Compiling architecture behavioral of entity top [top_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 24 VHDL Units
Built simulation executable D:/FTN/III semestar/Procesor/FinalniProjekat_v1.0.0/top_tb_isim_beh.exe
Fuse Memory Usage: 36480 KB
Fuse CPU Usage: 687 ms
