{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517954127505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517954127505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 13:55:27 2018 " "Processing started: Tue Feb 06 13:55:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517954127505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954127505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954127505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517954128614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517954128614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor/synthesis/processor.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processor/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_irq_mapper " "Found entity 1: processor_irq_mapper" {  } { { "processor/synthesis/submodules/processor_irq_mapper.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0 " "Found entity 1: processor_mm_interconnect_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux_001 " "Found entity 1: processor_mm_interconnect_0_rsp_mux_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139077 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_mux " "Found entity 1: processor_mm_interconnect_0_rsp_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux_002 " "Found entity 1: processor_mm_interconnect_0_rsp_demux_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_rsp_demux " "Found entity 1: processor_mm_interconnect_0_rsp_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux_002 " "Found entity 1: processor_mm_interconnect_0_cmd_mux_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_mux " "Found entity 1: processor_mm_interconnect_0_cmd_mux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux_001 " "Found entity 1: processor_mm_interconnect_0_cmd_demux_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_cmd_demux " "Found entity 1: processor_mm_interconnect_0_cmd_demux" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139125 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processor/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processor/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_004_default_decode " "Found entity 1: processor_mm_interconnect_0_router_004_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139144 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_004 " "Found entity 2: processor_mm_interconnect_0_router_004" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_002_default_decode " "Found entity 1: processor_mm_interconnect_0_router_002_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139150 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_002 " "Found entity 2: processor_mm_interconnect_0_router_002" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_001_default_decode " "Found entity 1: processor_mm_interconnect_0_router_001_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139157 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router_001 " "Found entity 2: processor_mm_interconnect_0_router_001" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processor_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processor_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at processor_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1517954139161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_mm_interconnect_0_router_default_decode " "Found entity 1: processor_mm_interconnect_0_router_default_decode" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139164 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_mm_interconnect_0_router " "Found entity 2: processor_mm_interconnect_0_router" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processor/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processor/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processor/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_sysid " "Found entity 1: processor_sysid" {  } { { "processor/synthesis/submodules/processor_sysid.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_sys_clk_timer " "Found entity 1: processor_sys_clk_timer" {  } { { "processor/synthesis/submodules/processor_sys_clk_timer.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_switches_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_switches_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_switches_pio " "Found entity 1: processor_switches_pio" {  } { { "processor/synthesis/submodules/processor_switches_pio.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_switches_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_onchip_mem " "Found entity 1: processor_onchip_mem" {  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_led_pio " "Found entity 1: processor_led_pio" {  } { { "processor/synthesis/submodules/processor_led_pio.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file processor/synthesis/submodules/processor_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_jtag_uart_sim_scfifo_w " "Found entity 1: processor_jtag_uart_sim_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139239 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_jtag_uart_scfifo_w " "Found entity 2: processor_jtag_uart_scfifo_w" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139239 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_jtag_uart_sim_scfifo_r " "Found entity 3: processor_jtag_uart_sim_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139239 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_jtag_uart_scfifo_r " "Found entity 4: processor_jtag_uart_scfifo_r" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139239 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_jtag_uart " "Found entity 5: processor_jtag_uart" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file processor/synthesis/submodules/processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_ic_data_module " "Found entity 1: processor_cpu_ic_data_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "2 processor_cpu_ic_tag_module " "Found entity 2: processor_cpu_ic_tag_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor_cpu_register_bank_a_module " "Found entity 3: processor_cpu_register_bank_a_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "4 processor_cpu_register_bank_b_module " "Found entity 4: processor_cpu_register_bank_b_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "5 processor_cpu_nios2_oci_debug " "Found entity 5: processor_cpu_nios2_oci_debug" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "6 processor_cpu_ociram_sp_ram_module " "Found entity 6: processor_cpu_ociram_sp_ram_module" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "7 processor_cpu_nios2_ocimem " "Found entity 7: processor_cpu_nios2_ocimem" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "8 processor_cpu_nios2_avalon_reg " "Found entity 8: processor_cpu_nios2_avalon_reg" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "9 processor_cpu_nios2_oci_break " "Found entity 9: processor_cpu_nios2_oci_break" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "10 processor_cpu_nios2_oci_xbrk " "Found entity 10: processor_cpu_nios2_oci_xbrk" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "11 processor_cpu_nios2_oci_dbrk " "Found entity 11: processor_cpu_nios2_oci_dbrk" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "12 processor_cpu_nios2_oci_itrace " "Found entity 12: processor_cpu_nios2_oci_itrace" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "13 processor_cpu_nios2_oci_td_mode " "Found entity 13: processor_cpu_nios2_oci_td_mode" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "14 processor_cpu_nios2_oci_dtrace " "Found entity 14: processor_cpu_nios2_oci_dtrace" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "15 processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "16 processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "17 processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "18 processor_cpu_nios2_oci_fifo " "Found entity 18: processor_cpu_nios2_oci_fifo" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "19 processor_cpu_nios2_oci_pib " "Found entity 19: processor_cpu_nios2_oci_pib" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "20 processor_cpu_nios2_oci_im " "Found entity 20: processor_cpu_nios2_oci_im" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "21 processor_cpu_nios2_performance_monitors " "Found entity 21: processor_cpu_nios2_performance_monitors" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "22 processor_cpu_nios2_oci " "Found entity 22: processor_cpu_nios2_oci" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""} { "Info" "ISGN_ENTITY_NAME" "23 processor_cpu " "Found entity 23: processor_cpu" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_jtag_debug_module_sysclk " "Found entity 1: processor_cpu_jtag_debug_module_sysclk" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_jtag_debug_module_tck " "Found entity 1: processor_cpu_jtag_debug_module_tck" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_jtag_debug_module_wrapper " "Found entity 1: processor_cpu_jtag_debug_module_wrapper" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_oci_test_bench " "Found entity 1: processor_cpu_oci_test_bench" {  } { { "processor/synthesis/submodules/processor_cpu_oci_test_bench.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor/synthesis/submodules/processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processor/synthesis/submodules/processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_cpu_test_bench " "Found entity 1: processor_cpu_test_bench" {  } { { "processor/synthesis/submodules/processor_cpu_test_bench.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954139885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954139885 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(1812) " "Verilog HDL or VHDL warning at processor_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517954139899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(1814) " "Verilog HDL or VHDL warning at processor_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517954139899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(1972) " "Verilog HDL or VHDL warning at processor_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517954139899 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processor_cpu.v(2802) " "Verilog HDL or VHDL warning at processor_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1517954139902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517954140040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:projectProcessor " "Elaborating entity \"processor\" for hierarchy \"processor:projectProcessor\"" {  } { { "TopLevel.v" "projectProcessor" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu processor:projectProcessor\|processor_cpu:cpu " "Elaborating entity \"processor_cpu\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\"" {  } { { "processor/synthesis/processor.v" "cpu" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_test_bench processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_test_bench:the_processor_cpu_test_bench " "Elaborating entity \"processor_cpu_test_bench\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_test_bench:the_processor_cpu_test_bench\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_test_bench" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 4875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_ic_data_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data " "Elaborating entity \"processor_cpu_ic_data_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_ic_data" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 5733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140538 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954140538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954140610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954140610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_data_module:processor_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_ic_tag_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag " "Elaborating entity \"processor_cpu_ic_tag_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_ic_tag" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 5799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"processor_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 14 " "Parameter \"width_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954140738 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954140738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_van1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_van1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_van1 " "Found entity 1: altsyncram_van1" {  } { { "db/altsyncram_van1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_van1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954140808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954140808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_van1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_van1:auto_generated " "Elaborating entity \"altsyncram_van1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_ic_tag_module:processor_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_van1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_register_bank_a_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a " "Elaborating entity \"processor_cpu_register_bank_a_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_register_bank_a" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 6342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954140984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"processor_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141062 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954141062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44n1 " "Found entity 1: altsyncram_44n1" {  } { { "db/altsyncram_44n1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_44n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954141144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954141144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44n1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_44n1:auto_generated " "Elaborating entity \"altsyncram_44n1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_a_module:processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_44n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_register_bank_b_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b " "Elaborating entity \"processor_cpu_register_bank_b_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_register_bank_b" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 6364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141515 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"processor_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954141515 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954141515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_54n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_54n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_54n1 " "Found entity 1: altsyncram_54n1" {  } { { "db/altsyncram_54n1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_54n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954141588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954141588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_54n1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_54n1:auto_generated " "Elaborating entity \"altsyncram_54n1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_register_bank_b_module:processor_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_54n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci " "Elaborating entity \"processor_cpu_nios2_oci\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 6896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_debug processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug " "Elaborating entity \"processor_cpu_nios2_oci_debug\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_debug" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954141985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142068 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_debug:the_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142068 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954142068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_ocimem processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem " "Elaborating entity \"processor_cpu_nios2_ocimem\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_ocimem" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_ociram_sp_ram_module processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram " "Elaborating entity \"processor_cpu_ociram_sp_ram_module\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_ociram_sp_ram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"processor_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954142239 ""}  } { { "processor/synthesis/submodules/processor_cpu.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954142239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qe1 " "Found entity 1: altsyncram_4qe1" {  } { { "db/altsyncram_4qe1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_4qe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954142308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954142308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qe1 processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4qe1:auto_generated " "Elaborating entity \"altsyncram_4qe1\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_ocimem:the_processor_cpu_nios2_ocimem\|processor_cpu_ociram_sp_ram_module:processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4qe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_avalon_reg processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_avalon_reg:the_processor_cpu_nios2_avalon_reg " "Elaborating entity \"processor_cpu_nios2_avalon_reg\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_avalon_reg:the_processor_cpu_nios2_avalon_reg\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_avalon_reg" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_break processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_break:the_processor_cpu_nios2_oci_break " "Elaborating entity \"processor_cpu_nios2_oci_break\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_break:the_processor_cpu_nios2_oci_break\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_break" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_xbrk processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_xbrk:the_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"processor_cpu_nios2_oci_xbrk\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_xbrk:the_processor_cpu_nios2_oci_xbrk\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_dbrk processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dbrk:the_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"processor_cpu_nios2_oci_dbrk\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dbrk:the_processor_cpu_nios2_oci_dbrk\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_itrace processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_itrace:the_processor_cpu_nios2_oci_itrace " "Elaborating entity \"processor_cpu_nios2_oci_itrace\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_itrace:the_processor_cpu_nios2_oci_itrace\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_itrace" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_dtrace processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"processor_cpu_nios2_oci_dtrace\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954142974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_td_mode processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace\|processor_cpu_nios2_oci_td_mode:processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processor_cpu_nios2_oci_td_mode\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_dtrace:the_processor_cpu_nios2_oci_dtrace\|processor_cpu_nios2_oci_td_mode:processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_fifo processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo " "Elaborating entity \"processor_cpu_nios2_oci_fifo\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_fifo" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_compute_input_tm_cnt processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_compute_input_tm_cnt:the_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_compute_input_tm_cnt:the_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_fifo_wrptr_inc processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_wrptr_inc:the_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_wrptr_inc:the_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_fifo_cnt_inc processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_cnt_inc:the_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_nios2_oci_fifo_cnt_inc:the_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_oci_test_bench processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_oci_test_bench:the_processor_cpu_oci_test_bench " "Elaborating entity \"processor_cpu_oci_test_bench\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_fifo:the_processor_cpu_nios2_oci_fifo\|processor_cpu_oci_test_bench:the_processor_cpu_oci_test_bench\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_oci_test_bench" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143322 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "processor_cpu_oci_test_bench " "Entity \"processor_cpu_oci_test_bench\" contains only dangling pins" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_oci_test_bench" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1517954143323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_pib processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_pib:the_processor_cpu_nios2_oci_pib " "Elaborating entity \"processor_cpu_nios2_oci_pib\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_pib:the_processor_cpu_nios2_oci_pib\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_pib" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_nios2_oci_im processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_im:the_processor_cpu_nios2_oci_im " "Elaborating entity \"processor_cpu_nios2_oci_im\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_nios2_oci_im:the_processor_cpu_nios2_oci_im\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_im" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_jtag_debug_module_wrapper processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper " "Elaborating entity \"processor_cpu_jtag_debug_module_wrapper\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\"" {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_jtag_debug_module_wrapper" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_jtag_debug_module_tck processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_tck:the_processor_cpu_jtag_debug_module_tck " "Elaborating entity \"processor_cpu_jtag_debug_module_tck\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_tck:the_processor_cpu_jtag_debug_module_tck\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "the_processor_cpu_jtag_debug_module_tck" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_cpu_jtag_debug_module_sysclk processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_sysclk:the_processor_cpu_jtag_debug_module_sysclk " "Elaborating entity \"processor_cpu_jtag_debug_module_sysclk\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|processor_cpu_jtag_debug_module_sysclk:the_processor_cpu_jtag_debug_module_sysclk\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "the_processor_cpu_jtag_debug_module_sysclk" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "processor_cpu_jtag_debug_module_phy" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\"" {  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Instantiated megafunction \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954143657 ""}  } { { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954143657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954143684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"processor:projectProcessor\|processor_cpu:cpu\|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci\|processor_cpu_jtag_debug_module_wrapper:the_processor_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processor_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart processor:projectProcessor\|processor_jtag_uart:jtag_uart " "Elaborating entity \"processor_jtag_uart\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\"" {  } { { "processor/synthesis/processor.v" "jtag_uart" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_scfifo_w processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w " "Elaborating entity \"processor_jtag_uart_scfifo_w\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "the_processor_jtag_uart_scfifo_w" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "wfifo" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954144812 ""}  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954144812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954144879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954144879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954144926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954144926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/alexrkas/Desktop/Lab3/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954144972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954144972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954144981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954145058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954145058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954145148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954145148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954145233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954145233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_w:the_processor_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/alexrkas/Desktop/Lab3/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_jtag_uart_scfifo_r processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_r:the_processor_jtag_uart_scfifo_r " "Elaborating entity \"processor_jtag_uart_scfifo_r\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|processor_jtag_uart_scfifo_r:the_processor_jtag_uart_scfifo_r\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "the_processor_jtag_uart_scfifo_r" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "processor_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954145722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954145722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954145722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954145722 ""}  } { { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954145722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"processor:projectProcessor\|processor_jtag_uart:jtag_uart\|alt_jtag_atlantic:processor_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "processor/synthesis/submodules/processor_jtag_uart.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_led_pio processor:projectProcessor\|processor_led_pio:led_pio " "Elaborating entity \"processor_led_pio\" for hierarchy \"processor:projectProcessor\|processor_led_pio:led_pio\"" {  } { { "processor/synthesis/processor.v" "led_pio" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_onchip_mem processor:projectProcessor\|processor_onchip_mem:onchip_mem " "Elaborating entity \"processor_onchip_mem\" for hierarchy \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\"" {  } { { "processor/synthesis/processor.v" "onchip_mem" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "the_altsyncram" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954145985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processor_onchip_mem.hex " "Parameter \"init_file\" = \"processor_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517954146010 ""}  } { { "processor/synthesis/submodules/processor_onchip_mem.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1517954146010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02n1 " "Found entity 1: altsyncram_02n1" {  } { { "db/altsyncram_02n1.tdf" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/altsyncram_02n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954146081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954146081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02n1 processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_02n1:auto_generated " "Elaborating entity \"altsyncram_02n1\" for hierarchy \"processor:projectProcessor\|processor_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_02n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_switches_pio processor:projectProcessor\|processor_switches_pio:switches_pio " "Elaborating entity \"processor_switches_pio\" for hierarchy \"processor:projectProcessor\|processor_switches_pio:switches_pio\"" {  } { { "processor/synthesis/processor.v" "switches_pio" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_sys_clk_timer processor:projectProcessor\|processor_sys_clk_timer:sys_clk_timer " "Elaborating entity \"processor_sys_clk_timer\" for hierarchy \"processor:projectProcessor\|processor_sys_clk_timer:sys_clk_timer\"" {  } { { "processor/synthesis/processor.v" "sys_clk_timer" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_sysid processor:projectProcessor\|processor_sysid:sysid " "Elaborating entity \"processor_sysid\" for hierarchy \"processor:projectProcessor\|processor_sysid:sysid\"" {  } { { "processor/synthesis/processor.v" "sysid" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processor_mm_interconnect_0\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processor/synthesis/processor.v" "mm_interconnect_0" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954146907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processor/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router " "Elaborating entity \"processor_mm_interconnect_0_router\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router:router\|processor_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"processor_mm_interconnect_0_router_001\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_001" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_001_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_001_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_001:router_001\|processor_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"processor_mm_interconnect_0_router_002\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_002" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_002_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_002_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_002:router_002\|processor_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_004 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"processor_mm_interconnect_0_router_004\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "router_004" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_router_004_default_decode processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\|processor_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"processor_mm_interconnect_0_router_004_default_decode\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_router_004:router_004\|processor_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_demux_001 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"processor_mm_interconnect_0_cmd_demux_001\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_cmd_mux_002 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"processor_mm_interconnect_0_cmd_mux_002\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954147920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_demux_002 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"processor_mm_interconnect_0_rsp_demux_002\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processor/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_rsp_mux_001 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"processor_mm_interconnect_0_rsp_mux_001\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0.v" 2795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0 processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"processor:projectProcessor\|processor_mm_interconnect_0:mm_interconnect_0\|processor_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|processor_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_irq_mapper processor:projectProcessor\|processor_irq_mapper:irq_mapper " "Elaborating entity \"processor_irq_mapper\" for hierarchy \"processor:projectProcessor\|processor_irq_mapper:irq_mapper\"" {  } { { "processor/synthesis/processor.v" "irq_mapper" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processor:projectProcessor\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processor:projectProcessor\|altera_reset_controller:rst_controller\"" {  } { { "processor/synthesis/processor.v" "rst_controller" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/processor.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processor:projectProcessor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processor/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954148485 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_processor_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_processor_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "processor/synthesis/submodules/processor_cpu.v" "the_processor_cpu_nios2_oci_itrace" { Text "C:/Users/alexrkas/Desktop/Lab3/processor/synthesis/submodules/processor_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1517954149383 "|TopLevel|processor:projectProcessor|processor_cpu:cpu|processor_cpu_nios2_oci:the_processor_cpu_nios2_oci|processor_cpu_nios2_oci_itrace:the_processor_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517954149720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.06.13:55:54 Progress: Loading sldd575e026/alt_sld_fab_wrapper_hw.tcl " "2018.02.06.13:55:54 Progress: Loading sldd575e026/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954154226 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954156685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954156869 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954158039 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954158191 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954158333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954158493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954158503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954158512 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1517954159202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd575e026/alt_sld_fab.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954159469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954159564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954159577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954159644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954159733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/alexrkas/Desktop/Lab3/db/ip/sldd575e026/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517954159806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954159806 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1517954163235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954164782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 " "72 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1517954166369 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexrkas/Desktop/Lab3/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/alexrkas/Desktop/Lab3/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954167055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517954169385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517954169385 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1517954169750 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.v" "" { Text "C:/Users/alexrkas/Desktop/Lab3/TopLevel.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1517954169750 "|TopLevel|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1517954169750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2463 " "Implemented 2463 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517954169758 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517954169758 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2244 " "Implemented 2244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517954169758 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1517954169758 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517954169758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517954169835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 13:56:09 2018 " "Processing ended: Tue Feb 06 13:56:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517954169835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517954169835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517954169835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517954169835 ""}
