##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for IMU_IntClock
		4.6::Critical Path Report for PWM_Clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
		5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 19
Clock: ADC_1_theACLK       | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/aclk_0   | N/A                   | Target: 2.00 MHz   | 
Clock: ClockBlock/clk_bus  | N/A                   | Target: 33.00 MHz  | 
Clock: ClockBlock/dclk_0   | N/A                   | Target: 2.06 MHz   | 
Clock: ClockBlock/dclk_1   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_2   | N/A                   | Target: 6.00 MHz   | 
Clock: ClockBlock/dclk_3   | N/A                   | Target: 1.60 MHz   | 
Clock: ClockBlock/dclk_4   | N/A                   | Target: 0.92 MHz   | 
Clock: Clock_1             | Frequency: 31.85 MHz  | Target: 6.60 MHz   | 
Clock: Clock_2             | Frequency: 32.70 MHz  | Target: 6.60 MHz   | 
Clock: CyBUS_CLK           | Frequency: 38.07 MHz  | Target: 33.00 MHz  | 
Clock: CyILO               | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO               | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK        | N/A                   | Target: 33.00 MHz  | 
Clock: CyPLL_OUT           | N/A                   | Target: 33.00 MHz  | 
Clock: CyXTAL              | N/A                   | Target: 24.00 MHz  | 
Clock: I2C_IntClock        | Frequency: 25.75 MHz  | Target: 1.65 MHz   | 
Clock: IMU_IntClock        | Frequency: 44.25 MHz  | Target: 0.94 MHz   | 
Clock: PWM_Clock           | Frequency: 35.71 MHz  | Target: 2.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        151515           120118      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        151515           120931      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        30303            4037        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        30303            4474        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     I2C_IntClock   30303            18783       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     IMU_IntClock   30303            18260       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     PWM_Clock      30303            19826       N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock  I2C_IntClock   606061           567232      N/A              N/A         N/A              N/A         N/A              N/A         
IMU_IntClock  IMU_IntClock   1.06061e+006     1038008     N/A              N/A         N/A              N/A         N/A              N/A         
PWM_Clock     PWM_Clock      484848           456848      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
Left_Motor(0)_PAD   25163         PWM_Clock:R       
Right_Motor(0)_PAD  23928         PWM_Clock:R       
SCL_1(0)_PAD:out    25255         I2C_IntClock:R    
SDA_1(0)_PAD:out    28753         I2C_IntClock:R    
Servo_Out(0)_PAD    23391         PWM_Clock:R       
Servo_Out(1)_PAD    23878         PWM_Clock:R       
Tx_1(0)_PAD         35348         IMU_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 31.85 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120118p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26307
-------------------------------------   ----- 
End-of-path arrival time (ps)           26307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5164  10444  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13794  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2803  16597  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  26307  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  26307  120118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 32.70 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25494
-------------------------------------   ----- 
End-of-path arrival time (ps)           25494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell99     4338   9618  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  12968  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2816  15784  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  25494  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  25494  120931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.07 MHz | Target: 33.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21176
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2301   4881   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8231   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3235  11466   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21176   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21176   4037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 25.75 MHz | Target: 1.65 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 567232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32539
-------------------------------------   ----- 
End-of-path arrival time (ps)           32539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell25     1250   1250  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3          macrocell10     8802  10052  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell10     3350  13402  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell18     8354  21755  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell18     3350  25105  567232  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   7434  32539  567232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for IMU_IntClock
******************************************
Clock: IMU_IntClock
Frequency: 44.25 MHz | Target: 0.94 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1038008p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11078
-------------------------------------   ----- 
End-of-path arrival time (ps)           11078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                      macrocell61     1250   1250  1038008  RISE       1
\IMU:BUART:counter_load_not\/main_1           macrocell44     4183   5433  1038008  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell44     3350   8783  1038008  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  11078  1038008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for PWM_Clock
***************************************
Clock: PWM_Clock
Frequency: 35.71 MHz | Target: 2.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 456848p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22910
-------------------------------------   ----- 
End-of-path arrival time (ps)           22910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   7920  13200  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  22910  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  22910  456848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PWM_Clock:R vs. PWM_Clock:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 456848p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22910
-------------------------------------   ----- 
End-of-path arrival time (ps)           22910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   7920  13200  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  22910  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  22910  456848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1


5.2::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120118p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26307
-------------------------------------   ----- 
End-of-path arrival time (ps)           26307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5164  10444  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13794  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2803  16597  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell6   9710  26307  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell7      0  26307  120118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 120931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -5090
--------------------------------------------   ------ 
End-of-path required time (ps)                 146425

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25494
-------------------------------------   ----- 
End-of-path arrival time (ps)           25494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell99     4338   9618  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  12968  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2816  15784  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  25494  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  25494  120931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 567232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32539
-------------------------------------   ----- 
End-of-path arrival time (ps)           32539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell25     1250   1250  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3          macrocell10     8802  10052  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell10     3350  13402  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell18     8354  21755  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell18     3350  25105  567232  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   7434  32539  567232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (IMU_IntClock:R vs. IMU_IntClock:R)
*****************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1038008p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11078
-------------------------------------   ----- 
End-of-path arrival time (ps)           11078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                      macrocell61     1250   1250  1038008  RISE       1
\IMU:BUART:counter_load_not\/main_1           macrocell44     4183   5433  1038008  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell44     3350   8783  1038008  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  11078  1038008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. PWM_Clock:R)
***********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : 19826p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  19826  RISE       1
Net_438/main_0                                        macrocell4     4387   6967  19826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_438/clock_0                                            macrocell4          0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21176
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2301   4881   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8231   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3235  11466   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21176   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21176   4037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20739
-------------------------------------   ----- 
End-of-path arrival time (ps)           20739
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2326   4906   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8256   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2773  11029   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20739   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20739   4474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1


5.9::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 18783p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  18783  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell37   6530   8010  18783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1


5.10::Critical Path Report for (CyBUS_CLK:R vs. IMU_IntClock:R)
***************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 18260p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  18260  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell50   7053   8533  18260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell50         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4037p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21176
-------------------------------------   ----- 
End-of-path arrival time (ps)           21176
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2301   4881   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8231   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3235  11466   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell6   9710  21176   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell7      0  21176   4037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -5090
----------------------------------------------   ----- 
End-of-path required time (ps)                   25213

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20739
-------------------------------------   ----- 
End-of-path arrival time (ps)           20739
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2326   4906   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8256   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2773  11029   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb             datapathcell8   9710  20739   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ci                 datapathcell9      0  20739   4474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7317p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11466
-------------------------------------   ----- 
End-of-path arrival time (ps)           11466
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2301   4881   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8231   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell6   3235  11466   7317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7336p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11447
-------------------------------------   ----- 
End-of-path arrival time (ps)           11447
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                            clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell2        0      0  RISE       1

Data path
pin name                                                             model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell67     2301   4881   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell67     3350   8231   4037  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell7   3216  11447   7336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 7733p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2326   4906   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8256   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1          datapathcell9   2794  11050   7733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 7754p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)    30303
- Setup time                                     -11520
----------------------------------------------   ------ 
End-of-path required time (ps)                    18783

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11029
-------------------------------------   ----- 
End-of-path arrival time (ps)           11029
 
Launch Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                             clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell3    2580   2580   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/main_0                  macrocell95     2326   4906   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_enable\/q                       macrocell95     3350   8256   4474  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1          datapathcell8   2773  11029   7754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_last\/main_0
Capture Clock  : \IMU:BUART:rx_last\/clock_0
Path slack     : 18260p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480  18260  RISE       1
\IMU:BUART:rx_last\/main_0  macrocell50   7053   8533  18260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell50         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:rx_state_2\/main_9
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 18279p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8514
-------------------------------------   ---- 
End-of-path arrival time (ps)           8514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out               synccell      1480   1480  18260  RISE       1
\IMU:BUART:rx_state_2\/main_9  macrocell53   7034   8514  18279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(1)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 18712p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(1)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(1)_SYNC/out                    synccell       1480   1480  18712  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell117   6601   8081  18712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell117        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 18783p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out               synccell      1480   1480  18783  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell37   6530   8010  18783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(0)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 19030p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7763
-------------------------------------   ---- 
End-of-path arrival time (ps)           7763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(0)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(0)_SYNC/out                    synccell      1480   1480  19030  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell85   6283   7763  19030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell85         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_438/main_0
Capture Clock  : Net_438/clock_0
Path slack     : 19826p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  19826  RISE       1
Net_438/main_0                                        macrocell4     4387   6967  19826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_438/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_449/main_0
Capture Clock  : Net_449/clock_0
Path slack     : 19826p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6967
-------------------------------------   ---- 
End-of-path arrival time (ps)           6967
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  19826  RISE       1
Net_449/main_0                                        macrocell5     4387   6967  19826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 20391p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6402
-------------------------------------   ---- 
End-of-path arrival time (ps)           6402
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_1:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  19826  RISE       1
\Servo_1:PWMUDB:runmode_enable\/main_0                macrocell132   3822   6402  20391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:control_reg_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_4\/clock_0
Path slack     : 21279p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5514
-------------------------------------   ---- 
End-of-path arrival time (ps)           5514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_4  controlcell1   2580   2580  21279  RISE       1
\I2C:bI2C_UDB:control_reg_4\/main_0        macrocell12    2934   5514  21279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:control_reg_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_2\/clock_0
Path slack     : 21280p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5513
-------------------------------------   ---- 
End-of-path arrival time (ps)           5513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_2  controlcell1   2580   2580  21280  RISE       1
\I2C:bI2C_UDB:control_reg_2\/main_0        macrocell11    2933   5513  21280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 21539p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5254
-------------------------------------   ---- 
End-of-path arrival time (ps)           5254
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)_SYNC/out                 synccell      1480   1480  18783  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell35   3774   5254  21539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_112/main_0
Capture Clock  : Net_112/clock_0
Path slack     : 21559p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21559  RISE       1
Net_112/main_0                                        macrocell1     2654   5234  21559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : Net_113/main_0
Capture Clock  : Net_113/clock_0
Path slack     : 21559p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21559  RISE       1
Net_113/main_0                                        macrocell2     2654   5234  21559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7
Path End       : \Servo_0:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Servo_0:PWMUDB:runmode_enable\/clock_0
Path slack     : 21575p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#16 vs. PWM_Clock:R#2)   30303
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5218
-------------------------------------   ---- 
End-of-path arrival time (ps)           5218
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/busclk           controlcell4        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Servo_0:PWMUDB:sCTRLReg:AsyncCtl:ctrlreg\/control_7  controlcell4   2580   2580  21559  RISE       1
\Servo_0:PWMUDB:runmode_enable\/main_0                macrocell126   2638   5218  21575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell126        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Right_Encoder_Pins(0)_SYNC/out
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 21645p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_2:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Right_Encoder_Pins(0)_SYNC/clock                            synccell            0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
Right_Encoder_Pins(0)_SYNC/out                    synccell       1480   1480  21645  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/main_0  macrocell113   3668   5148  21645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell113        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7
Path End       : \I2C:bI2C_UDB:control_reg_7\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_7\/clock_0
Path slack     : 21881p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_7  controlcell1   2580   2580  21881  RISE       1
\I2C:bI2C_UDB:control_reg_7\/main_0        macrocell15    2332   4912  21881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_7\/clock_0                       macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:control_reg_6\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_6\/clock_0
Path slack     : 21886p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_6  controlcell1   2580   2580  21886  RISE       1
\I2C:bI2C_UDB:control_reg_6\/main_0        macrocell14    2327   4907  21886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 21888p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_1  controlcell1   2580   2580  21888  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0              macrocell21    2325   4905  21888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:control_reg_5\/main_0
Capture Clock  : \I2C:bI2C_UDB:control_reg_5\/clock_0
Path slack     : 21896p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4897
-------------------------------------   ---- 
End-of-path arrival time (ps)           4897
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/busclk                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C:bI2C_UDB:AsyncCtl:CtrlReg\/control_5  controlcell1   2580   2580  21896  RISE       1
\I2C:bI2C_UDB:control_reg_5\/main_0        macrocell13    2317   4897  21896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_0\/main_4
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 21984p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  18260  RISE       1
\IMU:BUART:pollcount_0\/main_4  macrocell45   3329   4809  21984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \IMU:BUART:pollcount_1\/main_5
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 21984p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#35 vs. IMU_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480  18260  RISE       1
\IMU:BUART:pollcount_1\/main_5  macrocell46   3329   4809  21984  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 22990p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22990  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell7    2323   3803  22990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell7          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 22990p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#20 vs. I2C_IntClock:R#2)   30303
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3803
-------------------------------------   ---- 
End-of-path arrival time (ps)           3803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)_SYNC/out                 synccell      1480   1480  22990  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell32   2323   3803  22990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Left_Encoder_Pins(1)_SYNC/out
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 23011p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#5 vs. Clock_1:R#2)   30303
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   26793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Left_Encoder_Pins(1)_SYNC/clock                             synccell            0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
Left_Encoder_Pins(1)_SYNC/out                    synccell      1480   1480  23011  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/main_0  macrocell89   2302   3782  23011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell89         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 123398p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16597
-------------------------------------   ----- 
End-of-path arrival time (ps)           16597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5164  10444  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13794  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell6   2803  16597  123398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 123402p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16593
-------------------------------------   ----- 
End-of-path arrival time (ps)           16593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell71     5164  10444  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell71     3350  13794  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell7   2799  16593  123402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 124211p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15784
-------------------------------------   ----- 
End-of-path arrival time (ps)           15784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell99     4338   9618  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  12968  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2816  15784  124211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 124216p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15779
-------------------------------------   ----- 
End-of-path arrival time (ps)           15779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/main_2                macrocell99     4338   9618  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:reload\/q                     macrocell99     3350  12968  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2811  15779  124216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_5
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 129799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18206
-------------------------------------   ----- 
End-of-path arrival time (ps)           18206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:Net_1203_split\/main_2   macrocell105  10699  11949  129799  RISE       1
\Right_Encoder:Net_1203_split\/q        macrocell105   3350  15299  129799  RISE       1
\Right_Encoder:Net_1203\/main_5         macrocell104   2907  18206  129799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_7
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 130822p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17183
-------------------------------------   ----- 
End-of-path arrival time (ps)           17183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:Net_1251_split\/main_2   macrocell108  10282  11532  130822  RISE       1
\Right_Encoder:Net_1251_split\/q        macrocell108   3350  14882  130822  RISE       1
\Right_Encoder:Net_1251\/main_7         macrocell107   2301  17183  130822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 131047p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18898
-------------------------------------   ----- 
End-of-path arrival time (ps)           18898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell6   3510   3510  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell7      0   3510  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell7   2950   6460  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell72     3196   9656  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell72     3350  13006  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell4    5892  18898  131047  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 131355p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8640
-------------------------------------   ---- 
End-of-path arrival time (ps)           8640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell107    1250   1250  129724  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   7390   8640  131355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell9       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_7
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 131465p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16540
-------------------------------------   ----- 
End-of-path arrival time (ps)           16540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:Net_1251_split\/main_3   macrocell80   9086  10336  131465  RISE       1
\Left_Encoder:Net_1251_split\/q        macrocell80   3350  13686  131465  RISE       1
\Left_Encoder:Net_1251\/main_7         macrocell79   2854  16540  131465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_5
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 132810p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15195
-------------------------------------   ----- 
End-of-path arrival time (ps)           15195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:Net_1203_split\/main_3   macrocell77   8360   9610  132810  RISE       1
\Left_Encoder:Net_1203_split\/q        macrocell77   3350  12960  132810  RISE       1
\Left_Encoder:Net_1203\/main_5         macrocell76   2235  15195  132810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 132812p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17133
-------------------------------------   ----- 
End-of-path arrival time (ps)           17133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell102    4323   9603  132812  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell102    3350  12953  132812  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell6    4179  17133  132812  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 133004p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6992
-------------------------------------   ---- 
End-of-path arrival time (ps)           6992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                                    macrocell107    1250   1250  129724  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   5742   6992  133004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 133450p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16495
-------------------------------------   ----- 
End-of-path arrival time (ps)           16495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell6   2730   2730  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell7      0   2730  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell7   2960   5690  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell73     4550  10240  133450  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell73     3350  13590  133450  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell4    2905  16495  133450  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 133919p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16027
-------------------------------------   ----- 
End-of-path arrival time (ps)           16027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0            datapathcell8   2730   2730  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i           datapathcell9      0   2730  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb        datapathcell9   2960   5690  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/main_0                  macrocell101    2805   8495  133919  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_2\/q                       macrocell101    3350  11845  133919  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell6    4182  16027  133919  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 134929p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15017
-------------------------------------   ----- 
End-of-path arrival time (ps)           15017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/main_0                  macrocell74     4077   9357  134929  RISE       1
\Left_Encoder:Cnt16:CounterUDB:status_3\/q                       macrocell74     3350  12707  134929  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_3  statusicell4    2310  15017  134929  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 135171p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14774
-------------------------------------   ----- 
End-of-path arrival time (ps)           14774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1            datapathcell8   3510   3510  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i           datapathcell9      0   3510  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb       datapathcell9   2950   6460  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/main_0                  macrocell100    2640   9100  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:status_0\/q                       macrocell100    3350  12450  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell6    2324  14774  135171  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 135318p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4678
-------------------------------------   ---- 
End-of-path arrival time (ps)           4678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell79     1250   1250  132041  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell7   3428   4678  135318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell7       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 135321p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                 139995

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4675
-------------------------------------   ---- 
End-of-path arrival time (ps)           4675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                                    macrocell79     1250   1250  132041  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell6   3425   4675  135321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_2
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 135499p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:Net_1251\/main_2         macrocell107  11256  12506  135499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 135499p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:bQuadDec:error\/main_1   macrocell112  11256  12506  135499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 135637p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14309
-------------------------------------   ----- 
End-of-path arrival time (ps)           14309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell107   1250   1250  129724  RISE       1
\Right_Encoder:Net_611\/main_1            macrocell111   7379   8629  135637  RISE       1
\Right_Encoder:Net_611\/q                 macrocell111   3350  11979  135637  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_1  statusicell7   2329  14309  135637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 135643p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14303
-------------------------------------   ----- 
End-of-path arrival time (ps)           14303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q                macrocell107   1250   1250  129724  RISE       1
\Right_Encoder:Net_530\/main_1            macrocell110   7379   8629  135643  RISE       1
\Right_Encoder:Net_530\/q                 macrocell110   3350  11979  135643  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_0  statusicell7   2323  14303  135643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_3
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 136173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11832
-------------------------------------   ----- 
End-of-path arrival time (ps)           11832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:Net_1251\/main_3         macrocell79  10582  11832  136173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 136173p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11832
-------------------------------------   ----- 
End-of-path arrival time (ps)           11832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:bQuadDec:error\/main_2   macrocell84  10582  11832  136173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 136186p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_2  macrocell94  10569  11819  136186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 136520p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13425
-------------------------------------   ----- 
End-of-path arrival time (ps)           13425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q          macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_3  statusicell7  12175  13425  136520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 137466p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10540
-------------------------------------   ----- 
End-of-path arrival time (ps)           10540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_3  macrocell122   9290  10540  137466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 137558p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10447
-------------------------------------   ----- 
End-of-path arrival time (ps)           10447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell75     5167  10447  137558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell75         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Net_1210\/main_1
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 137561p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10444
-------------------------------------   ----- 
End-of-path arrival time (ps)           10444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Net_1210\/main_1                             macrocell78     5164  10444  137561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_1
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 137918p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           10087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q  macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:Net_1203\/main_1         macrocell76   8837  10087  137918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 137918p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10087
-------------------------------------   ----- 
End-of-path arrival time (ps)           10087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q   macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_2  macrocell93   8837  10087  137918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 138047p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11898
-------------------------------------   ----- 
End-of-path arrival time (ps)           11898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                         model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell6   2320   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell7      0   2320  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell7   2960   5280  120118  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell4    6618  11898  138047  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                         clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell4        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_0
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 138095p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q  macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:Net_1203\/main_0         macrocell104   8660   9910  138095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 138095p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9910
-------------------------------------   ---- 
End-of-path arrival time (ps)           9910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_1  macrocell121   8660   9910  138095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 138306p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11639
-------------------------------------   ----- 
End-of-path arrival time (ps)           11639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                          model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0             datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i            datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb        datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell6    6359  11639  138306  RISE       1

Capture Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sSTSReg:nrstSts:stsreg\/clock  statusicell6        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Net_1210\/main_1
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 138387p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9618
-------------------------------------   ---- 
End-of-path arrival time (ps)           9618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Net_1210\/main_1                             macrocell106    4338   9618  138387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 138397p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9609
-------------------------------------   ---- 
End-of-path arrival time (ps)           9609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  120931  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell103    4329   9609  138397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell103        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1251\/main_2
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 138704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  133346  RISE       1
\Left_Encoder:Net_1251\/main_2         macrocell79   8051   9301  138704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 138704p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9301
-------------------------------------   ---- 
End-of-path arrival time (ps)           9301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  133346  RISE       1
\Left_Encoder:bQuadDec:error\/main_1   macrocell84   8051   9301  138704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 138810p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell88   1250   1250  133346  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_1  macrocell94   7945   9195  138810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 138851p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q   macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_1  macrocell122   7905   9155  138851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 138918p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   3510   3510  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   3510  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2950   6460  135171  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell98     2627   9087  138918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell98         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139096p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell69     3219   8909  139096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell69         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Left_Encoder:Net_1210\/main_0
Capture Clock  : \Left_Encoder:Net_1210\/clock_0
Path slack     : 139096p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8909
-------------------------------------   ---- 
End-of-path arrival time (ps)           8909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell6   2730   2730  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell7      0   2730  121654  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell7   2960   5690  121654  RISE       1
\Left_Encoder:Net_1210\/main_0                             macrocell78     3219   8909  139096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1210\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1251\/main_3
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 139105p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell120   1250   1250  132560  RISE       1
\Right_Encoder:Net_1251\/main_3         macrocell107   7650   8900  139105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 139105p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8900
-------------------------------------   ---- 
End-of-path arrival time (ps)           8900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell120   1250   1250  132560  RISE       1
\Right_Encoder:bQuadDec:error\/main_2   macrocell112   7650   8900  139105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 139109p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8896
-------------------------------------   ---- 
End-of-path arrival time (ps)           8896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell120   1250   1250  132560  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_2  macrocell122   7646   8896  139109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 139236p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell6       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell6   3510   3510  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell7      0   3510  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell7   2950   6460  131047  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70     2309   8769  139236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 139527p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell97     2788   8478  139527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell97         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Right_Encoder:Net_1210\/main_0
Capture Clock  : \Right_Encoder:Net_1210\/clock_0
Path slack     : 139527p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8478
-------------------------------------   ---- 
End-of-path arrival time (ps)           8478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell8       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  122071  RISE       1
\Right_Encoder:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  122071  RISE       1
\Right_Encoder:Net_1210\/main_0                             macrocell106    2788   8478  139527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1210\/clock_0                           macrocell106        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_1
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 139619p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell79    1250   1250  132041  RISE       1
\Left_Encoder:Net_611\/main_1            macrocell83    3417   4667  139619  RISE       1
\Left_Encoder:Net_611\/q                 macrocell83    3350   8017  139619  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_1  statusicell5   2310  10326  139619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_0
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 139633p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q                macrocell79    1250   1250  132041  RISE       1
\Left_Encoder:Net_530\/main_1            macrocell82    3417   4667  139633  RISE       1
\Left_Encoder:Net_530\/q                 macrocell82    3350   8017  139633  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_0  statusicell5   2296  10312  139633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:Net_1203\/main_0
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 139658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q  macrocell88   1250   1250  133346  RISE       1
\Left_Encoder:Net_1203\/main_0         macrocell76   7098   8348  139658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139658p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8348
-------------------------------------   ---- 
End-of-path arrival time (ps)           8348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q   macrocell88   1250   1250  133346  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_1  macrocell93   7098   8348  139658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:Net_1203\/main_1
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 139871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q  macrocell120   1250   1250  132560  RISE       1
\Right_Encoder:Net_1203\/main_1         macrocell104   6884   8134  139871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 139871p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q   macrocell120   1250   1250  132560  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_2  macrocell121   6884   8134  139871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 139956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell85   1250   1250  139956  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell86   6799   8049  139956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell86         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 139956p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_0\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell85   1250   1250  139956  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell88   6799   8049  139956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1203\/main_2
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 140464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell84   1250   1250  134270  RISE       1
\Left_Encoder:Net_1203\/main_2   macrocell76   6291   7541  140464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1260\/main_1
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 140464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell84   1250   1250  134270  RISE       1
\Left_Encoder:Net_1260\/main_1   macrocell81   6291   7541  140464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 140464p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7541
-------------------------------------   ---- 
End-of-path arrival time (ps)           7541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell84   1250   1250  134270  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_3  macrocell93   6291   7541  140464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 140490p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q       macrocell113   1250   1250  140490  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/main_0  macrocell114   6265   7515  140490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell114        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 140490p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_0\/clock_0          macrocell113        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_0\/q  macrocell113   1250   1250  140490  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_0  macrocell116   6265   7515  140490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1251\/main_6
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140592p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell121   1250   1250  134924  RISE       1
\Right_Encoder:Net_1251\/main_6     macrocell107   6163   7413  140592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140592p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q     macrocell121   1250   1250  134924  RISE       1
\Right_Encoder:bQuadDec:error\/main_5  macrocell112   6163   7413  140592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1251\/main_1
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 140595p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell81   1250   1250  123743  RISE       1
\Left_Encoder:Net_1251\/main_1  macrocell79   6160   7410  140595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 140595p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q             macrocell81   1250   1250  123743  RISE       1
\Left_Encoder:bQuadDec:error\/main_0  macrocell84   6160   7410  140595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1251\/main_5
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 140752p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell122   1250   1250  135480  RISE       1
\Right_Encoder:Net_1251\/main_5     macrocell107   6004   7254  140752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 140752p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7254
-------------------------------------   ---- 
End-of-path arrival time (ps)           7254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q     macrocell122   1250   1250  135480  RISE       1
\Right_Encoder:bQuadDec:error\/main_4  macrocell112   6004   7254  140752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 140790p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7215
-------------------------------------   ---- 
End-of-path arrival time (ps)           7215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_filt\/q       macrocell116   1250   1250  129799  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell116   5965   7215  140790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1203\/main_2
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 141100p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:Net_1203\/main_2   macrocell104   5655   6905  141100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1260\/main_1
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 141100p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:Net_1260\/main_1   macrocell109   5655   6905  141100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 141100p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6905
-------------------------------------   ---- 
End-of-path arrival time (ps)           6905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q         macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_3  macrocell121   5655   6905  141100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141186p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6819
-------------------------------------   ---- 
End-of-path arrival time (ps)           6819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell81   1250   1250  123743  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_0  macrocell94   5569   6819  141186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 141338p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6667
-------------------------------------   ---- 
End-of-path arrival time (ps)           6667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_filt\/q       macrocell92   1250   1250  131465  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell92   5417   6667  141338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1251\/main_6
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 141461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell93   1250   1250  136739  RISE       1
\Left_Encoder:Net_1251\/main_6     macrocell79   5294   6544  141461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 141461p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q     macrocell93   1250   1250  136739  RISE       1
\Left_Encoder:bQuadDec:error\/main_5  macrocell84   5294   6544  141461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 141484p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6521
-------------------------------------   ---- 
End-of-path arrival time (ps)           6521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell93   1250   1250  136739  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_5  macrocell94   5271   6521  141484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:Net_1251\/main_4
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142004p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q  macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:Net_1251\/main_4   macrocell107   4751   6001  142004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:error\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142004p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:error\/q       macrocell112   1250   1250  136357  RISE       1
\Right_Encoder:bQuadDec:error\/main_3  macrocell112   4751   6001  142004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 142115p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5890
-------------------------------------   ---- 
End-of-path arrival time (ps)           5890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell109   1250   1250  124659  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_0  macrocell122   4640   5890  142115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1203\/q
Path End       : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 142381p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1

Data path
pin name                                                model name    delay     AT   slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1203\/q                              macrocell104   1250   1250  125533  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell96    4375   5625  142381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell96         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 142532p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7413
-------------------------------------   ---- 
End-of-path arrival time (ps)           7413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q                macrocell81    1250   1250  123743  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_2  statusicell5   6163   7413  142532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1203\/main_3
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 142927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell94   1250   1250  136726  RISE       1
\Left_Encoder:Net_1203\/main_3     macrocell76   3828   5078  142927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1260\/main_2
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 142927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell94   1250   1250  136726  RISE       1
\Left_Encoder:Net_1260\/main_2     macrocell81   3828   5078  142927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 142927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell94   1250   1250  136726  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_4  macrocell93   3828   5078  142927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_filt\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 142962p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_filt\/q       macrocell120   1250   1250  132560  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_3  macrocell120   3793   5043  142962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1251\/main_1
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 142998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell109   1250   1250  124659  RISE       1
\Right_Encoder:Net_1251\/main_1  macrocell107   3757   5007  142998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:error\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:error\/clock_0
Path slack     : 142998p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                               model name    delay     AT   slack  edge  Fanout
-------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q             macrocell109   1250   1250  124659  RISE       1
\Right_Encoder:bQuadDec:error\/main_0  macrocell112   3757   5007  142998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:error\/clock_0                     macrocell112        0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143023p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell121   1250   1250  134924  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_5  macrocell122   3733   4983  143023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_filt\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 143037p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_filt\/q       macrocell88   1250   1250  133346  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_3  macrocell88   3718   4968  143037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1203\/main_4
Capture Clock  : \Left_Encoder:Net_1203\/clock_0
Path slack     : 143186p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell93   1250   1250  136739  RISE       1
\Left_Encoder:Net_1203\/main_4     macrocell76   3569   4819  143186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:Net_1260\/main_3
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143186p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q  macrocell93   1250   1250  136739  RISE       1
\Left_Encoder:Net_1260\/main_3     macrocell81   3569   4819  143186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_0\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143186p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4819
-------------------------------------   ---- 
End-of-path arrival time (ps)           4819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_0\/q       macrocell93   1250   1250  136739  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_5  macrocell93   3569   4819  143186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:Net_1251\/main_4
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143322p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q  macrocell84   1250   1250  134270  RISE       1
\Left_Encoder:Net_1251\/main_4   macrocell79   3433   4683  143322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 143322p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q       macrocell84   1250   1250  134270  RISE       1
\Left_Encoder:bQuadDec:error\/main_3  macrocell84   3433   4683  143322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_3
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 143322p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q         macrocell84   1250   1250  134270  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_3  macrocell94   3433   4683  143322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1203\/main_3
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 143363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell122   1250   1250  135480  RISE       1
\Right_Encoder:Net_1203\/main_3     macrocell104   3393   4643  143363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:Net_1260\/main_2
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q  macrocell122   1250   1250  135480  RISE       1
\Right_Encoder:Net_1260\/main_2     macrocell109   3393   4643  143363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell122   1250   1250  135480  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_4  macrocell121   3393   4643  143363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:Stsreg\/status_2
Capture Clock  : \Right_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 143476p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6469
-------------------------------------   ---- 
End-of-path arrival time (ps)           6469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q                macrocell109   1250   1250  124659  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/status_2  statusicell7   5219   6469  143476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:Stsreg\/clock                      statusicell7        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1203\/q
Path End       : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 143610p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4395
-------------------------------------   ---- 
End-of-path arrival time (ps)           4395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1203\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1203\/q                              macrocell76   1250   1250  124812  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell68   3145   4395  143610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell68         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1251\/q
Path End       : \Left_Encoder:Net_1251\/main_0
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 143629p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4376
-------------------------------------   ---- 
End-of-path arrival time (ps)           4376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1251\/q       macrocell79   1250   1250  132041  RISE       1
\Left_Encoder:Net_1251\/main_0  macrocell79   3126   4376  143629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:Net_1260\/main_0
Capture Clock  : \Left_Encoder:Net_1260\/clock_0
Path slack     : 143730p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q       macrocell81   1250   1250  123743  RISE       1
\Left_Encoder:Net_1260\/main_0  macrocell81   3025   4275  143730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:Net_1260\/q
Path End       : \Left_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143730p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4275
-------------------------------------   ---- 
End-of-path arrival time (ps)           4275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1260\/clock_0                            macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:Net_1260\/q               macrocell81   1250   1250  123743  RISE       1
\Left_Encoder:bQuadDec:state_0\/main_0  macrocell93   3025   4275  143730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_0\/clock_0                    macrocell93         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1203\/main_4
Capture Clock  : \Right_Encoder:Net_1203\/clock_0
Path slack     : 143775p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell121   1250   1250  134924  RISE       1
\Right_Encoder:Net_1203\/main_4     macrocell104   2980   4230  143775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1203\/clock_0                           macrocell104        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:Net_1260\/main_3
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143775p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q  macrocell121   1250   1250  134924  RISE       1
\Right_Encoder:Net_1260\/main_3     macrocell109   2980   4230  143775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_0\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_5
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143775p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4230
-------------------------------------   ---- 
End-of-path arrival time (ps)           4230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_0\/q       macrocell121   1250   1250  134924  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_5  macrocell121   2980   4230  143775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:Net_1260\/main_0
Capture Clock  : \Right_Encoder:Net_1260\/clock_0
Path slack     : 143805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q       macrocell109   1250   1250  124659  RISE       1
\Right_Encoder:Net_1260\/main_0  macrocell109   2950   4200  143805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1260\/q
Path End       : \Right_Encoder:bQuadDec:state_0\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:state_0\/clock_0
Path slack     : 143805p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1260\/clock_0                           macrocell109        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1260\/q               macrocell109   1250   1250  124659  RISE       1
\Right_Encoder:bQuadDec:state_0\/main_0  macrocell121   2950   4200  143805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_0\/clock_0                   macrocell121        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 143866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell89   1250   1250  143866  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell90   2889   4139  143866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell90         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 143866p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4139
-------------------------------------   ---- 
End-of-path arrival time (ps)           4139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_0\/clock_0           macrocell89         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell89   1250   1250  143866  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell92   2889   4139  143866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:Net_1251\/q
Path End       : \Right_Encoder:Net_1251\/main_0
Capture Clock  : \Right_Encoder:Net_1251\/clock_0
Path slack     : 143969p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:Net_1251\/q       macrocell107   1250   1250  129724  RISE       1
\Right_Encoder:Net_1251\/main_0  macrocell107   2786   4036  143969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:Net_1251\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:state_1\/q
Path End       : \Right_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Right_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 144140p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:state_1\/q       macrocell122   1250   1250  135480  RISE       1
\Right_Encoder:bQuadDec:state_1\/main_4  macrocell122   2615   3865  144140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:state_1\/clock_0                   macrocell122        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:Net_1251\/main_5
Capture Clock  : \Left_Encoder:Net_1251\/clock_0
Path slack     : 144167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q  macrocell94   1250   1250  136726  RISE       1
\Left_Encoder:Net_1251\/main_5     macrocell79   2588   3838  144167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:Net_1251\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:error\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:error\/clock_0
Path slack     : 144167p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q     macrocell94   1250   1250  136726  RISE       1
\Left_Encoder:bQuadDec:error\/main_4  macrocell84   2588   3838  144167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:state_1\/q
Path End       : \Left_Encoder:bQuadDec:state_1\/main_4
Capture Clock  : \Left_Encoder:bQuadDec:state_1\/clock_0
Path slack     : 144174p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:state_1\/q       macrocell94   1250   1250  136726  RISE       1
\Left_Encoder:bQuadDec:state_1\/main_4  macrocell94   2581   3831  144174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:state_1\/clock_0                    macrocell94         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell114   1250   1250  144455  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell115   2300   3550  144455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell115        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell114   1250   1250  144455  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell116   2300   3550  144455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144455p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell119        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell119   1250   1250  144455  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell120   2300   3550  144455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Right_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Right_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_delayed_2\/clock_0          macrocell115        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell115   1250   1250  144460  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell116   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_A_filt\/clock_0               macrocell116        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell118        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell118   1250   1250  144460  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell119   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_2\/clock_0          macrocell119        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144460p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell118        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell118   1250   1250  144460  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell120   2295   3545  144460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 144468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q       macrocell117   1250   1250  144468  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/main_0  macrocell118   2287   3537  144468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_1\/clock_0          macrocell118        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Right_Encoder:bQuadDec:quad_B_delayed_0\/q
Path End       : \Right_Encoder:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Right_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144468p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_delayed_0\/clock_0          macrocell117        0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Right_Encoder:bQuadDec:quad_B_delayed_0\/q  macrocell117   1250   1250  144468  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/main_0  macrocell120   2287   3537  144468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Right_Encoder:bQuadDec:quad_B_filt\/clock_0               macrocell120        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144498p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell87         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_2\/q  macrocell87   1250   1250  144498  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_2  macrocell88   2257   3507  144498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_2\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144515p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3490
-------------------------------------   ---- 
End-of-path arrival time (ps)           3490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell91         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_2\/q  macrocell91   1250   1250  144515  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_2  macrocell92   2240   3490  144515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 144522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell90         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q       macrocell90   1250   1250  144522  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/main_0  macrocell91   2233   3483  144522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_2\/clock_0           macrocell91         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_B_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_B_filt\/clock_0
Path slack     : 144522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_delayed_1\/clock_0           macrocell90         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_B_delayed_1\/q  macrocell90   1250   1250  144522  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/main_1  macrocell92   2233   3483  144522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_B_filt\/clock_0                macrocell92         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 144525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q       macrocell86   1250   1250  144525  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/main_0  macrocell87   2230   3480  144525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_2\/clock_0           macrocell87         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:quad_A_delayed_1\/q
Path End       : \Left_Encoder:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Left_Encoder:bQuadDec:quad_A_filt\/clock_0
Path slack     : 144525p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 148005

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_delayed_1\/clock_0           macrocell86         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:quad_A_delayed_1\/q  macrocell86   1250   1250  144525  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/main_1  macrocell88   2230   3480  144525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:quad_A_filt\/clock_0                macrocell88         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Left_Encoder:bQuadDec:error\/q
Path End       : \Left_Encoder:bQuadDec:Stsreg\/status_3
Capture Clock  : \Left_Encoder:bQuadDec:Stsreg\/clock
Path slack     : 145383p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   151515
- Setup time                                    -1570
--------------------------------------------   ------ 
End-of-path required time (ps)                 149945

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:error\/clock_0                      macrocell84         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Left_Encoder:bQuadDec:error\/q          macrocell84    1250   1250  134270  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/status_3  statusicell5   3312   4562  145383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Left_Encoder:bQuadDec:Stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 456848p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22910
-------------------------------------   ----- 
End-of-path arrival time (ps)           22910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   7920  13200  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell10   9710  22910  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell11      0  22910  456848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 460128p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13200
-------------------------------------   ----- 
End-of-path arrival time (ps)           13200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell10   7920  13200  460128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 460660p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -5090
------------------------------------------------   ------ 
End-of-path required time (ps)                     479758

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19098
-------------------------------------   ----- 
End-of-path arrival time (ps)           19098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   4108   9388  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell12   9710  19098  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell13      0  19098  460660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 461998p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11331
-------------------------------------   ----- 
End-of-path arrival time (ps)           11331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell10   2320   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell11      0   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell11   2960   5280  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell11   6051  11331  461998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 463940p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell12   4108   9388  463940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 464780p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8548
-------------------------------------   ---- 
End-of-path arrival time (ps)           8548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell12   2320   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell13      0   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell13   2960   5280  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell13   3268   8548  464780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:runmode_enable\/q
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 465360p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:runmode_enable\/q         macrocell126     1250   1250  465360  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell11   6718   7968  465360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell11      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_113/main_1
Capture Clock  : Net_113/clock_0
Path slack     : 466215p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15124
-------------------------------------   ----- 
End-of-path arrival time (ps)           15124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  466215  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  466215  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  466215  RISE       1
Net_113/main_1                           macrocell2       7154  15124  466215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_113/clock_0                                            macrocell2          0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_0:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo_0:PWMUDB:prevCompare2\/clock_0
Path slack     : 466215p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15124
-------------------------------------   ----- 
End-of-path arrival time (ps)           15124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  466215  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  466215  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  466215  RISE       1
\Servo_0:PWMUDB:prevCompare2\/main_0     macrocell125     7154  15124  466215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare2\/clock_0                      macrocell125        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_0:PWMUDB:status_1\/main_0
Capture Clock  : \Servo_0:PWMUDB:status_1\/clock_0
Path slack     : 467038p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14300
-------------------------------------   ----- 
End-of-path arrival time (ps)           14300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell10   4900   4900  466215  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell11      0   4900  466215  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell11   3070   7970  466215  RISE       1
\Servo_0:PWMUDB:status_1\/main_0         macrocell128     6330  14300  467038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_112/main_1
Capture Clock  : Net_112/clock_0
Path slack     : 467612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13726
-------------------------------------   ----- 
End-of-path arrival time (ps)           13726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  467612  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  467612  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  467612  RISE       1
Net_112/main_1                           macrocell1       6546  13726  467612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_112/clock_0                                            macrocell1          0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_0:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_0:PWMUDB:prevCompare1\/clock_0
Path slack     : 467612p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13726
-------------------------------------   ----- 
End-of-path arrival time (ps)           13726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  467612  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  467612  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  467612  RISE       1
\Servo_0:PWMUDB:prevCompare1\/main_0     macrocell124     6546  13726  467612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare1\/clock_0                      macrocell124        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:runmode_enable\/q
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 468224p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:runmode_enable\/q         macrocell132     1250   1250  464947  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell13   3855   5105  468224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell13      0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:runmode_enable\/q
Path End       : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_1:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 468227p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:runmode_enable\/clock_0                    macrocell132        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:runmode_enable\/q         macrocell132     1250   1250  464947  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell12   3852   5102  468227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:runmode_enable\/q
Path End       : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Servo_0:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 468664p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                       -11520
------------------------------------------------   ------ 
End-of-path required time (ps)                     473328

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:runmode_enable\/clock_0                    macrocell126        0      0  RISE       1

Data path
pin name                                  model name      delay     AT   slack  edge  Fanout
----------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:runmode_enable\/q         macrocell126     1250   1250  465360  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell10   3415   4665  468664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:final_kill_reg\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 469178p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14100
-------------------------------------   ----- 
End-of-path arrival time (ps)           14100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:final_kill_reg\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:final_kill_reg\/q                 macrocell123   1250   1250  469178  RISE       1
\Servo_0:PWMUDB:status_5\/main_0                  macrocell129   2289   3539  469178  RISE       1
\Servo_0:PWMUDB:status_5\/q                       macrocell129   3350   6889  469178  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell9   7211  14100  469178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:final_kill_reg\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 469292p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13986
-------------------------------------   ----- 
End-of-path arrival time (ps)           13986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:final_kill_reg\/clock_0                    macrocell123        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:final_kill_reg\/q                 macrocell123   1250   1250  469178  RISE       1
\Servo_0:PWMUDB:status_5\/main_0                  macrocell129   2289   3539  469178  RISE       1
\Servo_0:PWMUDB:status_5\/q                       macrocell129   3350   6889  469178  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_5  statusicell8   7097  13986  469292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_449/main_1
Capture Clock  : Net_449/clock_0
Path slack     : 469505p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   4900   4900  469505  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   4900  469505  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   3070   7970  469505  RISE       1
Net_449/main_1                           macrocell5       3864  11834  469505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_449/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_1:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Servo_1:PWMUDB:prevCompare2\/clock_0
Path slack     : 469505p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11834
-------------------------------------   ----- 
End-of-path arrival time (ps)           11834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   4900   4900  469505  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   4900  469505  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   3070   7970  469505  RISE       1
\Servo_1:PWMUDB:prevCompare2\/main_0     macrocell131     3864  11834  469505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare2\/clock_0                      macrocell131        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_438/main_1
Capture Clock  : Net_438/clock_0
Path slack     : 470309p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11030
-------------------------------------   ----- 
End-of-path arrival time (ps)           11030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  470309  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  470309  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  470309  RISE       1
Net_438/main_1                           macrocell4       3850  11030  470309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_438/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Servo_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 470309p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11030
-------------------------------------   ----- 
End-of-path arrival time (ps)           11030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  470309  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  470309  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  470309  RISE       1
\Servo_1:PWMUDB:prevCompare1\/main_0     macrocell130     3850  11030  470309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare1\/clock_0                      macrocell130        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_0:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_0:PWMUDB:status_0\/clock_0
Path slack     : 470388p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10951
-------------------------------------   ----- 
End-of-path arrival time (ps)           10951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell10   4140   4140  467612  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell11      0   4140  467612  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell11   3040   7180  467612  RISE       1
\Servo_0:PWMUDB:status_0\/main_0         macrocell127     3771  10951  470388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Servo_1:PWMUDB:status_1\/main_0
Capture Clock  : \Servo_1:PWMUDB:status_1\/clock_0
Path slack     : 470436p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10902
-------------------------------------   ----- 
End-of-path arrival time (ps)           10902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell12   4900   4900  469505  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell13      0   4900  469505  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell13   3070   7970  469505  RISE       1
\Servo_1:PWMUDB:status_1\/main_0         macrocell134     2932  10902  470436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_1\/clock_0                          macrocell134        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Servo_1:PWMUDB:status_0\/main_0
Capture Clock  : \Servo_1:PWMUDB:status_0\/clock_0
Path slack     : 471234p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10104
-------------------------------------   ----- 
End-of-path arrival time (ps)           10104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                 model name      delay     AT   slack  edge  Fanout
---------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell12   4140   4140  470309  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell13      0   4140  470309  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell13   3040   7180  470309  RISE       1
\Servo_1:PWMUDB:status_0\/main_0         macrocell133     2924  10104  471234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:prevCompare2\/q
Path End       : \Servo_0:PWMUDB:status_1\/main_1
Capture Clock  : \Servo_0:PWMUDB:status_1\/clock_0
Path slack     : 473229p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare2\/clock_0                      macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:prevCompare2\/q   macrocell125   1250   1250  473229  RISE       1
\Servo_0:PWMUDB:status_1\/main_1  macrocell128   6860   8110  473229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell128        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 473325p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9954
-------------------------------------   ---- 
End-of-path arrival time (ps)           9954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell12      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell12   2320   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell13      0   2320  460660  RISE       1
\Servo_1:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell13   2960   5280  460660  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell9     4674   9954  473325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:prevCompare1\/q
Path End       : \Servo_0:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_0:PWMUDB:status_0\/clock_0
Path slack     : 473830p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:prevCompare1\/clock_0                      macrocell124        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:prevCompare1\/q   macrocell124   1250   1250  473830  RISE       1
\Servo_0:PWMUDB:status_0\/main_1  macrocell127   6258   7508  473830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 474239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9040
-------------------------------------   ---- 
End-of-path arrival time (ps)           9040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT   slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:sP16:pwmdp:u0\/z0                 datapathcell10   2320   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0i                datapathcell11      0   2320  456848  RISE       1
\Servo_0:PWMUDB:sP16:pwmdp:u1\/z0_comb            datapathcell11   2960   5280  456848  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_2  statusicell8     3760   9040  474239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:prevCompare2\/q
Path End       : \Servo_1:PWMUDB:status_1\/main_1
Capture Clock  : \Servo_1:PWMUDB:status_1\/clock_0
Path slack     : 477163p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare2\/clock_0                      macrocell131        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:prevCompare2\/q   macrocell131   1250   1250  477163  RISE       1
\Servo_1:PWMUDB:status_1\/main_1  macrocell134   2926   4176  477163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_1\/clock_0                          macrocell134        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:prevCompare1\/q
Path End       : \Servo_1:PWMUDB:status_0\/main_1
Capture Clock  : \Servo_1:PWMUDB:status_0\/clock_0
Path slack     : 477189p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     481338

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:prevCompare1\/clock_0                      macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:prevCompare1\/q   macrocell130   1250   1250  477189  RISE       1
\Servo_1:PWMUDB:status_0\/main_1  macrocell133   2900   4150  477189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:status_1\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479094p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_1\/clock_0                          macrocell134        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:status_1\/q                       macrocell134   1250   1250  479094  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell9   2935   4185  479094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_1:PWMUDB:status_0\/q
Path End       : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479099p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:status_0\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_1:PWMUDB:status_0\/q                       macrocell133   1250   1250  479099  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell9   2930   4180  479099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_1:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell9        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:status_1\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479110p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_1\/clock_0                          macrocell128        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:status_1\/q                       macrocell128   1250   1250  479110  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_1  statusicell8   2919   4169  479110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Servo_0:PWMUDB:status_0\/q
Path End       : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0
Capture Clock  : \Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock
Path slack     : 479703p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (PWM_Clock:R#1 vs. PWM_Clock:R#2)   484848
- Setup time                                        -1570
------------------------------------------------   ------ 
End-of-path required time (ps)                     483278

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:status_0\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Servo_0:PWMUDB:status_0\/q                       macrocell127   1250   1250  479703  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/status_0  statusicell8   2325   3575  479703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Servo_0:PWMUDB:sSTSReg:nrstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 567232p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32539
-------------------------------------   ----- 
End-of-path arrival time (ps)           32539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q               macrocell25     1250   1250  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3          macrocell10     8802  10052  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell10     3350  13402  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell18     8354  21755  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell18     3350  25105  567232  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell2   7434  32539  567232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 571981p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28770
-------------------------------------   ----- 
End-of-path arrival time (ps)           28770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q                 macrocell25     1250   1250  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3            macrocell10     8802  10052  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell10     3350  13402  567232  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell17     8354  21755  571981  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell17     3350  25105  571981  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell1   3665  28770  571981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 579624p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6290
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599771

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20147
-------------------------------------   ----- 
End-of-path arrival time (ps)           20147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell24     1250   1250  567806  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell19    12949  14199  579624  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19     3350  17549  579624  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell2   2598  20147  579624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 580117p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -5310
------------------------------------------------------   ------ 
End-of-path required time (ps)                           600751

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20634
-------------------------------------   ----- 
End-of-path arrival time (ps)           20634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q                 macrocell24     1250   1250  567806  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell16    13717  14967  580117  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell16     3350  18317  580117  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell1   2317  20634  580117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 580415p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22136
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q             macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_7  macrocell26  14641  15891  580415  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell26   3350  19241  580415  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell25   2895  22136  580415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_8
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 582306p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20245
-------------------------------------   ----- 
End-of-path arrival time (ps)           20245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3  macrocell10   8802  10052  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell10   3350  13402  567232  RISE       1
\I2C:scl_x_wire\/main_8          macrocell42   6843  20245  582306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 582410p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20141
-------------------------------------   ----- 
End-of-path arrival time (ps)           20141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell19  12949  14199  579624  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19   3350  17549  579624  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell20   2592  20141  582410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 582410p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20141
-------------------------------------   ----- 
End-of-path arrival time (ps)           20141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell19  12949  14199  579624  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19   3350  17549  579624  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell36   2592  20141  582410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 582410p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20141
-------------------------------------   ----- 
End-of-path arrival time (ps)           20141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q               macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell19  12949  14199  579624  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell19   3350  17549  579624  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell39   2592  20141  582410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 583989p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18562
-------------------------------------   ----- 
End-of-path arrival time (ps)           18562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581628  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_0       macrocell29     7631  12911  583989  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q            macrocell29     3350  16261  583989  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6             macrocell28     2300  18562  583989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 584332p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18219
-------------------------------------   ----- 
End-of-path arrival time (ps)           18219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q               macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_9  macrocell23  10704  11954  584332  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell23   3350  15304  584332  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell22   2915  18219  584332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 585358p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17192
-------------------------------------   ----- 
End-of-path arrival time (ps)           17192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q            macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_3       macrocell10   8802  10052  567232  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell10   3350  13402  567232  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell8    3791  17192  585358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 587289p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -1570
------------------------------------------------------   ------ 
End-of-path required time (ps)                           604491

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17202
-------------------------------------   ----- 
End-of-path arrival time (ps)           17202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                        model name    delay     AT   slack  edge  Fanout
------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q     macrocell32    1250   1250  568303  RISE       1
\I2C:bI2C_UDB:status_5\/main_0  macrocell41    6463   7713  587289  RISE       1
\I2C:bI2C_UDB:status_5\/q       macrocell41    3350  11063  587289  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5  statusicell1   6139  17202  587289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:scl_x_wire\/main_4
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 587583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14967
-------------------------------------   ----- 
End-of-path arrival time (ps)           14967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell24   1250   1250  567806  RISE       1
\I2C:scl_x_wire\/main_4     macrocell42  13717  14967  587583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 587794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14756
-------------------------------------   ----- 
End-of-path arrival time (ps)           14756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell36  13506  14756  587794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 587794p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14756
-------------------------------------   ----- 
End-of-path arrival time (ps)           14756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell39  13506  14756  587794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 588351p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14199
-------------------------------------   ----- 
End-of-path arrival time (ps)           14199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell27  12949  14199  588351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 589090p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13460
-------------------------------------   ----- 
End-of-path arrival time (ps)           13460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581628  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell24     8180  13460  589090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 589118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13433
-------------------------------------   ----- 
End-of-path arrival time (ps)           13433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell28  12183  13433  589118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 589118p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13433
-------------------------------------   ----- 
End-of-path arrival time (ps)           13433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell21   1250   1250  584332  RISE       1
\I2C:sda_x_wire\/main_8   macrocell43  12183  13433  589118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 590265p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell25  11035  12285  590265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:scl_x_wire\/main_2
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 590265p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  572820  RISE       1
\I2C:scl_x_wire\/main_2     macrocell42  11035  12285  590265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 590583p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell9   10718  11968  590583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 590585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11966
-------------------------------------   ----- 
End-of-path arrival time (ps)           11966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell24  10716  11966  590585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 591244p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11306
-------------------------------------   ----- 
End-of-path arrival time (ps)           11306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell24  10056  11306  591244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 591254p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell28  10046  11296  591254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 591254p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell25   1250   1250  567232  RISE       1
\I2C:sda_x_wire\/main_5     macrocell43  10046  11296  591254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 591581p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -6770
------------------------------------------------------   ------ 
End-of-path required time (ps)                           599291

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7709
-------------------------------------   ---- 
End-of-path arrival time (ps)           7709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell35     1250   1250  591581  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell2   6459   7709  591581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 592224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell36   9076  10326  592224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 592224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10326
-------------------------------------   ----- 
End-of-path arrival time (ps)           10326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell39   9076  10326  592224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 592405p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10145
-------------------------------------   ----- 
End-of-path arrival time (ps)           10145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell25   8895  10145  592405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:scl_x_wire\/main_1
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 592409p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10142
-------------------------------------   ----- 
End-of-path arrival time (ps)           10142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell28   1250   1250  568662  RISE       1
\I2C:scl_x_wire\/main_1     macrocell42   8892  10142  592409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592471p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_2\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_2\/q   macrocell11   1250   1250  588413  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3  macrocell27   8829  10079  592471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 592499p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10052
-------------------------------------   ----- 
End-of-path arrival time (ps)           10052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell38   8802  10052  592499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 592567p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9984
-------------------------------------   ---- 
End-of-path arrival time (ps)           9984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell1   3850   3850  580267  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell8      6134   9984  592567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592695p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581628  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0             macrocell27     4576   9856  592695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 592761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell22   8539   9789  592761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 592761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell37   8539   9789  592761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 592762p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9789
-------------------------------------   ---- 
End-of-path arrival time (ps)           9789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell27   8539   9789  592762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:scl_x_wire\/main_5
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 592826p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9725
-------------------------------------   ---- 
End-of-path arrival time (ps)           9725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell22   1250   1250  571002  RISE       1
\I2C:scl_x_wire\/main_5     macrocell42   8475   9725  592826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 593074p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9477
-------------------------------------   ---- 
End-of-path arrival time (ps)           9477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell38   8227   9477  593074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 593136p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9415
-------------------------------------   ---- 
End-of-path arrival time (ps)           9415
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell38   8165   9415  593136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 593145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell22   8155   9405  593145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 593145p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9405
-------------------------------------   ---- 
End-of-path arrival time (ps)           9405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell37   8155   9405  593145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 593183p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9367
-------------------------------------   ---- 
End-of-path arrival time (ps)           9367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell20   1250   1250  586162  RISE       1
\I2C:sda_x_wire\/main_9        macrocell43   8117   9367  593183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 593228p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell22   8072   9322  593228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 593228p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9322
-------------------------------------   ---- 
End-of-path arrival time (ps)           9322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell37   8072   9322  593228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593230p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9321
-------------------------------------   ---- 
End-of-path arrival time (ps)           9321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell27   8071   9321  593230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 593237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell8    8064   9314  593237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 593237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell20   8064   9314  593237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 593237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell36   8064   9314  593237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 593237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell39   8064   9314  593237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 593246p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9305
-------------------------------------   ---- 
End-of-path arrival time (ps)           9305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell27   8055   9305  593246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 593507p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell2   5280   5280  581628  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell22     3764   9044  593507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 593715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8836
-------------------------------------   ---- 
End-of-path arrival time (ps)           8836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  571779  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell25   7586   8836  593715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:scl_x_wire\/main_7
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 593715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8835
-------------------------------------   ---- 
End-of-path arrival time (ps)           8835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  571779  RISE       1
\I2C:scl_x_wire\/main_7          macrocell42   7585   8835  593715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 593930p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell38   7371   8621  593930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8505
-------------------------------------   ---- 
End-of-path arrival time (ps)           8505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q   macrocell12   1250   1250  587776  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0  macrocell28   7255   8505  594045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_4\/q
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594045p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8505
-------------------------------------   ---- 
End-of-path arrival time (ps)           8505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_4\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_4\/q  macrocell12   1250   1250  587776  RISE       1
\I2C:sda_x_wire\/main_2         macrocell43   7255   8505  594045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 594307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8243
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell28   6993   8243  594307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 594307p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8243
-------------------------------------   ---- 
End-of-path arrival time (ps)           8243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell22   1250   1250  571002  RISE       1
\I2C:sda_x_wire\/main_7     macrocell43   6993   8243  594307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 594496p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell36   6804   8054  594496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 594496p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8054
-------------------------------------   ---- 
End-of-path arrival time (ps)           8054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell39   6804   8054  594496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_5\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594748p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7802
-------------------------------------   ---- 
End-of-path arrival time (ps)           7802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_5\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_5\/q   macrocell13   1250   1250  587537  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2  macrocell27   6552   7802  594748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594749p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell27   6551   7801  594749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 594818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell32   1250   1250  568303  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell31   6482   7732  594818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 594838p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7713
-------------------------------------   ---- 
End-of-path arrival time (ps)           7713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell32   1250   1250  568303  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell6    6463   7713  594838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 594879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell22   6422   7672  594879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 594879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7672
-------------------------------------   ---- 
End-of-path arrival time (ps)           7672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell37   6422   7672  594879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:control_reg_6\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 594905p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7646
-------------------------------------   ---- 
End-of-path arrival time (ps)           7646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:control_reg_6\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:control_reg_6\/q   macrocell14   1250   1250  587551  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1  macrocell27   6396   7646  594905  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 594974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7576
-------------------------------------   ---- 
End-of-path arrival time (ps)           7576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell8    1250   1250  571779  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell9    6326   7576  594974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell9          0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 594976p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7574
-------------------------------------   ---- 
End-of-path arrival time (ps)           7574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  571779  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell24   6324   7574  594976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595063p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7488
-------------------------------------   ---- 
End-of-path arrival time (ps)           7488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell2       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell2   4550   4550  595063  RISE       1
\I2C:sda_x_wire\/main_1            macrocell43     2938   7488  595063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 595293p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7258
-------------------------------------   ---- 
End-of-path arrival time (ps)           7258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell24   6008   7258  595293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 595688p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell28   5613   6863  595688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 595688p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6863
-------------------------------------   ---- 
End-of-path arrival time (ps)           6863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell28   1250   1250  568662  RISE       1
\I2C:sda_x_wire\/main_3     macrocell43   5613   6863  595688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 596211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6340
-------------------------------------   ---- 
End-of-path arrival time (ps)           6340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell28   1250   1250  568662  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell24   5090   6340  596211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 596269p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6281
-------------------------------------   ---- 
End-of-path arrival time (ps)           6281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell38   5031   6281  596269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 596570p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell36   1250   1250  596570  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell36   4731   5981  596570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 596641p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell24   4660   5910  596641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 596658p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5893
-------------------------------------   ---- 
End-of-path arrival time (ps)           5893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  572820  RISE       1
\I2C:sda_x_wire\/main_4     macrocell43   4643   5893  596658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 596895p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell38   1250   1250  596895  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell38   4406   5656  596895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 597018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  571779  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell22   4282   5532  597018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 597018p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5532
-------------------------------------   ---- 
End-of-path arrival time (ps)           5532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell8    1250   1250  571779  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell37   4282   5532  597018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597022p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell20   1250   1250  586162  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell27   4279   5529  597022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 597062p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell20   1250   1250  586162  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell20   4239   5489  597062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 597110p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell22   4190   5440  597110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 597110p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell37   4190   5440  597110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 597115p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5436
-------------------------------------   ---- 
End-of-path arrival time (ps)           5436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell22   1250   1250  571002  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell39   4186   5436  597115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:scl_x_wire\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 597156p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:scl_x_wire\/q                macrocell42   1250   1250  569825  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell7    4144   5394  597156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell7          0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 597211p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell25   1250   1250  567232  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell25   4090   5340  597211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:scl_x_wire\/main_3
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 597213p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell25   1250   1250  567232  RISE       1
\I2C:scl_x_wire\/main_3     macrocell42   4088   5338  597213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 597239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell6    4061   5311  597239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 597239p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell21   1250   1250  584332  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell25   4061   5311  597239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell25         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:scl_x_wire\/main_6
Capture Clock  : \I2C:scl_x_wire\/clock_0
Path slack     : 597242p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell21         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell21   1250   1250  584332  RISE       1
\I2C:scl_x_wire\/main_6   macrocell42   4058   5308  597242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:scl_x_wire\/clock_0                                   macrocell42         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 597718p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell8          0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell8    1250   1250  571779  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell27   3582   4832  597718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 597796p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4755
-------------------------------------   ---- 
End-of-path arrival time (ps)           4755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell35   1250   1250  591581  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell34   3505   4755  597796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 597808p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell43   1250   1250  597808  RISE       1
\I2C:sda_x_wire\/main_0  macrocell43   3492   4742  597808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 597858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell31   1250   1250  569238  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell6    3442   4692  597858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 597858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell31   1250   1250  569238  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell30   3442   4692  597858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell30         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 598052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell28   3249   4499  598052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell28         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 598052p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell24   1250   1250  567806  RISE       1
\I2C:sda_x_wire\/main_6     macrocell43   3249   4499  598052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 598054p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell24   1250   1250  567806  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell24   3246   4496  598054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell24         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 598080p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4471
-------------------------------------   ---- 
End-of-path arrival time (ps)           4471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell27   3221   4471  598080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 598082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell22   3218   4468  598082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 598082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell37   3218   4468  598082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 598087p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell38   3214   4464  598087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 598089p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell36   3212   4462  598089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell36         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598089p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  572820  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell39   3212   4462  598089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 598693p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell34   1250   1250  591147  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell33   2607   3857  598693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598696p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell34   1250   1250  591147  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell6    2605   3855  598696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 598705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell39   1250   1250  598705  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell39   2596   3846  598705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell39         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 598705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell37   1250   1250  598705  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell37   2595   3845  598705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell37         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598986p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell30   1250   1250  591438  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell6    2314   3564  598986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 598991p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell33   1250   1250  591442  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell6    2310   3560  598991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 599001p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell9          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell9    1250   1250  599001  RISE       1
\I2C:sda_x_wire\/main_10         macrocell43   2299   3549  599001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell43         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 599014p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   606061
- Setup time                                              -3510
------------------------------------------------------   ------ 
End-of-path required time (ps)                           602551

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell6    1250   1250  599014  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell6    2286   3536  599014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1038008p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1049086

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11078
-------------------------------------   ----- 
End-of-path arrival time (ps)           11078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                      macrocell61     1250   1250  1038008  RISE       1
\IMU:BUART:counter_load_not\/main_1           macrocell44     4183   5433  1038008  RISE       1
\IMU:BUART:counter_load_not\/q                macrocell44     3350   8783  1038008  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2294  11078  1038008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1039754p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14562
-------------------------------------   ----- 
End-of-path arrival time (ps)           14562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1039754  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/main_0      macrocell60     3212   8892  1039754  RISE       1
\IMU:BUART:tx_bitclk_enable_pre\/q           macrocell60     3350  12242  1039754  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2320  14562  1039754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxBitCounter\/load
Capture Clock  : \IMU:BUART:sRX:RxBitCounter\/clock
Path slack     : 1040024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1056386

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16362
-------------------------------------   ----- 
End-of-path arrival time (ps)           16362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q   macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_counter_load\/main_0  macrocell49   5773   7023  1040024  RISE       1
\IMU:BUART:rx_counter_load\/q       macrocell49   3350  10373  1040024  RISE       1
\IMU:BUART:sRX:RxBitCounter\/load   count7cell    5989  16362  1040024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1044329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9977
-------------------------------------   ---- 
End-of-path arrival time (ps)           9977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q          macrocell48     1250   1250  1044329  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   8727   9977  1044329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sTX:TxSts\/status_0
Capture Clock  : \IMU:BUART:sTX:TxSts\/clock
Path slack     : 1044348p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1044348  RISE       1
\IMU:BUART:tx_status_0\/main_2                 macrocell64     3742   9022  1044348  RISE       1
\IMU:BUART:tx_status_0\/q                      macrocell64     3350  12372  1044348  RISE       1
\IMU:BUART:sTX:TxSts\/status_0                 statusicell3    2316  14688  1044348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxSts\/clock                                statusicell3        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1045775p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1055396

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9621
-------------------------------------   ---- 
End-of-path arrival time (ps)           9621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q              macrocell46     1250   1250  1045775  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   8371   9621  1045775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:sRX:RxSts\/status_4
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1045931p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13105
-------------------------------------   ----- 
End-of-path arrival time (ps)           13105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   5280   5280  1045931  RISE       1
\IMU:BUART:rx_status_4\/main_1                 macrocell57     2235   7515  1045931  RISE       1
\IMU:BUART:rx_status_4\/q                      macrocell57     3350  10865  1045931  RISE       1
\IMU:BUART:sRX:RxSts\/status_4                 statusicell2    2240  13105  1045931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_2
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1046578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q   macrocell48   1250   1250  1044329  RISE       1
\IMU:BUART:rx_load_fifo\/main_2  macrocell51   9268  10518  1046578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_0\/main_2
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1046578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1044329  RISE       1
\IMU:BUART:rx_state_0\/main_2   macrocell52   9268  10518  1046578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_2\/main_2
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1046578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1044329  RISE       1
\IMU:BUART:rx_state_2\/main_2   macrocell53   9268  10518  1046578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_state_3\/main_2
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1046578p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1044329  RISE       1
\IMU:BUART:rx_state_3\/main_2   macrocell54   9268  10518  1046578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \IMU:BUART:tx_bitclk\/main_0
Capture Clock  : \IMU:BUART:tx_bitclk\/clock_0
Path slack     : 1046864p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10232
-------------------------------------   ----- 
End-of-path arrival time (ps)           10232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell5       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   5680   5680  1039754  RISE       1
\IMU:BUART:tx_bitclk\/main_0                 macrocell59     4552  10232  1046864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1046918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q       macrocell47     1250   1250  1040024  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   6138   7388  1046918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_status_3\/main_5
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1047458p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9638
-------------------------------------   ---- 
End-of-path arrival time (ps)           9638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell46   1250   1250  1045775  RISE       1
\IMU:BUART:rx_status_3\/main_5  macrocell56   8388   9638  1047458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:rx_state_0\/main_8
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1047474p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9622
-------------------------------------   ---- 
End-of-path arrival time (ps)           9622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q      macrocell46   1250   1250  1045775  RISE       1
\IMU:BUART:rx_state_0\/main_8  macrocell52   8372   9622  1047474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_bitclk_enable\/q
Path End       : \IMU:BUART:rx_status_3\/main_2
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1047486p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_bitclk_enable\/q  macrocell48   1250   1250  1044329  RISE       1
\IMU:BUART:rx_status_3\/main_2  macrocell56   8360   9610  1047486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \IMU:BUART:txn\/main_3
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1047511p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9585
-------------------------------------   ---- 
End-of-path arrival time (ps)           9585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   7280   7280  1047511  RISE       1
\IMU:BUART:txn\/main_3                macrocell66     2305   9585  1047511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \IMU:BUART:tx_state_0\/main_2
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1048074p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9022
-------------------------------------   ---- 
End-of-path arrival time (ps)           9022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  1044348  RISE       1
\IMU:BUART:tx_state_0\/main_2                  macrocell61     3742   9022  1048074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1048292p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8804
-------------------------------------   ---- 
End-of-path arrival time (ps)           8804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1048292  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_1   macrocell48   6694   8804  1048292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1048298p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6018
-------------------------------------   ---- 
End-of-path arrival time (ps)           6018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q                macrocell61     1250   1250  1038008  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4768   6018  1048298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_load_fifo\/main_5
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1049029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1049029  RISE       1
\IMU:BUART:rx_load_fifo\/main_5       macrocell51   5957   8067  1049029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_0\/main_5
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1049029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1049029  RISE       1
\IMU:BUART:rx_state_0\/main_5         macrocell52   5957   8067  1049029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_2\/main_5
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1049029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1049029  RISE       1
\IMU:BUART:rx_state_2\/main_5         macrocell53   5957   8067  1049029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_6
Path End       : \IMU:BUART:rx_state_3\/main_5
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1049029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8067
-------------------------------------   ---- 
End-of-path arrival time (ps)           8067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1049029  RISE       1
\IMU:BUART:rx_state_3\/main_5         macrocell54   5957   8067  1049029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_load_fifo\/main_6
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1049036p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049036  RISE       1
\IMU:BUART:rx_load_fifo\/main_6       macrocell51   5950   8060  1049036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_0\/main_6
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1049036p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049036  RISE       1
\IMU:BUART:rx_state_0\/main_6         macrocell52   5950   8060  1049036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_2\/main_6
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1049036p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049036  RISE       1
\IMU:BUART:rx_state_2\/main_6         macrocell53   5950   8060  1049036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_5
Path End       : \IMU:BUART:rx_state_3\/main_6
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1049036p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1049036  RISE       1
\IMU:BUART:rx_state_3\/main_6         macrocell54   5950   8060  1049036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_load_fifo\/main_7
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1049039p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1049039  RISE       1
\IMU:BUART:rx_load_fifo\/main_7       macrocell51   5947   8057  1049039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_0\/main_7
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1049039p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1049039  RISE       1
\IMU:BUART:rx_state_0\/main_7         macrocell52   5947   8057  1049039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_2\/main_7
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1049039p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1049039  RISE       1
\IMU:BUART:rx_state_2\/main_7         macrocell53   5947   8057  1049039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_4
Path End       : \IMU:BUART:rx_state_3\/main_7
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1049039p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8057
-------------------------------------   ---- 
End-of-path arrival time (ps)           8057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  1049039  RISE       1
\IMU:BUART:rx_state_3\/main_7         macrocell54   5947   8057  1049039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_0
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1049178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_load_fifo\/main_0    macrocell51   6668   7918  1049178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_0\/main_0
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1049178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_state_0\/main_0      macrocell52   6668   7918  1049178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_2\/main_0
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1049178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_state_2\/main_0      macrocell53   6668   7918  1049178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_3\/main_0
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1049178p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7918
-------------------------------------   ---- 
End-of-path arrival time (ps)           7918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_state_3\/main_0      macrocell54   6668   7918  1049178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \IMU:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1049493p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054316

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q                macrocell62     1250   1250  1038625  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3573   4823  1049493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sTX:TxShifter:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1050073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q      macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_0  macrocell55   5773   7023  1050073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_address_detected\/q
Path End       : \IMU:BUART:rx_status_3\/main_0
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1050073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7023
-------------------------------------   ---- 
End-of-path arrival time (ps)           7023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_address_detected\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_address_detected\/q  macrocell47   1250   1250  1040024  RISE       1
\IMU:BUART:rx_status_3\/main_0     macrocell56   5773   7023  1050073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1050233p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1054306

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4073
-------------------------------------   ---- 
End-of-path arrival time (ps)           4073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q                macrocell52     1250   1250  1042984  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2823   4073  1050233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1050341p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6755
-------------------------------------   ---- 
End-of-path arrival time (ps)           6755
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1050341  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_0   macrocell48   4645   6755  1050341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \IMU:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1050354p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6742
-------------------------------------   ---- 
End-of-path arrival time (ps)           6742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050354  RISE       1
\IMU:BUART:rx_bitclk_enable\/main_2   macrocell48   4632   6742  1050354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_bitclk_enable\/clock_0                       macrocell48         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_1\/q
Path End       : \IMU:BUART:pollcount_1\/main_3
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1050405p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_1\/q       macrocell46   1250   1250  1045775  RISE       1
\IMU:BUART:pollcount_1\/main_3  macrocell46   5441   6691  1050405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_1\/main_0
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1051011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell62   1250   1250  1038625  RISE       1
\IMU:BUART:tx_state_1\/main_0  macrocell62   4835   6085  1051011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:txn\/main_1
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1051011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q  macrocell62   1250   1250  1038625  RISE       1
\IMU:BUART:txn\/main_1    macrocell66   4835   6085  1051011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_2\/main_0
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1051559p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5537
-------------------------------------   ---- 
End-of-path arrival time (ps)           5537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell62   1250   1250  1038625  RISE       1
\IMU:BUART:tx_state_2\/main_0  macrocell63   4287   5537  1051559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_0\/main_1
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1051663p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell61   1250   1250  1038008  RISE       1
\IMU:BUART:tx_state_0\/main_1  macrocell61   4183   5433  1051663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_2\/main_1
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1052066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell61   1250   1250  1038008  RISE       1
\IMU:BUART:tx_state_2\/main_1  macrocell63   3780   5030  1052066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:tx_state_1\/main_1
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q       macrocell61   1250   1250  1038008  RISE       1
\IMU:BUART:tx_state_1\/main_1  macrocell62   3776   5026  1052070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_0\/q
Path End       : \IMU:BUART:txn\/main_2
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_0\/q  macrocell61   1250   1250  1038008  RISE       1
\IMU:BUART:txn\/main_2    macrocell66   3776   5026  1052070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_1\/q
Path End       : \IMU:BUART:tx_state_0\/main_0
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052279p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4817
-------------------------------------   ---- 
End-of-path arrival time (ps)           4817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_1\/q       macrocell62   1250   1250  1038625  RISE       1
\IMU:BUART:tx_state_0\/main_0  macrocell61   3567   4817  1052279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_0\/main_4
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell59   1250   1250  1038922  RISE       1
\IMU:BUART:tx_state_0\/main_4  macrocell61   3269   4519  1052577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_1\/main_3
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell59   1250   1250  1038922  RISE       1
\IMU:BUART:tx_state_1\/main_3  macrocell62   3260   4510  1052586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:txn\/main_5
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052586p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q  macrocell59   1250   1250  1038922  RISE       1
\IMU:BUART:txn\/main_5   macrocell66   3260   4510  1052586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_bitclk\/q
Path End       : \IMU:BUART:tx_state_2\/main_3
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1052587p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4509
-------------------------------------   ---- 
End-of-path arrival time (ps)           4509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_bitclk\/clock_0                              macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_bitclk\/q        macrocell59   1250   1250  1038922  RISE       1
\IMU:BUART:tx_state_2\/main_3  macrocell63   3259   4509  1052587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_0\/main_0
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1052718p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1050341  RISE       1
\IMU:BUART:pollcount_0\/main_0        macrocell45   2268   4378  1052718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_2
Path End       : \IMU:BUART:pollcount_1\/main_0
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1052718p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1050341  RISE       1
\IMU:BUART:pollcount_1\/main_0        macrocell46   2268   4378  1052718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_0\/main_1
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1052730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1048292  RISE       1
\IMU:BUART:pollcount_0\/main_1        macrocell45   2256   4366  1052730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_1
Path End       : \IMU:BUART:pollcount_1\/main_1
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1052730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1048292  RISE       1
\IMU:BUART:pollcount_1\/main_1        macrocell46   2256   4366  1052730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_0\/main_2
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1052736p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050354  RISE       1
\IMU:BUART:pollcount_0\/main_2        macrocell45   2250   4360  1052736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:sRX:RxBitCounter\/count_0
Path End       : \IMU:BUART:pollcount_1\/main_2
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1052736p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1050354  RISE       1
\IMU:BUART:pollcount_1\/main_2        macrocell46   2250   4360  1052736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_2\/main_2
Capture Clock  : \IMU:BUART:tx_state_2\/clock_0
Path slack     : 1052737p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell63   1250   1250  1039088  RISE       1
\IMU:BUART:tx_state_2\/main_2  macrocell63   3109   4359  1052737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_0\/main_3
Capture Clock  : \IMU:BUART:tx_state_0\/clock_0
Path slack     : 1052742p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4354
-------------------------------------   ---- 
End-of-path arrival time (ps)           4354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell63   1250   1250  1039088  RISE       1
\IMU:BUART:tx_state_0\/main_3  macrocell61   3104   4354  1052742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_0\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:tx_state_1\/main_2
Capture Clock  : \IMU:BUART:tx_state_1\/clock_0
Path slack     : 1052875p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q       macrocell63   1250   1250  1039088  RISE       1
\IMU:BUART:tx_state_1\/main_2  macrocell62   2971   4221  1052875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_1\/clock_0                             macrocell62         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:tx_state_2\/q
Path End       : \IMU:BUART:txn\/main_4
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1052875p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:tx_state_2\/clock_0                             macrocell63         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:tx_state_2\/q  macrocell63   1250   1250  1039088  RISE       1
\IMU:BUART:txn\/main_4    macrocell66   2971   4221  1052875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_1
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q         macrocell52   1250   1250  1042984  RISE       1
\IMU:BUART:rx_load_fifo\/main_1  macrocell51   2817   4067  1053029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_0\/main_1
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell52   1250   1250  1042984  RISE       1
\IMU:BUART:rx_state_0\/main_1  macrocell52   2817   4067  1053029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_2\/main_1
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell52   1250   1250  1042984  RISE       1
\IMU:BUART:rx_state_2\/main_1  macrocell53   2817   4067  1053029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_3\/main_1
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053029p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q       macrocell52   1250   1250  1042984  RISE       1
\IMU:BUART:rx_state_3\/main_1  macrocell54   2817   4067  1053029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053033p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q               macrocell52   1250   1250  1042984  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_1  macrocell55   2813   4063  1053033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_0\/q
Path End       : \IMU:BUART:rx_status_3\/main_1
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053033p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4063
-------------------------------------   ---- 
End-of-path arrival time (ps)           4063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_0\/q        macrocell52   1250   1250  1042984  RISE       1
\IMU:BUART:rx_status_3\/main_1  macrocell56   2813   4063  1053033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:txn\/q
Path End       : \IMU:BUART:txn\/main_0
Capture Clock  : \IMU:BUART:txn\/clock_0
Path slack     : 1053237p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:txn\/q       macrocell66   1250   1250  1053237  RISE       1
\IMU:BUART:txn\/main_0  macrocell66   2609   3859  1053237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:txn\/clock_0                                    macrocell66         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_4
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q         macrocell53   1250   1250  1043270  RISE       1
\IMU:BUART:rx_load_fifo\/main_4  macrocell51   2530   3780  1053316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_0\/main_4
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell53   1250   1250  1043270  RISE       1
\IMU:BUART:rx_state_0\/main_4  macrocell52   2530   3780  1053316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_2\/main_4
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell53   1250   1250  1043270  RISE       1
\IMU:BUART:rx_state_2\/main_4  macrocell53   2530   3780  1053316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_3\/main_4
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053316p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q       macrocell53   1250   1250  1043270  RISE       1
\IMU:BUART:rx_state_3\/main_4  macrocell54   2530   3780  1053316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q               macrocell53   1250   1250  1043270  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_3  macrocell55   2527   3777  1053319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_2\/q
Path End       : \IMU:BUART:rx_status_3\/main_4
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_2\/q        macrocell53   1250   1250  1043270  RISE       1
\IMU:BUART:rx_status_3\/main_4  macrocell56   2527   3777  1053319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \IMU:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1053325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q               macrocell54   1250   1250  1043276  RISE       1
\IMU:BUART:rx_state_stop1_reg\/main_2  macrocell55   2521   3771  1053325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_stop1_reg\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_status_3\/main_3
Capture Clock  : \IMU:BUART:rx_status_3\/clock_0
Path slack     : 1053325p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q        macrocell54   1250   1250  1043276  RISE       1
\IMU:BUART:rx_status_3\/main_3  macrocell56   2521   3771  1053325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_load_fifo\/main_3
Capture Clock  : \IMU:BUART:rx_load_fifo\/clock_0
Path slack     : 1053329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q         macrocell54   1250   1250  1043276  RISE       1
\IMU:BUART:rx_load_fifo\/main_3  macrocell51   2517   3767  1053329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_0\/main_3
Capture Clock  : \IMU:BUART:rx_state_0\/clock_0
Path slack     : 1053329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell54   1250   1250  1043276  RISE       1
\IMU:BUART:rx_state_0\/main_3  macrocell52   2517   3767  1053329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_0\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_2\/main_3
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell54   1250   1250  1043276  RISE       1
\IMU:BUART:rx_state_2\/main_3  macrocell53   2517   3767  1053329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_state_3\/q
Path End       : \IMU:BUART:rx_state_3\/main_3
Capture Clock  : \IMU:BUART:rx_state_3\/clock_0
Path slack     : 1053329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_state_3\/q       macrocell54   1250   1250  1043276  RISE       1
\IMU:BUART:rx_state_3\/main_3  macrocell54   2517   3767  1053329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_3\/clock_0                             macrocell54         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_load_fifo\/q
Path End       : \IMU:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \IMU:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1053443p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1058676

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5233
-------------------------------------   ---- 
End-of-path arrival time (ps)           5233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_load_fifo\/clock_0                           macrocell51         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_load_fifo\/q            macrocell51     1250   1250  1048736  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3983   5233  1053443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxShifter:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_last\/q
Path End       : \IMU:BUART:rx_state_2\/main_8
Capture Clock  : \IMU:BUART:rx_state_2\/clock_0
Path slack     : 1053594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_last\/clock_0                                macrocell50         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:rx_last\/q          macrocell50   1250   1250  1053594  RISE       1
\IMU:BUART:rx_state_2\/main_8  macrocell53   2252   3502  1053594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_state_2\/clock_0                             macrocell53         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_0\/main_3
Capture Clock  : \IMU:BUART:pollcount_0\/clock_0
Path slack     : 1053616p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell45   1250   1250  1053616  RISE       1
\IMU:BUART:pollcount_0\/main_3  macrocell45   2230   3480  1053616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:pollcount_0\/q
Path End       : \IMU:BUART:pollcount_1\/main_4
Capture Clock  : \IMU:BUART:pollcount_1\/clock_0
Path slack     : 1053616p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1057096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\IMU:BUART:pollcount_0\/q       macrocell45   1250   1250  1053616  RISE       1
\IMU:BUART:pollcount_1\/main_4  macrocell46   2230   3480  1053616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:pollcount_1\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \IMU:BUART:rx_status_3\/q
Path End       : \IMU:BUART:sRX:RxSts\/status_3
Capture Clock  : \IMU:BUART:sRX:RxSts\/clock
Path slack     : 1055529p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (IMU_IntClock:R#1 vs. IMU_IntClock:R#2)   1060606
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1059036

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3507
-------------------------------------   ---- 
End-of-path arrival time (ps)           3507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:rx_status_3\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\IMU:BUART:rx_status_3\/q       macrocell56    1250   1250  1055529  RISE       1
\IMU:BUART:sRX:RxSts\/status_3  statusicell2   2257   3507  1055529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\IMU:BUART:sRX:RxSts\/clock                                statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

