// Seed: 3870677349
module module_0;
  assign id_1 = 1;
  wire id_2;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri1 id_2,
    output supply1 id_3
);
  assign id_0 = 1;
  module_0();
  wire id_5;
  not (id_0, id_1);
endmodule
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    input wand id_5,
    input wand id_6,
    input tri1 id_7,
    output tri1 id_8,
    output tri1 id_9,
    input tri0 id_10,
    output wand id_11,
    output uwire id_12,
    input supply1 id_13,
    input wand id_14,
    output wor id_15,
    input supply0 id_16,
    output uwire id_17,
    input tri module_2,
    input tri0 id_19,
    input tri1 id_20,
    output supply0 id_21,
    input wand id_22,
    input wor id_23,
    input uwire id_24
);
  module_0();
  assign id_11 = 1 == id_6;
endmodule
