// Seed: 2117359218
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb @(negedge 1 or posedge 1'b0) id_4 <= 1;
  module_0(
      id_1, id_1, id_5, id_5
  );
endmodule
module module_2 (
    input  wire id_0,
    output tri  id_1,
    output tri0 id_2,
    output tri  id_3,
    input  wire id_4
);
  wire id_6, id_7;
  assign id_1 = 1;
  module_0(
      id_7, id_6, id_7, id_6
  );
endmodule
