{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702724676714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702724676716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 16 14:04:36 2023 " "Processing started: Sat Dec 16 14:04:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702724676716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724676716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ASYNC_FIFO -c ASYNC_FIFO " "Command: quartus_map --read_settings_files=on --write_settings_files=off ASYNC_FIFO -c ASYNC_FIFO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724676717 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702724677661 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702724677661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wptr_full.v 1 1 " "Found 1 design units, including 1 entities, in source file wptr_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 wptr_full " "Found entity 1: wptr_full" {  } { { "wptr_full.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/wptr_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_w2r.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_w2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_w2r " "Found entity 1: sync_w2r" {  } { { "sync_w2r.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/sync_w2r.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_r2w3.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_r2w3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_r2w " "Found entity 1: sync_r2w" {  } { { "sync_r2w3.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/sync_r2w3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rptr_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file rptr_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rptr_empty " "Found entity 1: rptr_empty" {  } { { "rptr_empty.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/rptr_empty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_mem_async.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_mem_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "FIFO_mem_async.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/FIFO_mem_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifomem.v 1 1 " "Found 1 design units, including 1 entities, in source file fifomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem " "Found entity 1: fifomem" {  } { { "fifomem.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/fifomem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "afifo.v 1 1 " "Found 1 design units, including 1 entities, in source file afifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Async_FIFO " "Found entity 1: Async_FIFO" {  } { { "AFIFO.v" "" { Text "C:/HSE/CSIAK/Some_magic_with_verilog/lab5/ASYNC_FIFO/AFIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702724691088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691088 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "FIFO_mem_async " "Top-level design entity \"FIFO_mem_async\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1702724691224 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702724691375 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Dec 16 14:04:51 2023 " "Processing ended: Sat Dec 16 14:04:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702724691375 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702724691375 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702724691375 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724691375 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702724692267 ""}
