#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Aug 26 14:15:59 2020
# Process ID: 24344
# Current directory: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21720 C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Projects\matrixAccelerator\matrixAccelerator.xpr
# Log file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/vivado.log
# Journal file: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator/matrixAccelerator.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/matrixAccelerator'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1224.461 ; gain = 533.602
open_bd_design {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - dataInput
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - cStart
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - wr_clk
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <Convolution_Accel> from BD file <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/Convolution_Accel.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1381.172 ; gain = 49.992
update_compile_order -fileset sources_1
create_bd_cell -type module -reference matrixAccTopDevice matrixAccTopDevice_0
set_property location {2.5 864 39} [get_bd_cells matrixAccTopDevice_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins matrixAccTopDevice_0/Rst]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins matrixAccTopDevice_0/Clk]
connect_bd_net [get_bd_pins dataInput/Dout] [get_bd_pins matrixAccTopDevice_0/dataInput]
connect_bd_net [get_bd_pins cStart/Dout] [get_bd_pins matrixAccTopDevice_0/cStart]
connect_bd_net [get_bd_pins wr_clk/Dout] [get_bd_pins matrixAccTopDevice_0/wr_clk]
set_property location {4 1137 61} [get_bd_cells xlconcat_0]
set_property location {4 1144 61} [get_bd_cells xlconcat_0]
set_property location {4 1142 66} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins matrixAccTopDevice_0/cReady] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins matrixAccTopDevice_0/finalsum] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins matrixAccTopDevice_0/FULL] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins matrixAccTopDevice_0/EMPTY] [get_bd_pins xlconcat_0/In3]
save_bd_design
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Sources\Block Diagrams\Convolution_Accel\Convolution_Accel.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ui/bd_4607dda1.ui> 
update_compile_order -fileset sources_1
save_project_as {Convolution Accelerator} {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator} -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator'
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ui/bd_4607dda1.ui> 
reset_run synth_1
launch_runs impl_1 -jobs 4
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Projects\Convolution Accelerator\Convolution Accelerator.srcs\sources_1\bd\Convolution_Accel\Convolution_Accel.bd> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataInput .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cStart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wr_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrixAccTopDevice_0 .
Exporting to file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/hw_handoff/Convolution_Accel.hwh
Generated Block Design Tcl file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/hw_handoff/Convolution_Accel_bd.tcl
Generated Hardware Definition File C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/synth/Convolution_Accel.hwdef
[Wed Aug 26 14:18:46 2020] Launched Convolution_Accel_matrixAccTopDevice_0_0_synth_1, synth_1...
Run output will be captured here:
Convolution_Accel_matrixAccTopDevice_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/runme.log
synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/synth_1/runme.log
[Wed Aug 26 14:18:46 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1534.559 ; gain = 116.090
reset_run Convolution_Accel_matrixAccTopDevice_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Aug 26 14:20:38 2020] Launched Convolution_Accel_matrixAccTopDevice_0_0_synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/runme.log
[Wed Aug 26 14:20:38 2020] Launched synth_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/synth_1/runme.log
reset_target all [get_files  {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}]
reset_run synth_1
generate_target all [get_files  {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}]
INFO: [BD 41-1662] The design 'Convolution_Accel.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\monke\Documents\GitHub\ReconHardware\PynqSoftware\Projects\Convolution Accelerator\Convolution Accelerator.srcs\sources_1\bd\Convolution_Accel\Convolution_Accel.bd> 
Wrote  : <C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ui/bd_4607dda1.ui> 
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/synth/Convolution_Accel.v
CRITICAL WARNING: [BD 41-1228] Width mismatch when connecting input pin '/processing_system7_0/GPIO_I'(37) to net 'xlconcat_0_dout'(19) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/sim/Convolution_Accel.v
VHDL Output written to : C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/hdl/Convolution_Accel_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dataInput .
INFO: [BD 41-1029] Generation completed for the IP Integrator block cStart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wr_clk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block matrixAccTopDevice_0 .
Exporting to file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/hw_handoff/Convolution_Accel.hwh
Generated Block Design Tcl file C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/hw_handoff/Convolution_Accel_bd.tcl
Generated Hardware Definition File C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/synth/Convolution_Accel.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1600.113 ; gain = 37.203
catch { config_ip_cache -export [get_ips -all Convolution_Accel_processing_system7_0_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}]
launch_runs -jobs 4 {Convolution_Accel_processing_system7_0_0_synth_1 Convolution_Accel_matrixAccTopDevice_0_0_synth_1}
[Wed Aug 26 14:21:28 2020] Launched Convolution_Accel_processing_system7_0_0_synth_1, Convolution_Accel_matrixAccTopDevice_0_0_synth_1...
Run output will be captured here:
Convolution_Accel_processing_system7_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/Convolution_Accel_processing_system7_0_0_synth_1/runme.log
Convolution_Accel_matrixAccTopDevice_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd}}] -directory {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.ip_user_files} -ipstatic_source_dir {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.cache/compile_simlib/modelsim} {questa=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.cache/compile_simlib/questa} {riviera=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.cache/compile_simlib/riviera} {activehdl=C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -jobs 4
[Wed Aug 26 14:21:51 2020] Launched Convolution_Accel_processing_system7_0_0_synth_1, Convolution_Accel_matrixAccTopDevice_0_0_synth_1, synth_1...
Run output will be captured here:
Convolution_Accel_processing_system7_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/Convolution_Accel_processing_system7_0_0_synth_1/runme.log
Convolution_Accel_matrixAccTopDevice_0_0_synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/Convolution_Accel_matrixAccTopDevice_0_0_synth_1/runme.log
synth_1: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/synth_1/runme.log
[Wed Aug 26 14:21:51 2020] Launched impl_1...
Run output will be captured here: C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.runs/impl_1/runme.log
save_project_as Conv_Accel C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel -force
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_sim_netlist.vhdl' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_sim_netlist.v' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_stub.vhdl' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_stub.v' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0.dcp' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0.dcp'
INFO: [IP_Flow 19-5107] Inferred bus interface 'Rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'wr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'wr_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Convolution_Accel_matrixAccTopDevice_0_0'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.vhdl' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.v' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_sim_netlist.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.vhdl' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.vhdl'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.v' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0_stub.v'
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/Convolution_Accel/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0.dcp' to 'c:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0.dcp'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'Convolution_Accel_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'Convolution_Accel_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ERROR: [Common 17-49] Internal Data Exception: HDDASrcFileProxy::HDDASrcFileProxy: Given HDDASrcFile isn't associated with a fileset.  File: 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Convolution Accelerator/Convolution Accelerator.srcs/sources_1/imports/Sources/definitions.h'
.
CRITICAL WARNING: [filemgmt 56-222] HADGDesignGraphMgr::getCurrentGraph: Graph could not be found.
reset_run Convolution_Accel_processing_system7_0_0_synth_1
reset_run Convolution_Accel_matrixAccTopDevice_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'matrixAccTopDevice'.
ERROR: [Runs 36-346] File 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/ip/Convolution_Accel_matrixAccTopDevice_0_0/Convolution_Accel_matrixAccTopDevice_0_0.xci' needed for run contains invalid reference(s).
reset_target all [get_files  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd]
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'Convolution_Accel_processing_system7_0_0'. Sub-design: 'C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/ip/Convolution_Accel_processing_system7_0_0/Convolution_Accel_processing_system7_0_0.xci'.
export_ip_user_files -of_objects  [get_files {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/imports/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/imports/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}}
file delete -force {C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/imports/Sources/Block Diagrams/Convolution_Accel/hdl/Convolution_Accel_wrapper.v}
export_ip_user_files -of_objects  [get_files C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd] -no_script -reset -force -quiet
remove_files  C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel/Convolution_Accel.bd
file delete -force C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/Projects/Conv_Accel/Conv_Accel.srcs/sources_1/bd/Convolution_Accel
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 26 14:24:42 2020...
