// Seed: 361746852
module module_0 (
    id_1
);
  input wire id_1;
  tri1 id_2 = 1;
  always begin
    if (1) id_2 = 1;
  end
  assign id_2 = id_2 ** 1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri0 id_9
);
  wire id_11;
  module_0(
      id_11
  );
endmodule
