
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105161                       # Number of seconds simulated
sim_ticks                                105160954014                       # Number of ticks simulated
final_tick                               634798671324                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 143163                       # Simulator instruction rate (inst/s)
host_op_rate                                   180756                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6809959                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887040                       # Number of bytes of host memory used
host_seconds                                 15442.23                       # Real time elapsed on the host
sim_insts                                  2210754146                       # Number of instructions simulated
sim_ops                                    2791272661                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4896768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2211840                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7111936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1482880                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1482880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        38256                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17280                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 55562                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11585                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11585                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12172                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46564507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19475                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     21032902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                67629056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12172                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19475                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              31647                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14101051                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14101051                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14101051                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12172                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46564507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19475                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     21032902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               81730107                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               252184543                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21416240                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17440062                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918768                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8850684                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8141310                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236836                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87031                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193758847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120554036                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21416240                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10378146                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25478431                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5745438                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8903998                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11854271                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1917668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231936522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.996596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       206458091     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725629      1.18%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2140442      0.92%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311434      1.00%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951563      0.84%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1108596      0.48%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759392      0.33%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931709      0.83%     94.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12549666      5.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231936522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.084923                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.478039                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191409952                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11292051                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25336915                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108889                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3788711                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649596                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6535                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145485193                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51736                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3788711                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191666630                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        7497209                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2632057                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25189770                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1162133                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145268318                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2333                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420567                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       569582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        50526                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203270779                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    677038864                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    677038864                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34820073                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33923                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17843                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3613823                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13983595                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850647                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295167                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693068                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144753691                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33923                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137434714                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83302                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20267853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41396395                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1763                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231936522                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.592553                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.297500                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173887647     74.97%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24497928     10.56%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12389171      5.34%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7991758      3.45%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6569019      2.83%     97.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2582271      1.11%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3187705      1.37%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778675      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52348      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231936522                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961745     75.39%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145267     11.39%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168747     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113941510     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016687      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13655383      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805054      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137434714                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.544977                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275759                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009283                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508165011                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    165056155                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133617527                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138710473                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153891                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1831995                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          691                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       141081                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          547                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3788711                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6731845                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       283068                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144787614                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13983595                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850647                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17843                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12585                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          691                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150457                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065060                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2215517                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134846803                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13521935                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587911                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21326315                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241286                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.534715                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133620109                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133617527                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79398703                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213731154                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529840                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371489                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22331330                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1943115                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228147811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.536785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.389582                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178355252     78.18%     78.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23331527     10.23%     88.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10839587      4.75%     93.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815714      2.11%     95.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657248      1.60%     96.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1546535      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1536408      0.67%     98.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095915      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2969625      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228147811                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2969625                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369975879                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293384146                       # The number of ROB writes
system.switch_cpus0.timesIdled                2869512                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20248021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.521845                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.521845                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.396535                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.396535                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609728124                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184114809                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138197877                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               252184543                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22277250                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18280053                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2082366                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9370038                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8769321                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2222093                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97773                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199820292                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122210842                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22277250                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10991414                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26350586                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5764189                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7465669                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12082731                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2073362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237300340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.631735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.991403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210949754     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1964440      0.83%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3554026      1.50%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2101465      0.89%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1723072      0.73%     92.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1532922      0.65%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          850003      0.36%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2120088      0.89%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12504570      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237300340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088337                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.484609                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198177208                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9121606                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26273318                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        64689                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3663516                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3661762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     149845624                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1616                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3663516                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198471517                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         693617                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7528920                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26026499                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       916268                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     149798947                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        100100                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       528684                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    211067474                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    695200418                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    695200418                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179428369                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        31639100                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35695                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17871                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2647559                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13902144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7503349                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73254                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1700901                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         148663466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35695                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141824513                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66514                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17502225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36042445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237300340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597658                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.285429                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    178235442     75.11%     75.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23508360      9.91%     85.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12304243      5.19%     90.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8663030      3.65%     93.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8671470      3.65%     97.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3099092      1.31%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2367998      1.00%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       276391      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       174314      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237300340                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          51978     13.69%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        169359     44.62%     58.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158247     41.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119668072     84.38%     84.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1940330      1.37%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17824      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12713793      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7484494      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141824513                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.562384                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             379584                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002676                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    521395464                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    166201632                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    139405155                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142204097                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       288604                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2243316                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          246                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        89569                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3663516                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         487524                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56010                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    148699161                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        16475                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13902144                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7503349                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17871                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         46363                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          246                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1201024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1085789                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2286813                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    140207232                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12617198                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1617281                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20101683                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19867652                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7484485                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.555971                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             139405213                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            139405155                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81578503                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        222141197                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552790                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367237                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104324084                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128593784                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20105607                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2099960                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233636824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.550400                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.401765                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    181139945     77.53%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25604037     10.96%     88.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9825591      4.21%     92.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5173100      2.21%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4391132      1.88%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2087174      0.89%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       982051      0.42%     98.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1543791      0.66%     98.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2890003      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233636824                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104324084                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128593784                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19072605                       # Number of memory references committed
system.switch_cpus1.commit.loads             11658825                       # Number of loads committed
system.switch_cpus1.commit.membars              17824                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18657633                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115767390                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2659626                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2890003                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           379446212                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          301062305                       # The number of ROB writes
system.switch_cpus1.timesIdled                2945299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               14884203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104324084                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128593784                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104324084                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.417319                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.417319                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.413682                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.413682                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       630452374                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      194732676                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      138779002                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35648                       # number of misc regfile writes
system.l2.replacements                          55618                       # number of replacements
system.l2.tagsinuse                              2048                       # Cycle average of tags in use
system.l2.total_refs                           173739                       # Total number of references to valid blocks.
system.l2.sampled_refs                          57666                       # Sample count of references to valid blocks.
system.l2.avg_refs                           3.012850                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             8.265015                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.288325                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1244.797590                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.396345                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    616.702756                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            149.345203                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data             28.204767                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004036                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.607811                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000194                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.301124                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.072922                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.013772                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        59212                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        16875                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   76087                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16551                       # number of Writeback hits
system.l2.Writeback_hits::total                 16551                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        59212                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        16875                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76087                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        59212                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        16875                       # number of overall hits
system.l2.overall_hits::total                   76087                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        38256                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        17280                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 55562                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        38256                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        17280                       # number of demand (read+write) misses
system.l2.demand_misses::total                  55562                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        38256                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        17280                       # number of overall misses
system.l2.overall_misses::total                 55562                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1485960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   6380964262                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2492575                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2900131293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9285074090                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1485960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   6380964262                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2492575                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2900131293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9285074090                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1485960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   6380964262                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2492575                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2900131293                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9285074090                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97468                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34155                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              131649                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16551                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16551                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97468                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34155                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               131649                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97468                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34155                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              131649                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.392498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.505929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.422047                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.392498                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.505929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.422047                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.392498                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.505929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.422047                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       148596                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 166796.430939                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 155785.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167831.672049                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167111.948634                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       148596                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 166796.430939                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 155785.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167831.672049                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167111.948634                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       148596                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 166796.430939                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 155785.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167831.672049                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167111.948634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11585                       # number of writebacks
system.l2.writebacks::total                     11585                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        38256                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        17280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            55562                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        38256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        17280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             55562                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        38256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        17280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            55562                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       901976                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   4154247302                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1562259                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1893295358                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6050006895                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       901976                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   4154247302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1562259                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1893295358                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6050006895                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       901976                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   4154247302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1562259                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1893295358                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6050006895                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.392498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.505929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.422047                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.392498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.505929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422047                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.392498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.505929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.422047                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90197.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108590.738760                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 97641.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109565.703588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108887.493161                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 90197.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 108590.738760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 97641.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109565.703588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108887.493161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 90197.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 108590.738760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 97641.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109565.703588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108887.493161                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.683091                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011861910                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849838.957952                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.683091                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015518                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876095                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11854260                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11854260                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11854260                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11854260                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11854260                       # number of overall hits
system.cpu0.icache.overall_hits::total       11854260                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1782316                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1782316                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1782316                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1782316                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1782316                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1782316                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11854271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11854271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11854271                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11854271                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11854271                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11854271                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 162028.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 162028.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 162028.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 162028.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 162028.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 162028.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1568960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1568960                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1568960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1568960                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1568960                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1568960                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       156896                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       156896                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       156896                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       156896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       156896                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       156896                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97468                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190999715                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97724                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1954.481141                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.593221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.406779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916380                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083620                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10414600                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10414600                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17320                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17320                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18091822                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18091822                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18091822                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18091822                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400983                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400983                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401073                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401073                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401073                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401073                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  44359761709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  44359761709                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8945883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8945883                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  44368707592                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  44368707592                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  44368707592                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  44368707592                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10815583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10815583                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18492895                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18492895                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18492895                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18492895                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037075                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037075                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021688                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021688                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021688                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110627.537100                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110627.537100                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 99398.700000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 99398.700000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110625.017371                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110625.017371                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110625.017371                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110625.017371                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9138                       # number of writebacks
system.cpu0.dcache.writebacks::total             9138                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303515                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303515                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303605                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303605                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303605                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97468                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97468                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97468                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97468                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97468                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97468                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10605026422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10605026422                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10605026422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10605026422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10605026422                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10605026422                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005271                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005271                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005271                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005271                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 108805.212193                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108805.212193                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 108805.212193                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108805.212193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 108805.212193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108805.212193                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.043306                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018520428                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2204589.670996                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.043306                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024108                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738851                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12082715                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12082715                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12082715                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12082715                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12082715                       # number of overall hits
system.cpu1.icache.overall_hits::total       12082715                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2793375                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2793375                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2793375                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2793375                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2793375                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2793375                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12082731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12082731                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12082731                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12082731                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12082731                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12082731                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 174585.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 174585.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 174585.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 174585.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 174585.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 174585.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2625575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2625575                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2625575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2625575                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2625575                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2625575                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 164098.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 164098.437500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 164098.437500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 164098.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 164098.437500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 164098.437500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34155                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164045306                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34411                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4767.234489                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.458357                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.541643                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904134                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095866                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9402150                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9402150                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7378132                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7378132                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17853                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17853                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17824                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17824                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16780282                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16780282                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16780282                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16780282                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87955                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87955                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87955                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87955                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87955                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  11087185785                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  11087185785                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  11087185785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11087185785                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  11087185785                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11087185785                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9490105                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9490105                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7378132                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7378132                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16868237                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16868237                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16868237                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16868237                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009268                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005214                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005214                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005214                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005214                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126055.207606                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126055.207606                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 126055.207606                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126055.207606                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 126055.207606                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126055.207606                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7413                       # number of writebacks
system.cpu1.dcache.writebacks::total             7413                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53800                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53800                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53800                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53800                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53800                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34155                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34155                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34155                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34155                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4151149035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4151149035                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4151149035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4151149035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4151149035                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4151149035                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003599                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002025                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002025                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 121538.545894                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 121538.545894                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 121538.545894                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 121538.545894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 121538.545894                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 121538.545894                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
