{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675912603132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675912603132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 09 00:16:42 2023 " "Processing started: Thu Feb 09 00:16:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675912603132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675912603132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HelloWorld_from_NIOS_II -c HelloWorld_from_NIOS_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off HelloWorld_from_NIOS_II -c HelloWorld_from_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675912603132 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675912603555 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "JSJCCA_QSYS.qsys " "Elaborating Qsys system entity \"JSJCCA_QSYS.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912603602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:44 Progress: Loading HelloWorld_from_NIOS_II/JSJCCA_QSYS.qsys " "2023.02.09.01:16:44 Progress: Loading HelloWorld_from_NIOS_II/JSJCCA_QSYS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912604418 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:44 Progress: Reading input file " "2023.02.09.01:16:44 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912604622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:44 Progress: Adding clk \[clock_source 13.0\] " "2023.02.09.01:16:44 Progress: Adding clk \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912604669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:44 Progress: Parameterizing module clk " "2023.02.09.01:16:44 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912604857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:44 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\] " "2023.02.09.01:16:44 Progress: Adding nios2_qsys \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912604857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Parameterizing module nios2_qsys " "2023.02.09.01:16:45 Progress: Parameterizing module nios2_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2023.02.09.01:16:45 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Parameterizing module onchip_memory2 " "2023.02.09.01:16:45 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2023.02.09.01:16:45 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Parameterizing module jtag_uart " "2023.02.09.01:16:45 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Adding timer \[altera_avalon_timer 13.0.1.99.2\] " "2023.02.09.01:16:45 Progress: Adding timer \[altera_avalon_timer 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Parameterizing module timer " "2023.02.09.01:16:45 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Adding led_yellow \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.01:16:45 Progress: Adding led_yellow \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Parameterizing module led_yellow " "2023.02.09.01:16:45 Progress: Parameterizing module led_yellow" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\] " "2023.02.09.01:16:45 Progress: Adding key \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Parameterizing module key " "2023.02.09.01:16:45 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:45 Progress: Building connections " "2023.02.09.01:16:45 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912605830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:46 Progress: Parameterizing connections " "2023.02.09.01:16:46 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912606128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:46 Progress: Validating " "2023.02.09.01:16:46 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912606143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.02.09.01:16:46 Progress: Done reading input file " "2023.02.09.01:16:46 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912606708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JSJCCA_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "JSJCCA_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912606990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JSJCCA_QSYS: Generating JSJCCA_QSYS \"JSJCCA_QSYS\" for QUARTUS_SYNTH " "JSJCCA_QSYS: Generating JSJCCA_QSYS \"JSJCCA_QSYS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912607618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 26 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912607799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912607808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 15 modules, 50 connections " "Merlin_translator_transform: After transform: 15 modules, 50 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912608211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 30 modules, 124 connections " "Merlin_domain_transform: After transform: 30 modules, 124 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912608746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 38 modules, 148 connections " "Merlin_router_transform: After transform: 38 modules, 148 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912608975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 39 modules, 150 connections " "Reset_adaptation_transform: After transform: 39 modules, 150 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 54 modules, 190 connections " "Merlin_network_to_switch_transform: After transform: 54 modules, 190 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 54 modules, 190 connections " "Merlin_mm_transform: After transform: 54 modules, 190 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 55 modules, 193 connections " "Merlin_interrupt_mapper_transform: After transform: 55 modules, 193 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609302 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609761 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "JSJCCA_QSYS: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1675912609777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Starting RTL generation for module 'JSJCCA_QSYS_nios2_qsys' " "Nios2_qsys: Starting RTL generation for module 'JSJCCA_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912610075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys:   Generation command is \[exec F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=JSJCCA_QSYS_nios2_qsys --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0001_nios2_qsys_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0001_nios2_qsys_gen//JSJCCA_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys:   Generation command is \[exec F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -I F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2 -- F:/altera/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=JSJCCA_QSYS_nios2_qsys --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0001_nios2_qsys_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0001_nios2_qsys_gen//JSJCCA_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912610075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:50 (*) Starting Nios II generation " "Nios2_qsys: # 2023.02.09 00:16:50 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:50 (*)   Checking for plaintext license. " "Nios2_qsys: # 2023.02.09 00:16:50 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Couldn't query license setup in Quartus directory F:/altera/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Plaintext license not found. " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Elaborating CPU configuration settings " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Creating all objects for CPU " "Nios2_qsys: # 2023.02.09 00:16:51 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:52 (*)   Generating RTL from CPU objects " "Nios2_qsys: # 2023.02.09 00:16:52 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:52 (*)   Creating plain-text RTL " "Nios2_qsys: # 2023.02.09 00:16:52 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: # 2023.02.09 00:16:55 (*) Done Nios II generation " "Nios2_qsys: # 2023.02.09 00:16:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: Done RTL generation for module 'JSJCCA_QSYS_nios2_qsys' " "Nios2_qsys: Done RTL generation for module 'JSJCCA_QSYS_nios2_qsys'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys: \"JSJCCA_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\" " "Nios2_qsys: \"JSJCCA_QSYS\" instantiated altera_nios2_qsys \"nios2_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'JSJCCA_QSYS_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'JSJCCA_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=JSJCCA_QSYS_onchip_memory2 --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0002_onchip_memory2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0002_onchip_memory2_gen//JSJCCA_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=JSJCCA_QSYS_onchip_memory2 --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0002_onchip_memory2_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0002_onchip_memory2_gen//JSJCCA_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'JSJCCA_QSYS_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'JSJCCA_QSYS_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"JSJCCA_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"JSJCCA_QSYS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'JSJCCA_QSYS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'JSJCCA_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=JSJCCA_QSYS_jtag_uart --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0003_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0003_jtag_uart_gen//JSJCCA_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=JSJCCA_QSYS_jtag_uart --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0003_jtag_uart_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0003_jtag_uart_gen//JSJCCA_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912615690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'JSJCCA_QSYS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'JSJCCA_QSYS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"JSJCCA_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"JSJCCA_QSYS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'JSJCCA_QSYS_timer' " "Timer: Starting RTL generation for module 'JSJCCA_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=JSJCCA_QSYS_timer --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0004_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0004_timer_gen//JSJCCA_QSYS_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=JSJCCA_QSYS_timer --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0004_timer_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0004_timer_gen//JSJCCA_QSYS_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616111 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'JSJCCA_QSYS_timer' " "Timer: Done RTL generation for module 'JSJCCA_QSYS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"JSJCCA_QSYS\" instantiated altera_avalon_timer \"timer\" " "Timer: \"JSJCCA_QSYS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow: Starting RTL generation for module 'JSJCCA_QSYS_led_yellow' " "Led_yellow: Starting RTL generation for module 'JSJCCA_QSYS_led_yellow'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_led_yellow --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0005_led_yellow_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0005_led_yellow_gen//JSJCCA_QSYS_led_yellow_component_configuration.pl  --do_build_sim=0  \] " "Led_yellow:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_led_yellow --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0005_led_yellow_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0005_led_yellow_gen//JSJCCA_QSYS_led_yellow_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow: Done RTL generation for module 'JSJCCA_QSYS_led_yellow' " "Led_yellow: Done RTL generation for module 'JSJCCA_QSYS_led_yellow'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_yellow: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"led_yellow\" " "Led_yellow: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"led_yellow\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'JSJCCA_QSYS_key' " "Key: Starting RTL generation for module 'JSJCCA_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_key --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0006_key_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0006_key_gen//JSJCCA_QSYS_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec F:/altera/quartus/bin/perl/bin/perl.exe -I F:/altera/quartus/common/ip/altera/common/perl/5.8.3 -I F:/altera/quartus/sopc_builder/bin/europa -I F:/altera/quartus/sopc_builder/bin/perl_lib -I F:/altera/quartus/sopc_builder/bin -I F:/altera/quartus/../ip/altera/sopc_builder_ip/common -I F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- F:/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=JSJCCA_QSYS_key --dir=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0006_key_gen/ --quartus_dir=F:/altera/quartus --verilog --config=C:/Users/johan/AppData/Local/Temp/alt9397_340493498869055624.dir/0006_key_gen//JSJCCA_QSYS_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'JSJCCA_QSYS_key' " "Key: Done RTL generation for module 'JSJCCA_QSYS_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912616992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"key\" " "Key: \"JSJCCA_QSYS\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\" " "Nios2_qsys_instruction_master_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_master_translator \"nios2_qsys_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\" " "Nios2_qsys_jtag_debug_module_translator: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_translator \"nios2_qsys_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_master_agent \"nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"JSJCCA_QSYS\" instantiated altera_merlin_slave_agent \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"JSJCCA_QSYS\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"JSJCCA_QSYS\" instantiated altera_avalon_sc_fifo \"nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"JSJCCA_QSYS\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"JSJCCA_QSYS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"JSJCCA_QSYS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"JSJCCA_QSYS\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"JSJCCA_QSYS\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617150 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv " "Reusing file F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"JSJCCA_QSYS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"JSJCCA_QSYS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JSJCCA_QSYS: Done JSJCCA_QSYS\" with 20 modules, 80 files, 1520263 bytes " "JSJCCA_QSYS: Done JSJCCA_QSYS\" with 20 modules, 80 files, 1520263 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1675912617181 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "JSJCCA_QSYS.qsys " "Finished elaborating Qsys system entity \"JSJCCA_QSYS.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912617933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_timer " "Found entity 1: JSJCCA_QSYS_timer" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912617948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912617948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_mux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_mux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912617964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912617964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_demux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_demux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912617964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912617964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_onchip_memory2 " "Found entity 1: JSJCCA_QSYS_onchip_memory2" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912617980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912617980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_test_bench" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912617995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912617995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_oci_test_bench" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912617995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912617995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: JSJCCA_QSYS_nios2_qsys_register_bank_a_module" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: JSJCCA_QSYS_nios2_qsys_register_bank_b_module" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: JSJCCA_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: JSJCCA_QSYS_nios2_qsys_nios2_ocimem" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "6 JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "7 JSJCCA_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: JSJCCA_QSYS_nios2_qsys_nios2_oci_break" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "8 JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "9 JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "10 JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "11 JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "12 JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "13 JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "14 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "15 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "16 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "17 JSJCCA_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: JSJCCA_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "18 JSJCCA_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: JSJCCA_QSYS_nios2_qsys_nios2_oci_im" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "19 JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "20 JSJCCA_QSYS_nios2_qsys_nios2_oci " "Found entity 20: JSJCCA_QSYS_nios2_qsys_nios2_oci" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""} { "Info" "ISGN_ENTITY_NAME" "21 JSJCCA_QSYS_nios2_qsys " "Found entity 21: JSJCCA_QSYS_nios2_qsys" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_led_yellow.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_led_yellow.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_led_yellow " "Found entity 1: JSJCCA_QSYS_led_yellow" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_led_yellow.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_led_yellow.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_key " "Found entity 1: JSJCCA_QSYS_key" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_key.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: JSJCCA_QSYS_jtag_uart_sim_scfifo_w" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618090 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_jtag_uart_scfifo_w " "Found entity 2: JSJCCA_QSYS_jtag_uart_scfifo_w" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618090 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: JSJCCA_QSYS_jtag_uart_sim_scfifo_r" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618090 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_jtag_uart_scfifo_r " "Found entity 4: JSJCCA_QSYS_jtag_uart_scfifo_r" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618090 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_jtag_uart " "Found entity 5: JSJCCA_QSYS_jtag_uart" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_irq_mapper " "Found entity 1: JSJCCA_QSYS_irq_mapper" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_irq_mapper.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912618105 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912618105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_id_router_default_decode " "Found entity 1: JSJCCA_QSYS_id_router_default_decode" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618105 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_id_router " "Found entity 2: JSJCCA_QSYS_id_router" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_mux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_mux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_demux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_demux" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618130 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912618137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912618137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/jsjcca_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsjcca_qsys/synthesis/submodules/jsjcca_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_addr_router_default_decode " "Found entity 1: JSJCCA_QSYS_addr_router_default_decode" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618137 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_addr_router " "Found entity 2: JSJCCA_QSYS_addr_router" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jsjcca_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618387 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jsjcca_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_timer_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_timer_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_timer_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_timer_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618902 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_timer_s1_translator " "Found entity 1: jsjcca_qsys_timer_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_onchip_memory2_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_onchip_memory2_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618918 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_onchip_memory2_s1_translator " "Found entity 1: jsjcca_qsys_onchip_memory2_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_nios2_qsys_jtag_debug_module_translator-rtl " "Found design unit 1: jsjcca_qsys_nios2_qsys_jtag_debug_module_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618918 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_nios2_qsys_jtag_debug_module_translator " "Found entity 1: jsjcca_qsys_nios2_qsys_jtag_debug_module_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_nios2_qsys_instruction_master_translator-rtl " "Found design unit 1: jsjcca_qsys_nios2_qsys_instruction_master_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618934 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_nios2_qsys_instruction_master_translator " "Found entity 1: jsjcca_qsys_nios2_qsys_instruction_master_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_nios2_qsys_data_master_translator-rtl " "Found design unit 1: jsjcca_qsys_nios2_qsys_data_master_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618949 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_nios2_qsys_data_master_translator " "Found entity 1: jsjcca_qsys_nios2_qsys_data_master_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_led_yellow_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_led_yellow_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618965 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_led_yellow_s1_translator " "Found entity 1: jsjcca_qsys_led_yellow_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_key_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_key_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_key_s1_translator-rtl " "Found design unit 1: jsjcca_qsys_key_s1_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618965 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_key_s1_translator " "Found entity 1: jsjcca_qsys_key_s1_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618980 ""} { "Info" "ISGN_ENTITY_NAME" "1 jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jsjcca_qsys/synthesis/jsjcca_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jsjcca_qsys/synthesis/jsjcca_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JSJCCA_QSYS-rtl " "Found design unit 1: JSJCCA_QSYS-rtl" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618996 ""} { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS " "Found entity 1: JSJCCA_QSYS" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "helloworld_from_nios_ii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file helloworld_from_nios_ii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HelloWorld_from_Nios_II-hardware " "Found design unit 1: HelloWorld_from_Nios_II-hardware" {  } { { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618996 ""} { "Info" "ISGN_ENTITY_NAME" "1 HelloWorld_from_Nios_II " "Found entity 1: HelloWorld_from_Nios_II" {  } { { "HelloWorld_from_NIOS_II.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912618996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912618996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/jsjcca_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/jsjcca_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS " "Found entity 1: JSJCCA_QSYS" {  } { { "db/ip/JSJCCA_QSYS/JSJCCA_QSYS.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/JSJCCA_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912619043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912619043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_addr_router_default_decode " "Found entity 1: JSJCCA_QSYS_addr_router_default_decode" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619043 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_addr_router " "Found entity 2: JSJCCA_QSYS_addr_router" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_demux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_demux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_cmd_xbar_mux " "Found entity 1: JSJCCA_QSYS_cmd_xbar_mux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel JSJCCA_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912619075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel JSJCCA_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at JSJCCA_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1675912619075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_id_router_default_decode " "Found entity 1: JSJCCA_QSYS_id_router_default_decode" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_id_router " "Found entity 2: JSJCCA_QSYS_id_router" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_irq_mapper " "Found entity 1: JSJCCA_QSYS_irq_mapper" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_irq_mapper.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: JSJCCA_QSYS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_jtag_uart_scfifo_w " "Found entity 2: JSJCCA_QSYS_jtag_uart_scfifo_w" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: JSJCCA_QSYS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_jtag_uart_scfifo_r " "Found entity 4: JSJCCA_QSYS_jtag_uart_scfifo_r" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_jtag_uart " "Found entity 5: JSJCCA_QSYS_jtag_uart" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_key " "Found entity 1: JSJCCA_QSYS_key" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_key.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_led_yellow.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_led_yellow.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_led_yellow " "Found entity 1: JSJCCA_QSYS_led_yellow" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_led_yellow.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_led_yellow.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_register_bank_a_module " "Found entity 1: JSJCCA_QSYS_nios2_qsys_register_bank_a_module" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "2 JSJCCA_QSYS_nios2_qsys_register_bank_b_module " "Found entity 2: JSJCCA_QSYS_nios2_qsys_register_bank_b_module" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "3 JSJCCA_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 3: JSJCCA_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "4 JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module " "Found entity 4: JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "5 JSJCCA_QSYS_nios2_qsys_nios2_ocimem " "Found entity 5: JSJCCA_QSYS_nios2_qsys_nios2_ocimem" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "6 JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 6: JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "7 JSJCCA_QSYS_nios2_qsys_nios2_oci_break " "Found entity 7: JSJCCA_QSYS_nios2_qsys_nios2_oci_break" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "8 JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 8: JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "9 JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 9: JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "10 JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 10: JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "11 JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 11: JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "12 JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 12: JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "13 JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 13: JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "14 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 14: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "15 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 15: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "16 JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 16: JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "17 JSJCCA_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 17: JSJCCA_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "18 JSJCCA_QSYS_nios2_qsys_nios2_oci_im " "Found entity 18: JSJCCA_QSYS_nios2_qsys_nios2_oci_im" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "19 JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 19: JSJCCA_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "20 JSJCCA_QSYS_nios2_qsys_nios2_oci " "Found entity 20: JSJCCA_QSYS_nios2_qsys_nios2_oci" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""} { "Info" "ISGN_ENTITY_NAME" "21 JSJCCA_QSYS_nios2_qsys " "Found entity 21: JSJCCA_QSYS_nios2_qsys" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_oci_test_bench" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_nios2_qsys_test_bench " "Found entity 1: JSJCCA_QSYS_nios2_qsys_test_bench" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_onchip_memory2 " "Found entity 1: JSJCCA_QSYS_onchip_memory2" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_demux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_demux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_rsp_xbar_mux " "Found entity 1: JSJCCA_QSYS_rsp_xbar_mux" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/jsjcca_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/jsjcca_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 JSJCCA_QSYS_timer " "Found entity 1: JSJCCA_QSYS_timer" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_timer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619263 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_reset_controller.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/jsjcca_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/jsjcca_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/JSJCCA_QSYS/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912619342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912619342 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619373 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1567) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619404 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1569) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619404 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(1725) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619404 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "JSJCCA_QSYS_nios2_qsys.v(2553) " "Verilog HDL or VHDL warning at JSJCCA_QSYS_nios2_qsys.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/ip/JSJCCA_QSYS/submodules/JSJCCA_QSYS_nios2_qsys.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1675912619404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HelloWorld_from_NIOS_II " "Elaborating entity \"HelloWorld_from_NIOS_II\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675912619545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS JSJCCA_QSYS:Processor " "Elaborating entity \"JSJCCA_QSYS\" for hierarchy \"JSJCCA_QSYS:Processor\"" {  } { { "HelloWorld_from_NIOS_II.vhd" "Processor" { Text "F:/Estudos/HelloWorld_from_NIOS_II/HelloWorld_from_NIOS_II.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_test_bench JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_test_bench:the_JSJCCA_QSYS_nios2_qsys_test_bench " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_test_bench\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_test_bench:the_JSJCCA_QSYS_nios2_qsys_test_bench\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_test_bench" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_register_bank_a_module JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_register_bank_a" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"JSJCCA_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912619985 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912619985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9h1 " "Found entity 1: altsyncram_g9h1" {  } { { "db/altsyncram_g9h1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_g9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912620079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912620079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9h1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated " "Elaborating entity \"altsyncram_g9h1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_a_module:JSJCCA_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_g9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_register_bank_b_module JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_register_bank_b" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"JSJCCA_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620126 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912620126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h9h1 " "Found entity 1: altsyncram_h9h1" {  } { { "db/altsyncram_h9h1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_h9h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912620204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912620204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h9h1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h9h1:auto_generated " "Elaborating entity \"altsyncram_h9h1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_register_bank_b_module:JSJCCA_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_h9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_debug JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altera_std_synchronizer" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912620267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_debug:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620267 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912620267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_ocimem JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_ociram_sp_ram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"JSJCCA_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620283 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912620283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km81 " "Found entity 1: altsyncram_km81" {  } { { "db/altsyncram_km81.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_km81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912620361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912620361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km81 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_km81:auto_generated " "Elaborating entity \"altsyncram_km81\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_ocimem:the_JSJCCA_QSYS_nios2_qsys_nios2_ocimem\|JSJCCA_QSYS_nios2_qsys_ociram_sp_ram_module:JSJCCA_QSYS_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_km81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg:the_JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg:the_JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_avalon_reg" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_break JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_break:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_break:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_break" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_itrace" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\|JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode:JSJCCA_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_dtrace\|JSJCCA_QSYS_nios2_qsys_nios2_oci_td_mode:JSJCCA_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count:JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count:JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc:JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "JSJCCA_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_oci_test_bench JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_oci_test_bench:the_JSJCCA_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_fifo\|JSJCCA_QSYS_nios2_qsys_oci_test_bench:the_JSJCCA_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_oci_test_bench" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_pib JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_pib:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_pib:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_pib" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_nios2_oci_im JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_im:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_nios2_oci_im:the_JSJCCA_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_nios2_oci_im" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912620487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_nios2_qsys:nios2_qsys\|JSJCCA_QSYS_nios2_qsys_nios2_oci:the_JSJCCA_QSYS_nios2_qsys_nios2_oci\|JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:JSJCCA_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_onchip_memory2 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"JSJCCA_QSYS_onchip_memory2\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "onchip_memory2" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "the_altsyncram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file JSJCCA_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"JSJCCA_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2240 " "Parameter \"maximum_depth\" = \"2240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2240 " "Parameter \"numwords_a\" = \"2240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620565 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912620565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibd1 " "Found entity 1: altsyncram_ibd1" {  } { { "db/altsyncram_ibd1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_ibd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912620644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912620644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibd1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_ibd1:auto_generated " "Elaborating entity \"altsyncram_ibd1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_ibd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_jtag_uart JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"JSJCCA_QSYS_jtag_uart\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "jtag_uart" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_jtag_uart_scfifo_w JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"JSJCCA_QSYS_jtag_uart_scfifo_w\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "the_JSJCCA_QSYS_jtag_uart_scfifo_w" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "wfifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620926 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912620926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912620989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912620989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912620989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912621020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912621020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912621052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912621052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912621130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912621130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912621208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912621208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912621287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912621287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675912621365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675912621365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_w:the_JSJCCA_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "F:/Estudos/HelloWorld_from_NIOS_II/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_jtag_uart_scfifo_r JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_r:the_JSJCCA_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"JSJCCA_QSYS_jtag_uart_scfifo_r\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|JSJCCA_QSYS_jtag_uart_scfifo_r:the_JSJCCA_QSYS_jtag_uart_scfifo_r\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "the_JSJCCA_QSYS_jtag_uart_scfifo_r" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912621506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:JSJCCA_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621506 ""}  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675912621506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_timer JSJCCA_QSYS:Processor\|JSJCCA_QSYS_timer:timer " "Elaborating entity \"JSJCCA_QSYS_timer\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_timer:timer\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "timer" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_led_yellow JSJCCA_QSYS:Processor\|JSJCCA_QSYS_led_yellow:led_yellow " "Elaborating entity \"JSJCCA_QSYS_led_yellow\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_led_yellow:led_yellow\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "led_yellow" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_key JSJCCA_QSYS:Processor\|JSJCCA_QSYS_key:key " "Elaborating entity \"JSJCCA_QSYS_key\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_key:key\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "key" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_nios2_qsys_instruction_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"jsjcca_qsys_nios2_qsys_instruction_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_instruction_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621538 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621538 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621538 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621538 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621538 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621538 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_instruction_master_translator:nios2_qsys_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" "nios2_qsys_instruction_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_nios2_qsys_data_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"jsjcca_qsys_nios2_qsys_data_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_data_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621553 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid jsjcca_qsys_nios2_qsys_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621553 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response jsjcca_qsys_nios2_qsys_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621553 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid jsjcca_qsys_nios2_qsys_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621553 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken jsjcca_qsys_nios2_qsys_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621553 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest jsjcca_qsys_nios2_qsys_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621553 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_data_master_translator:nios2_qsys_data_master_translator\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" "nios2_qsys_data_master_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_nios2_qsys_jtag_debug_module_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"jsjcca_qsys_nios2_qsys_jtag_debug_module_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621584 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621584 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_nios2_qsys_jtag_debug_module_translator:nios2_qsys_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" "nios2_qsys_jtag_debug_module_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_nios2_qsys_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_onchip_memory2_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator " "Elaborating entity \"jsjcca_qsys_onchip_memory2_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "onchip_memory2_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621631 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_onchip_memory2_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_onchip_memory2_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_onchip_memory2_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_onchip_memory2_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_onchip_memory2_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_onchip_memory2_s1_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_onchip_memory2_s1_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_onchip_memory2_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_onchip_memory2_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_onchip_memory2_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_onchip_memory2_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_onchip_memory2_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621631 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_onchip_memory2_s1_translator:onchip_memory2_s1_translator\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" "onchip_memory2_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_onchip_memory2_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621694 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621710 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621710 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621710 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621710 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_timer_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator " "Elaborating entity \"jsjcca_qsys_timer_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "timer_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621726 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_timer_s1_translator.vhd(56) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_timer_s1_translator.vhd(57) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_timer_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_timer_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_timer_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_timer_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_timer_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_timer_s1_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_timer_s1_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_timer_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_timer_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_timer_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_timer_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_timer_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621726 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_timer_s1_translator:timer_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_timer_s1_translator:timer_s1_translator\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" "timer_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_timer_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_led_yellow_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator " "Elaborating entity \"jsjcca_qsys_led_yellow_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "led_yellow_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621742 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_led_yellow_s1_translator.vhd(56) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_led_yellow_s1_translator.vhd(57) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_led_yellow_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_led_yellow_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_led_yellow_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_led_yellow_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_led_yellow_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_led_yellow_s1_translator.vhd(63) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_led_yellow_s1_translator.vhd(64) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_led_yellow_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_led_yellow_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_led_yellow_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_led_yellow_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_led_yellow_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621757 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator\|altera_merlin_slave_translator:led_yellow_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_led_yellow_s1_translator:led_yellow_s1_translator\|altera_merlin_slave_translator:led_yellow_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" "led_yellow_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_led_yellow_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jsjcca_qsys_key_s1_translator JSJCCA_QSYS:Processor\|jsjcca_qsys_key_s1_translator:key_s1_translator " "Elaborating entity \"jsjcca_qsys_key_s1_translator\" for hierarchy \"JSJCCA_QSYS:Processor\|jsjcca_qsys_key_s1_translator:key_s1_translator\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "key_s1_translator" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621773 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer jsjcca_qsys_key_s1_translator.vhd(53) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer jsjcca_qsys_key_s1_translator.vhd(54) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount jsjcca_qsys_key_s1_translator.vhd(55) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable jsjcca_qsys_key_s1_translator.vhd(56) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect jsjcca_qsys_key_s1_translator.vhd(57) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken jsjcca_qsys_key_s1_translator.vhd(58) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess jsjcca_qsys_key_s1_translator.vhd(59) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock jsjcca_qsys_key_s1_translator.vhd(60) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621773 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable jsjcca_qsys_key_s1_translator.vhd(61) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read jsjcca_qsys_key_s1_translator.vhd(62) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write jsjcca_qsys_key_s1_translator.vhd(66) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable jsjcca_qsys_key_s1_translator.vhd(67) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata jsjcca_qsys_key_s1_translator.vhd(68) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest jsjcca_qsys_key_s1_translator.vhd(69) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response jsjcca_qsys_key_s1_translator.vhd(72) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid jsjcca_qsys_key_s1_translator.vhd(74) " "VHDL Signal Declaration warning at jsjcca_qsys_key_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/jsjcca_qsys_key_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1675912621788 "|HelloWorld_from_NIOS_II|JSJCCA_QSYS:Processor|jsjcca_qsys_key_s1_translator:key_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_merlin_slave_agent:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo JSJCCA_QSYS:Processor\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_addr_router JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router " "Elaborating entity \"JSJCCA_QSYS_addr_router\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "addr_router" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_addr_router_default_decode JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router\|JSJCCA_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"JSJCCA_QSYS_addr_router_default_decode\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_addr_router:addr_router\|JSJCCA_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" "the_default_decode" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_id_router JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router " "Elaborating entity \"JSJCCA_QSYS_id_router\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "id_router" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_id_router_default_decode JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router\|JSJCCA_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"JSJCCA_QSYS_id_router_default_decode\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_id_router:id_router\|JSJCCA_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" "the_default_decode" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "rst_controller" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"JSJCCA_QSYS:Processor\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_cmd_xbar_demux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"JSJCCA_QSYS_cmd_xbar_demux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "cmd_xbar_demux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_cmd_xbar_mux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"JSJCCA_QSYS_cmd_xbar_mux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "cmd_xbar_mux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" "arb" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_rsp_xbar_demux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"JSJCCA_QSYS_rsp_xbar_demux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "rsp_xbar_demux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912621992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_rsp_xbar_mux JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"JSJCCA_QSYS_rsp_xbar_mux\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "rsp_xbar_mux" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912622008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" "arb" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912622008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912622008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JSJCCA_QSYS_irq_mapper JSJCCA_QSYS:Processor\|JSJCCA_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"JSJCCA_QSYS_irq_mapper\" for hierarchy \"JSJCCA_QSYS:Processor\|JSJCCA_QSYS_irq_mapper:irq_mapper\"" {  } { { "JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" "irq_mapper" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/JSJCCA_QSYS.vhd" 3791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675912622024 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675912626188 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3167 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 4133 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 348 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 3740 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_jtag_uart.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "f:/altera/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_nios2_qsys.v" 599 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/JSJCCA_QSYS_timer.v" 166 -1 0 } } { "JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Estudos/HelloWorld_from_NIOS_II/JSJCCA_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675912626376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675912626376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912627887 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675912628957 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1675912629057 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1675912629057 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/altera/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675912629145 "|HelloWorld_from_Nios_II|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675912629145 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912629239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Estudos/HelloWorld_from_NIOS_II/output_files/HelloWorld_from_NIOS_II.map.smsg " "Generated suppressed messages file F:/Estudos/HelloWorld_from_NIOS_II/output_files/HelloWorld_from_NIOS_II.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1675912629758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675912630478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675912630478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2299 " "Implemented 2299 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675912630807 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675912630807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2140 " "Implemented 2140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675912630807 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1675912630807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675912630807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675912630886 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 09 00:17:10 2023 " "Processing ended: Thu Feb 09 00:17:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675912630886 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675912630886 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675912630886 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675912630886 ""}
