INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/GU502D/Desktop/UPM/S.E.D/TRABAJO_VHDL/testbenches_demos/testbenches_demos.srcs/sim_1/new/counter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_tb'
