RISC‑V RV32I Processor
A single‑core, non‑pipelined RISC‑V processor implementation in Verilog that executes the RV32I instruction set.

Quick Start
Open the .qpf file in Quartus.

Edit the testbench (tb) as needed for your test cases.

Simulate and verify the processor behavior.

