<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>2.453</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.453</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>2.453</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>7.547</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>7.547</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>7.547</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>7.547</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>2</BRAM>
      <CLB>0</CLB>
      <DSP>1</DSP>
      <FF>167</FF>
      <LATCH>0</LATCH>
      <LUT>134</LUT>
      <SRL>2</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>288</BRAM>
      <CLB>0</CLB>
      <DSP>1248</DSP>
      <FF>234240</FF>
      <LUT>117120</LUT>
      <URAM>64</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="FIR_HLS" DISPNAME="inst" RTLNAME="FIR_HLS">
      <SubModules count="5">H_filter_FIR_U grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72 grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
      <Resources BRAM="2" DSP="1" FF="167" LUT="134"/>
      <LocalResources FF="23"/>
    </RtlModule>
    <RtlModule CELL="inst/H_filter_FIR_U" DEPTH="1" TYPE="resource" MODULENAME="H_filter_FIR_RAM_AUTO_1R1W" DISPNAME="H_filter_FIR_U" RTLNAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W">
      <Resources BRAM="1" LUT="9"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="H_filter_FIR_U" SOURCE="" STORAGESIZE="16 392 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p" URAM="0" VARIABLE="H_filter_FIR" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72" DEPTH="1" TYPE="function" MODULENAME="FIR_HLS_Pipeline_VITIS_LOOP_29_1" DISPNAME="grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72" RTLNAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1">
      <SubModules count="3">b_FIR_U flow_control_loop_pipe_sequential_init_U mac_muladd_16s_14s_32s_32_4_1_U1</SubModules>
      <Resources BRAM="1" DSP="1" FF="49" LUT="47"/>
      <LocalResources FF="47" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/b_FIR_U" DEPTH="2" TYPE="resource" MODULENAME="FIR_HLS_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R" DISPNAME="b_FIR_U" RTLNAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1_b_FIR_ROM_AUTO_1R">
      <Resources BRAM="1"/>
      <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="b_FIR_U" SOURCE="" STORAGESIZE="14 392 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="b_FIR" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="FIR_HLS_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_16s_14s_32s_32_4_1" DISPNAME="mac_muladd_16s_14s_32s_32_4_1_U1" RTLNAME="FIR_HLS_mac_muladd_16s_14s_32s_32_4_1">
      <Resources DSP="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_29_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14s_32s_32_4_1_U1" SOURCE="FIR_HLS.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30" VISIBLE="true"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_29_1" OPTYPE="sext" PRAGMA="" RTLNAME="mac_muladd_16s_14s_32s_32_4_1_U1" SOURCE="FIR_HLS.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sext_ln30_2" VISIBLE="false"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_29_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14s_32s_32_4_1_U1" SOURCE="FIR_HLS.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="FIR_accu32_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81" DEPTH="1" TYPE="function" MODULENAME="FIR_HLS_Pipeline_VITIS_LOOP_33_2" DISPNAME="grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81" RTLNAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_33_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="21" LUT="30"/>
      <LocalResources FF="19" LUT="10"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_33_2_fu_81/flow_control_loop_pipe_sequential_init_U" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="FIR_HLS_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="20"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_input_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="37" LUT="23"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_output_r_U" RTLNAME="FIR_HLS_regslice_both">
      <Resources FF="37" LUT="25"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="1.894" DATAPATH_LOGIC_DELAY="1.487" DATAPATH_NET_DELAY="0.407" ENDPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/DINADIN[0]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.547" STARTPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0_i_36" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>H_filter_FIR_U mac_muladd_16s_14s_32s_32_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.830" DATAPATH_LOGIC_DELAY="1.443" DATAPATH_NET_DELAY="0.387" ENDPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/DINADIN[2]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.635" STARTPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0_i_34" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>H_filter_FIR_U mac_muladd_16s_14s_32s_32_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.865" DATAPATH_LOGIC_DELAY="1.461" DATAPATH_NET_DELAY="0.404" ENDPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/DINADIN[3]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.641" STARTPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0_i_33" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>H_filter_FIR_U mac_muladd_16s_14s_32s_32_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.710" DATAPATH_LOGIC_DELAY="1.281" DATAPATH_NET_DELAY="0.429" ENDPOINT_PIN="grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST/A[28]" LOGIC_LEVELS="0" MAX_FANOUT="15" SLACK="7.646" STARTPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK">
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <CELL NAME="grp_FIR_HLS_Pipeline_VITIS_LOOP_29_1_fu_72/mac_muladd_16s_14s_32s_32_4_1_U1/FIR_HLS_mac_muladd_16s_14s_32s_32_4_1_DSP48_0_U/p_reg_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="mac_muladd_16s_14s_32s_32_4_1_U1" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>H_filter_FIR_U mac_muladd_16s_14s_32s_32_4_1_U1</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.833" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="0.400" ENDPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/DINADIN[7]" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="7.653" STARTPOINT_PIN="H_filter_FIR_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" FILE_NAME="FIR_HLS_H_filter_FIR_RAM_AUTO_1R1W.v" LINE_NUMBER="54" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <CELL NAME="H_filter_FIR_U/ram_reg_bram_0_i_29" PRIMITIVE_TYPE="CLB.LUT.LUT3" FILE_NAME="FIR_HLS_FIR_HLS_Pipeline_VITIS_LOOP_29_1.v" LINE_NUMBER="194" MODULE_INSTNAME="H_filter_FIR_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>H_filter_FIR_U mac_muladd_16s_14s_32s_32_4_1_U1</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_HLS_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/FIR_HLS_failfast_synth.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/FIR_HLS_power_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/FIR_HLS_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_HLS_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/FIR_HLS_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_HLS_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Nov 11 00:06:14 +0100 2025"/>
    <item NAME="Version" VALUE="2024.2 (Build 5238294 on Nov  8 2024)"/>
    <item NAME="Project" VALUE="Direct_FIR_DSP"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xck26-sfvc784-2LV-c"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

