// Seed: 1289663727
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1'h0] = -1;
endmodule
module module_0 #(
    parameter id_20 = 32'd8,
    parameter id_21 = 32'd76,
    parameter id_47 = 32'd78,
    parameter id_8  = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    module_1,
    id_39,
    id_40,
    id_41,
    id_42
);
  inout wire id_42;
  input wire id_41;
  inout wire id_40;
  inout wor id_39;
  input wire id_38;
  input logic [7:0] id_37;
  inout wire id_36;
  output wire id_35;
  inout wire id_34;
  output wire id_33;
  input wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  output wire id_27;
  xor primCall (
      id_31,
      id_40,
      id_41,
      id_34,
      id_16,
      id_32,
      id_17,
      id_24,
      id_18,
      id_42,
      id_30,
      id_39,
      id_36,
      id_29,
      id_37,
      id_2,
      id_9,
      id_7,
      id_3,
      id_23,
      id_22,
      id_10
  );
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  inout wire _id_21;
  module_0 modCall_1 (
      id_42,
      id_2,
      id_30,
      id_7,
      id_9,
      id_24,
      id_9,
      id_9,
      id_33,
      id_9,
      id_33,
      id_22,
      id_31,
      id_13,
      id_31
  );
  inout wire _id_20;
  output wire id_19;
  inout logic [7:0] id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire _id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  wire [1 : (  id_21  )] id_43 = id_43;
  assign id_39 = id_42 == -1'h0;
  tri1  id_44  =  id_2  [  id_8  -  id_20  ]  ,  id_45  =  id_8  &&  id_8  ,  id_46  =  ~  id_37  ?  1  :  id_42  ?  id_23  :  id_9  ,  _id_47  =  id_45  ,  id_48  =  1  *  id_47  ,  id_49  =  (  id_30  )  ,  id_50  =  id_39  ,  id_51  =  id_23  ,  id_52  =  1  ,  id_53  =  1  &&  -1  ,  id_54  =  id_44  ,  id_55  =  !  -1  ,  id_56  =  (  1  )  ,  id_57  =  1 'h0 ,  id_58  =  id_55  ,  id_59  =  id_37  [  -1  ]  ,  id_60  =  id_40  ,  id_61  =  1  %  id_18  [  id_47  ]  ;
  initial begin : LABEL_0
    assert (id_10);
  end
  assign id_35 = id_54;
endmodule
