Slack (VIOLATED) :        -6.765ns  (required time - arrival time)
  Source:                 BOXED/TiReXCORE/CONTROL_PATH/stack_ram_reg_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BOXED/TiReXCORE/CONTROL_PATH/curr_character_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        10.645ns  (logic 1.892ns (17.773%)  route 8.753ns (82.227%))
  Logic Levels:           18  (CARRY4=3 LUT4=1 LUT5=4 LUT6=9 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.187ns = ( 8.187 - 4.000 ) 
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    P23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.845     0.845 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.140     2.985    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.393     4.498    BOXED/TiReXCORE/CONTROL_PATH/clk
    SLICE_X23Y64         FDCE                                         r  BOXED/TiReXCORE/CONTROL_PATH/stack_ram_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y64         FDCE (Prop_fdce_C_Q)         0.269     4.767 r  BOXED/TiReXCORE/CONTROL_PATH/stack_ram_reg_replica/Q
                         net (fo=24, routed)          0.579     5.346    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/stack_ram_reg_0_repN_alias
    SLICE_X22Y62         LUT4 (Prop_lut4_I1_O)        0.053     5.399 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[2]_i_6/O
                         net (fo=14, routed)          0.775     6.174    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[2]_i_6_n_0
    SLICE_X22Y66         LUT6 (Prop_lut6_I5_O)        0.053     6.227 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[4]_i_4/O
                         net (fo=1, routed)           0.381     6.608    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[4]_i_4_n_0
    SLICE_X20Y65         LUT6 (Prop_lut6_I4_O)        0.053     6.661 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_addr[4]_i_2/O
                         net (fo=3, routed)           0.586     7.247    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/ram_data_address_rd_int[4]
    SLICE_X19Y61         LUT5 (Prop_lut5_I4_O)        0.053     7.300 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/enable_comparators_i[3]_i_56/O
                         net (fo=160, routed)         1.136     8.436    BOXED/RAMDATA/reload_bram[1]_i_39_0
    SLICE_X18Y78         MUXF8 (Prop_muxf8_S_O)       0.173     8.609 r  BOXED/RAMDATA/reload_bram_reg[1]_i_406/O
                         net (fo=1, routed)           0.701     9.311    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_79_0
    SLICE_X20Y81         LUT5 (Prop_lut5_I1_O)        0.156     9.467 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_181/O
                         net (fo=1, routed)           0.674    10.140    BOXED/RAMDATA/reload_bram[1]_i_181_n_0_alias
    SLICE_X20Y84         LUT6 (Prop_lut6_I4_O)        0.053    10.193 f  BOXED/RAMDATA/reload_bram[1]_i_180_comp/O
                         net (fo=1, routed)           0.430    10.623    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_30_1
    SLICE_X20Y82         LUT6 (Prop_lut6_I4_O)        0.053    10.676 f  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_79_comp/O
                         net (fo=1, routed)           0.447    11.123    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/EXECUTE/results_i[7]
    SLICE_X21Y82         LUT6 (Prop_lut6_I2_O)        0.053    11.176 f  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_30_comp/O
                         net (fo=1, routed)           0.416    11.592    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/EXECUTE/ENGINE/match_a10_in
    SLICE_X22Y81         LUT6 (Prop_lut6_I2_O)        0.053    11.645 f  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_13_comp_1/O
                         net (fo=2, routed)           0.351    11.996    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/EXECUTE/ENGINE/match_a7_in
    SLICE_X23Y78         LUT5 (Prop_lut5_I4_O)        0.053    12.049 f  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/reload_bram[1]_i_8/O
                         net (fo=6, routed)           0.834    12.883    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/EXECUTE/ENGINE/match_a32_in
    SLICE_X36Y76         LUT6 (Prop_lut6_I2_O)        0.053    12.936 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/data_offset_last_match[2]_i_8_comp_4/O
                         net (fo=10, routed)          0.606    13.542    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/data_offset_last_match[2]_i_8_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.053    13.595 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[3]_i_8_comp/O
                         net (fo=1, routed)           0.000    13.595    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[3]_i_8_n_0
    SLICE_X37Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.830 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.830    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[3]_i_4_n_0
    SLICE_X37Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.888 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.888    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[7]_i_4_n_0
    SLICE_X37Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.101 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i_reg[11]_i_4/O[1]
                         net (fo=2, routed)           0.530    14.631    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_last_match_char_i_reg[11][1]
    SLICE_X41Y67         LUT6 (Prop_lut6_I4_O)        0.152    14.783 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[9]_i_2/O
                         net (fo=1, routed)           0.308    15.090    BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[9]_i_2_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I0_O)        0.053    15.143 r  BOXED/TiReXCORE/CONTROL_PATH/STACK_BUFFER/curr_character_i[9]_i_1/O
                         net (fo=1, routed)           0.000    15.143    BOXED/TiReXCORE/CONTROL_PATH/curr_character_i[9]
    SLICE_X41Y67         FDCE                                         r  BOXED/TiReXCORE/CONTROL_PATH/curr_character_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    P23                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.769     4.769 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.040     6.809    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     6.922 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.265     8.187    BOXED/TiReXCORE/CONTROL_PATH/clk
    SLICE_X41Y67         FDCE                                         r  BOXED/TiReXCORE/CONTROL_PATH/curr_character_i_reg[9]/C
                         clock pessimism              0.193     8.380    
                         clock uncertainty           -0.035     8.345    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.034     8.379    BOXED/TiReXCORE/CONTROL_PATH/curr_character_i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.379    
                         arrival time                         -15.143    
  -------------------------------------------------------------------
                         slack                                 -6.765    




