{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715942078870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715942078879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:34:38 2024 " "Processing started: Fri May 17 11:34:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715942078879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942078879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942078879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715942079401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715942079401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_up4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_up4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_UPDown_4-ARCH_Counter_UPDown4 " "Found design unit 1: Counter_UPDown_4-ARCH_Counter_UPDown4" {  } { { "Counter_UP4.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter_UP4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_UPDown_4 " "Found entity 1: Counter_UPDown_4" {  } { { "Counter_UP4.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter_UP4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088787 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2bits-logicFunction " "Found design unit 1: reg2bits-logicFunction" {  } { { "Register2bits.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Register2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088789 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2bits " "Found entity 1: reg2bits" {  } { { "Register2bits.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Register2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-logicFunction " "Found design unit 1: reg-logicFunction" {  } { { "Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088791 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "penc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file penc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-Structural " "Found design unit 1: PriorityEncoder-Structural" {  } { { "PENC.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/PENC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088792 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PENC.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/PENC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX42-arq_MUX42 " "Found design unit 1: MUX42-arq_MUX42" {  } { { "Mux42.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Mux42.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088795 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX42 " "Found entity 1: MUX42" {  } { { "Mux42.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Mux42.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088795 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 MUX41.vhd " "Entity \"MUX41\" obtained from \"MUX41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "MUX41.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MUX41.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1715942088797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX41-arq_MUX41 " "Found design unit 1: MUX41-arq_MUX41" {  } { { "MUX41.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MUX41.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088797 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "MUX41.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MUX41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX21-arq_MUX21 " "Found design unit 1: MUX21-arq_MUX21" {  } { { "MUX21.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MUX21.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088799 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MUX21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader-arq_KeyboardReader " "Found design unit 1: KeyboardReader-arq_KeyboardReader" {  } { { "KeyboardReader.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/KeyboardReader.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088800 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader " "Found entity 1: KeyboardReader" {  } { { "KeyboardReader.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/KeyboardReader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KEYSCAN_tb-behavioral " "Found design unit 1: KEYSCAN_tb-behavioral" {  } { { "Key_Scan_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Scan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088803 ""} { "Info" "ISGN_ENTITY_NAME" "1 KEYSCAN_tb " "Found entity 1: KEYSCAN_tb" {  } { { "Key_Scan_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Scan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Scan-arq_Key_Scan " "Found design unit 1: Key_Scan-arq_Key_Scan" {  } { { "Key_Scan.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Scan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088806 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Scan " "Found entity 1: Key_Scan" {  } { { "Key_Scan.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Scan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecode_tb-behavioral " "Found design unit 1: KeyDecode_tb-behavioral" {  } { { "Key_Decode_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Decode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088808 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecode_tb " "Found entity 1: KeyDecode_tb" {  } { { "Key_Decode_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Decode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Decode-arq_Key_Decode " "Found design unit 1: Key_Decode-arq_Key_Decode" {  } { { "Key_Decode.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Decode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088810 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Decode " "Found entity 1: Key_Decode" {  } { { "Key_Decode.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Control-behavioral " "Found design unit 1: Key_Control-behavioral" {  } { { "Key_Control.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088812 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Control " "Found entity 1: Key_Control" {  } { { "Key_Control.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULLADDER-LOGICFULLADDER " "Found design unit 1: FULLADDER-LOGICFULLADDER" {  } { { "FULLADDER.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/FULLADDER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088814 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER " "Found entity 1: FULLADDER" {  } { { "FULLADDER.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/FULLADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-logicFunction " "Found design unit 1: FFD-logicFunction" {  } { { "FFD.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088815 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arq_Decoder " "Found design unit 1: Decoder-arq_Decoder" {  } { { "Decoder.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088817 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_up.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_up.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_UP-ARCH_Counter_UP " "Found design unit 1: Counter_UP-ARCH_Counter_UP" {  } { { "Counter_UP.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter_UP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_Up " "Found entity 1: Counter_Up" {  } { { "Counter_UP.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter_UP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-ARCH_Counter " "Found design unit 1: Counter-ARCH_Counter" {  } { { "Counter.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088821 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare-ARCH_Compare " "Found design unit 1: Compare-ARCH_Compare" {  } { { "Compare.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Compare.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare " "Found entity 1: Compare" {  } { { "Compare.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Compare.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDIV-bhv " "Found design unit 1: CLKDIV-bhv" {  } { { "clkDIV.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/clkDIV.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088825 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Found entity 1: CLKDIV" {  } { { "clkDIV.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/clkDIV.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaliacao_intercalar1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaliacao_intercalar1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaliacao_intercalar1-logicFunction " "Found design unit 1: avaliacao_intercalar1-logicFunction" {  } { { "Avaliacao_intercalar1.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Avaliacao_intercalar1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088827 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaliacao_intercalar1 " "Found entity 1: avaliacao_intercalar1" {  } { { "Avaliacao_intercalar1.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Avaliacao_intercalar1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-ARCH_ADDER " "Found design unit 1: ADDER-ARCH_ADDER" {  } { { "ADDER.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/ADDER.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088829 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/ADDER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Receiver-ARQ_Serial_Receiver " "Found design unit 1: Serial_Receiver-ARQ_Serial_Receiver" {  } { { "Serial_Receiver.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Receiver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088831 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Receiver " "Found entity 1: Serial_Receiver" {  } { { "Serial_Receiver.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parity_Check-ARQ_Parity_Check " "Found design unit 1: Parity_Check-ARQ_Parity_Check" {  } { { "Parity_Check.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Parity_Check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parity_Check " "Found entity 1: Parity_Check" {  } { { "Parity_Check.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Parity_Check.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register-ARQ_Shift_Register " "Found design unit 1: Shift_Register-ARQ_Shift_Register" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088835 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compare4-ARCH_Compare4 " "Found design unit 1: Compare4-ARCH_Compare4" {  } { { "Compare4.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Compare4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088837 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compare4 " "Found entity 1: Compare4" {  } { { "Compare4.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Compare4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-ARCH_Counter4 " "Found design unit 1: Counter4-ARCH_Counter4" {  } { { "Counter4.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter4.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088841 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Counter4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Control-behavioral " "Found design unit 1: Serial_Control-behavioral" {  } { { "Serial_Control.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Control.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Control " "Found entity 1: Serial_Control" {  } { { "Serial_Control.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Receiver_tb-behavioral " "Found design unit 1: Serial_Receiver_tb-behavioral" {  } { { "Serial_Receiver_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Receiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088845 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Receiver_tb " "Found entity 1: Serial_Receiver_tb" {  } { { "Serial_Receiver_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Receiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Dispatcher-behavioral " "Found design unit 1: LCD_Dispatcher-behavioral" {  } { { "LCD_Dispatcher.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/LCD_Dispatcher.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088847 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Dispatcher " "Found entity 1: LCD_Dispatcher" {  } { { "LCD_Dispatcher.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/LCD_Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_LCD_Controller-ARQ_Serial_LCD_Controller " "Found design unit 1: Serial_LCD_Controller-ARQ_Serial_LCD_Controller" {  } { { "Serial_LCD_Controller.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_LCD_Controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088849 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_LCD_Controller " "Found entity 1: Serial_LCD_Controller" {  } { { "Serial_LCD_Controller.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_LCD_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dispatcher_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dispatcher_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Dispatcher_tb-behavioral " "Found design unit 1: LCD_Dispatcher_tb-behavioral" {  } { { "LCD_Dispatcher_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/LCD_Dispatcher_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088851 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Dispatcher_tb " "Found entity 1: LCD_Dispatcher_tb" {  } { { "LCD_Dispatcher_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/LCD_Dispatcher_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avaliacao_intercalar1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file avaliacao_intercalar1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avaliacao_intercalar1_tb-behavioral " "Found design unit 1: avaliacao_intercalar1_tb-behavioral" {  } { { "Avaliacao_intercalar1_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Avaliacao_intercalar1_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088853 ""} { "Info" "ISGN_ENTITY_NAME" "1 avaliacao_intercalar1_tb " "Found entity 1: avaliacao_intercalar1_tb" {  } { { "Avaliacao_intercalar1_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Avaliacao_intercalar1_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088855 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl-behavioral " "Found design unit 1: RingBufferControl-behavioral" {  } { { "RingBufferControl.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBufferControl.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088857 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl " "Found entity 1: RingBufferControl" {  } { { "RingBufferControl.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBufferControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffercontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffercontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBufferControl_tb-behavioral " "Found design unit 1: RingBufferControl_tb-behavioral" {  } { { "RingBufferControl_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBufferControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088859 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBufferControl_tb " "Found entity 1: RingBufferControl_tb" {  } { { "RingBufferControl_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBufferControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaddresscontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryaddresscontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAddressControl-structural " "Found design unit 1: MemoryAddressControl-structural" {  } { { "MemoryAddressControl.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MemoryAddressControl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088861 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAddressControl " "Found entity 1: MemoryAddressControl" {  } { { "MemoryAddressControl.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MemoryAddressControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaddresscontrol_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoryaddresscontrol_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAddressControl_tb-behavioral " "Found design unit 1: MemoryAddressControl_tb-behavioral" {  } { { "MemoryAddressControl_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MemoryAddressControl_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088864 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAddressControl_tb " "Found entity 1: MemoryAddressControl_tb" {  } { { "MemoryAddressControl_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/MemoryAddressControl_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer-structural " "Found design unit 1: RingBuffer-structural" {  } { { "RingBuffer.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBuffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer " "Found entity 1: RingBuffer" {  } { { "RingBuffer.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBuffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ringbuffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RingBuffer_tb-behavioral " "Found design unit 1: RingBuffer_tb-behavioral" {  } { { "RingBuffer_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBuffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088868 ""} { "Info" "ISGN_ENTITY_NAME" "1 RingBuffer_tb " "Found entity 1: RingBuffer_tb" {  } { { "RingBuffer_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/RingBuffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Buffer-arq_Output_Buffer " "Found design unit 1: Output_Buffer-arq_Output_Buffer" {  } { { "Output_Buffer.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Output_Buffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Buffer " "Found entity 1: Output_Buffer" {  } { { "Output_Buffer.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Output_Buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buffer_Control-behavioral " "Found design unit 1: Buffer_Control-behavioral" {  } { { "Buffer_Control.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Buffer_Control.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buffer_Control " "Found entity 1: Buffer_Control" {  } { { "Buffer_Control.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Buffer_Control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardreader_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboardreader_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyboardReader_tb-behavioral " "Found design unit 1: KeyboardReader_tb-behavioral" {  } { { "KeyboardReader_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/KeyboardReader_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088874 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyboardReader_tb " "Found entity 1: KeyboardReader_tb" {  } { { "KeyboardReader_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/KeyboardReader_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_score_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_score_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Score_Controller-ARQ_Serial_Score_Controller " "Found design unit 1: Serial_Score_Controller-ARQ_Serial_Score_Controller" {  } { { "Serial_Score_Controller.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Score_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Score_Controller " "Found entity 1: Serial_Score_Controller" {  } { { "Serial_Score_Controller.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Score_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoredisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scoredisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scoreDisplay-structural " "Found design unit 1: scoreDisplay-structural" {  } { { "scoreDisplay.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/scoreDisplay.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088879 ""} { "Info" "ISGN_ENTITY_NAME" "1 scoreDisplay " "Found entity 1: scoreDisplay" {  } { { "scoreDisplay.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/scoreDisplay.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd_score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD_Score_Display-logicfunction " "Found design unit 1: FFD_Score_Display-logicfunction" {  } { { "FFD_Score_display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/FFD_Score_display.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088881 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD_Score_Display " "Found entity 1: FFD_Score_Display" {  } { { "FFD_Score_display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/FFD_Score_display.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register_7bits-ARQ_Shift_Register_7bits " "Found design unit 1: Shift_Register_7bits-ARQ_Shift_Register_7bits" {  } { { "Shift_Register_7bits.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088884 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_7bits " "Found entity 1: Shift_Register_7bits" {  } { { "Shift_Register_7bits.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Score_Dispatcher-behavioral " "Found design unit 1: Score_Dispatcher-behavioral" {  } { { "Score_Dispatcher.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Score_Dispatcher.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Score_Dispatcher " "Found entity 1: Score_Dispatcher" {  } { { "Score_Dispatcher.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Score_Dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_receiver_7bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_receiver_7bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_Receiver_7bits-ARQ_Serial_Receiver_7bits " "Found design unit 1: Serial_Receiver_7bits-ARQ_Serial_Receiver_7bits" {  } { { "Serial_Receiver_7bits.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Receiver_7bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088888 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_Receiver_7bits " "Found entity 1: Serial_Receiver_7bits" {  } { { "Serial_Receiver_7bits.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_Receiver_7bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_4bit_score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_4bit_score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_4bit_Score_Display-reg_4bit_arch " "Found design unit 1: reg_4bit_Score_Display-reg_4bit_arch" {  } { { "reg_4bit_Score_Display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/reg_4bit_Score_Display.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088891 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_4bit_Score_Display " "Found entity 1: reg_4bit_Score_Display" {  } { { "reg_4bit_Score_Display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/reg_4bit_Score_Display.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_3_8_score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_3_8_score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_3_8_Score_Display-structural " "Found design unit 1: dec_3_8_Score_Display-structural" {  } { { "dec_3_8_Score_Display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/dec_3_8_Score_Display.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088894 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_3_8_Score_Display " "Found entity 1: dec_3_8_Score_Display" {  } { { "dec_3_8_Score_Display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/dec_3_8_Score_Display.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2hex_score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2hex_score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2hex_Score_Display-structural " "Found design unit 1: dec2hex_Score_Display-structural" {  } { { "dec2hex_Score_Display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/dec2hex_Score_Display.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088895 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2hex_Score_Display " "Found entity 1: dec2hex_Score_Display" {  } { { "dec2hex_Score_Display.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/dec2hex_Score_Display.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_lcd_controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_lcd_controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Serial_LCD_Controller_tb-behavioral " "Found design unit 1: Serial_LCD_Controller_tb-behavioral" {  } { { "Serial_LCD_Controller_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_LCD_Controller_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial_LCD_Controller_tb " "Found entity 1: Serial_LCD_Controller_tb" {  } { { "Serial_LCD_Controller_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Serial_LCD_Controller_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Key_Control_tb-behavioral " "Found design unit 1: Key_Control_tb-behavioral" {  } { { "Key_Control_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Control_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088900 ""} { "Info" "ISGN_ENTITY_NAME" "1 Key_Control_tb " "Found entity 1: Key_Control_tb" {  } { { "Key_Control_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Key_Control_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register_tb-behavioral " "Found design unit 1: Shift_Register_tb-behavioral" {  } { { "Shift_Register_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088902 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register_tb " "Found entity 1: Shift_Register_tb" {  } { { "Shift_Register_tb.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715942088902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942088902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shift_Register " "Elaborating entity \"Shift_Register\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715942088955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:U0 " "Elaborating entity \"FFD\" for hierarchy \"FFD:U0\"" {  } { { "Shift_Register.vhd" "U0" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942088956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715942089612 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715942090236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715942090236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S_PL " "No output dependent on input pin \"S_PL\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|S_PL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "No output dependent on input pin \"D\[0\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "No output dependent on input pin \"D\[1\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "No output dependent on input pin \"D\[2\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "No output dependent on input pin \"D\[3\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[4\] " "No output dependent on input pin \"D\[4\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[5\] " "No output dependent on input pin \"D\[5\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[6\] " "No output dependent on input pin \"D\[6\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[7\] " "No output dependent on input pin \"D\[7\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[8\] " "No output dependent on input pin \"D\[8\]\"" {  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715942090274 "|Shift_Register|D[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715942090274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715942090275 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715942090275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715942090275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715942090275 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715942090305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:34:50 2024 " "Processing ended: Fri May 17 11:34:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715942090305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715942090305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715942090305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715942090305 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1715942091909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715942091917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:34:51 2024 " "Processing started: Fri May 17 11:34:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715942091917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1715942091917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1715942091917 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1715942092080 ""}
{ "Info" "0" "" "Project  = Avaliacao_intercalar1" {  } {  } 0 0 "Project  = Avaliacao_intercalar1" 0 0 "Fitter" 0 0 1715942092081 ""}
{ "Info" "0" "" "Revision = Avaliacao_intercalar1" {  } {  } 0 0 "Revision = Avaliacao_intercalar1" 0 0 "Fitter" 0 0 1715942092081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1715942092196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1715942092197 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Avaliacao_intercalar1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Avaliacao_intercalar1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715942092211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715942092263 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715942092263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715942092537 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1715942092547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715942092711 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1715942092713 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715942092713 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715942092714 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715942092715 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715942092715 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1715942092715 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715942092715 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 24 " "No exact pin location assignment(s) for 14 pins of 24 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1715942092969 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Avaliacao_intercalar1.sdc " "Synopsys Design Constraints File file not found: 'Avaliacao_intercalar1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715942093431 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715942093431 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715942093433 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1715942093433 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715942093433 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715942093444 ""}  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715942093444 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clr~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node clr~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1715942093445 ""}  } { { "Shift_Register.vhd" "" { Text "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/Shift_Register.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715942093445 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715942093953 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715942093953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715942093953 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715942093954 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715942093954 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1715942093954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1715942093954 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715942093954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715942093976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1715942093977 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715942093977 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 3 10 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 3 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1715942093980 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1715942093980 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715942093980 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 9 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1715942093982 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1715942093982 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715942093982 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Collumns\[0\] " "Node \"Collumns\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Collumns\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Collumns\[1\] " "Node \"Collumns\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Collumns\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Collumns\[2\] " "Node \"Collumns\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Collumns\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EN " "Node \"EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lines\[0\] " "Node \"Lines\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lines\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lines\[1\] " "Node \"Lines\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lines\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lines\[2\] " "Node \"Lines\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lines\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Lines\[3\] " "Node \"Lines\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Lines\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R " "Node \"R\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "R\[0\] " "Node \"R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1715942094005 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1715942094005 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715942094005 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1715942094009 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715942095819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715942095909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715942095953 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715942100374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715942100374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715942100943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1715942102376 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715942102376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1715942102654 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1715942102654 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1715942102654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715942102657 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1715942102910 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715942102922 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1715942102922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715942103228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715942103228 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1715942103228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715942103512 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715942104021 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1715942104300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/output_files/Avaliacao_intercalar1.fit.smsg " "Generated suppressed messages file C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/output_files/Avaliacao_intercalar1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715942104375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6210 " "Peak virtual memory: 6210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715942104845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:35:04 2024 " "Processing ended: Fri May 17 11:35:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715942104845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715942104845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715942104845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715942104845 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1715942106053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715942106061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:35:05 2024 " "Processing started: Fri May 17 11:35:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715942106061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1715942106061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1715942106061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1715942106544 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1715942108401 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1715942108531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715942109831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:35:09 2024 " "Processing ended: Fri May 17 11:35:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715942109831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715942109831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715942109831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1715942109831 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1715942110498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1715942111283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715942111291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:35:10 2024 " "Processing started: Fri May 17 11:35:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715942111291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1715942111291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Avaliacao_intercalar1 -c Avaliacao_intercalar1 " "Command: quartus_sta Avaliacao_intercalar1 -c Avaliacao_intercalar1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1715942111291 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1715942111453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1715942111679 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1715942111679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942111741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942111741 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Avaliacao_intercalar1.sdc " "Synopsys Design Constraints File file not found: 'Avaliacao_intercalar1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1715942112083 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112085 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1715942112085 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715942112085 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1715942112086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715942112086 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1715942112087 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1715942112102 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1715942112107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.228 " "Worst-case setup slack is 0.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 clk  " "    0.228               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 clk  " "    0.388               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715942112116 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715942112118 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715942112118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.998 clk  " "   -3.000             -13.998 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112122 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715942112136 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1715942112158 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1715942112158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1715942112526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715942112579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.292 " "Worst-case setup slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk  " "    0.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk  " "    0.358               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715942112597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715942112600 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715942112600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.998 clk  " "   -3.000             -13.998 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112602 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1715942112613 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1715942112743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.629 " "Worst-case setup slack is 0.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 clk  " "    0.629               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.172 " "Worst-case hold slack is 0.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715942112780 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1715942112784 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1715942112784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.306 clk  " "   -3.000             -12.306 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1715942112786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1715942112786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715942113868 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1715942113868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715942113923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:35:13 2024 " "Processing ended: Fri May 17 11:35:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715942113923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715942113923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715942113923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1715942113923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1715942115053 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715942115063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 11:35:14 2024 " "Processing started: Fri May 17 11:35:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715942115063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715942115063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Avaliacao_intercalar1 -c Avaliacao_intercalar1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715942115063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715942115739 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1715942115763 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Avaliacao_intercalar1.vo C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/simulation/modelsim/ simulation " "Generated file Avaliacao_intercalar1.vo in folder \"C:/uni/LEIC 2 ANO/2semestre/LIC/TUDO_Funciona_(1.0)\[1\]/TUDO Funciona (1.0)/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715942115854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715942115910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 11:35:15 2024 " "Processing ended: Fri May 17 11:35:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715942115910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715942115910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715942115910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715942115910 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 41 s " "Quartus Prime Full Compilation was successful. 0 errors, 41 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715942116561 ""}
