# Dedicated I/O Pins

PolarFire family of devices has a dedicated bank of I/Os that are used for JTAG,<br /> SPI, and other dedicated functions. These pins support 3.3V to 1.8V \(Nominal\) operation using<br /> the dedicated VDDI3 bank.

**Important:** If the JTAG bank is powered by 1.8V, then the I/Os would be compatible with LVCMOS18. Therefore, the specifications given alongside LVCMOS18 would apply.

Single-ended CMOS/TTL receiver input and output drivers are fixed in the device as listed in<br /> the following table.

|Dedicated I/O<br /> Signals[2](#GUID-7342FC9A-A474-4586-BD32-56B3E2C12BDB)|Direction|Hot<br /> Swap|Pull<br /> Mode|Clamp|Hysteresis|Drive<br /> Strength|
|----------------------------------------------------------------------------------------|---------|----------------------------|-----------------------------|-----|----------|----------------------------------|
|SCK|BIDI|Yes|OFF|OFF|ON|NA|
|SS|BIDI|Yes|OFF|OFF|ON|NA|
|SDO|OUT|Yes|OFF|OFF|OFF|8 mA|
|TDO|OUT|Yes|OFF|OFF|OFF|12 mA|
|TMS|IN|No|Pull-up|OFF|ON|NA|
|TDI|IN|No|Pull-up|OFF|ON|NA|
|TCK|IN|Yes|OFF|OFF|ON|NA|
|TRSTB|IN|No|Pull-up|OFF|ON|NA|
|DEVRST\_N|IN|No|Pull-up|OFF|ON|NA|
|RESERVED|IN|No|Pull-up|OFF|ON|NA|
|SDI|IN|Yes|OFF|OFF|ON|NA|
|IO\_CFG\_INTF|IN|Yes|OFF|OFF|ON|NA|
|SPI\_EN|IN|Yes|OFF|OFF|ON|NA|

**Note:**

1.  Dedicated I/O pins are fixed function GPIO using the fixed settings as listed in the preceding table. For more information, see the “DC Input and Output” specifications in [PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-FPGA-Datasheet-DS00003831.pdf), [PolarFire SoC FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf), [RT PolarFire FPGA Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/RT-PolarFire-FPGA-Datasheet-00004122A.pdf), or [RT PolarFire SoC Datasheet](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/DataSheets/PolarFire-SoC-Datasheet-DS00004248.pdf).
2.  These signals cannot be altered or programmed with Libero SoC.

The five dedicated inputs—TDI, TMS, TRSTB, DEVRSTB, and RESERVED—do not support hot swap. The SDI pin does not have an on-chip weak pull-up due to the following reasons:

-   There may be multiple SPI interfaces connected on the board yielding too many parallel weak pull ups.
-   If SPI is not used in the system, Microchip has defined how the pin must be connected using the PPAT file.

For more information, see [PolarFire FPGA and PolarFire SoC FPGA Programming User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/PolarFire_FPGA_and_PolarFire_SoC_FPGA_Programming_User_Guide_VB.pdf) or [RT PolarFire FPGA Programming User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/RT_PolarFire_FPGA_Programming_User_Guide_VB.pdf).

**Parent topic:**[I/O Implementation Considerations](GUID-984E4773-788B-43B2-8E99-D0C476AC29DD.md)

