
=== Running: Checking FPGA compatibility ===

=== Running: Checking dependencies ===

=== Running: Checking synthesize license ===

=== Running: Custom Functions Integration ===

=== Running: Top Entity Generation ===

=== Running: local_synth (control) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_'

INFO: [Project 1-313] Project file moved from 'Z:/Software_Local/dev1_Qt5/LastVersionx86/config/tool' since last save.

Scanning sources...

Finished scanning sources

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top control -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 250.273 ; gain = 69.004

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:40]

	Parameter reg_number bound to: 18 - type: integer 

INFO: [Synth 8-3491] module 'Reg_xN' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg_xN.vhd:36' bound to instance 'Reg_xN_0' of component 'Reg_xN' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:101]

INFO: [Synth 8-638] synthesizing module 'Reg_xN' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg_xN.vhd:53]
	Parameter reg_number bound to: 18 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Reg_xN' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg_xN.vhd:53]

	Parameter data_size bound to: 1 - type: integer 

INFO: [Synth 8-3491] module 'logic_AND' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/AND.vhd:4' bound to instance 'logic_AND_0' of component 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:133]
INFO: [Synth 8-638] synthesizing module 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/AND.vhd:14]
	Parameter data_size bound to: 1 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'logic_AND' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/AND.vhd:14]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_0' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slice' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_1' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:154]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_2' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:165]

	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_3' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Slice__parameterized3' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slice__parameterized3' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_4' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:187]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_5' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:198]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 

INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_6' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Slice__parameterized7' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slice__parameterized7' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_7' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:220]
	Parameter data_size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'logic_AND' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/AND.vhd:4' bound to instance 'logic_AND_1' of component 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:231]

INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/control/_/control.vhd:40]

---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.629 ; gain = 103.359

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.629 ; gain = 103.359
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.629 ; gain = 103.359
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 301.871 ; gain = 120.602
---------------------------------------------------------------------------------


Report RTL Partitions: 

+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_xN 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 19    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 438.637 ; gain = 257.367

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

WARNING: [Synth 8-3331] design control has unconnected port mem_address[9]

WARNING: [Synth 8-3331] design control has unconnected port mem_address[8]

WARNING: [Synth 8-3331] design control has unconnected port mem_address[7]
WARNING: [Synth 8-3331] design control has unconnected port mem_address[6]
WARNING: [Synth 8-3331] design control has unconnected port mem_address[5]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 439.914 ; gain = 258.645
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 439.914 ; gain = 258.645

Report RTL Partitions: 
+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------

Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 462.359 ; gain = 281.090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report
---------------------------------------------------------------------------------


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT3  |    32|
|3     |LUT5  |    32|
|4     |LUT6  |   147|
|5     |MUXF7 |    64|
|6     |FDRE  |   608|
+------+------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   885|
|2     |  Reg_xN_0 |Reg_xN |   885|
+------+-----------+-------+------+
---------------------------------------------------------------------------------

Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 462.359 ; gain = 265.703

Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.359 ; gain = 281.090

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


INFO: [Common 17-83] Releasing license: Synthesis

32 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 519.645 ; gain = 322.996

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 985.027 ; gain = 465.383

INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 17:15:40 2017...


=== Running: Top Entity Generation ===

=== Running: local_synth (substractorMod) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_'

INFO: [Project 1-313] Project file moved from 'Z:/Software_Local/dev1_Qt5/LastVersionx86/config/tool' since last save.

Scanning sources...

Finished scanning sources

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top substractorMod -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 250.289 ; gain = 69.082

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'substractorMod' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:24]

	Parameter bus_width bound to: 32 - type: integer 

INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg.vhd:32' bound to instance 'Reg_0' of component 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:79]

INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg.vhd:46]
	Parameter bus_width bound to: 32 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Reg' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg.vhd:46]

	Parameter bus_width bound to: 32 - type: integer 

INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Reg.vhd:32' bound to instance 'Reg_1' of component 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:92]
	Parameter input_length bound to: 16 - type: integer 

	Parameter output_length bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Sign_extension' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:4' bound to instance 'Sign_Extension_0' of component 'Sign_Extension' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:105]

INFO: [Synth 8-638] synthesizing module 'Sign_extension' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:14]
	Parameter input_length bound to: 16 - type: integer 
	Parameter output_length bound to: 32 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Sign_extension' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:14]
	Parameter input_length bound to: 16 - type: integer 
	Parameter output_length bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Sign_extension' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:4' bound to instance 'Sign_Extension_1' of component 'Sign_Extension' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:115]
	Parameter input_width bound to: 16 - type: integer 

	Parameter full_prec bound to: 0 - type: integer 
	Parameter latch_input bound to: 0 - type: bool 
	Parameter substract bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Adder' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Adder.vhd:33' bound to instance 'Adder_0' of component 'Adder' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:125]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Adder.vhd:51]
	Parameter input_width bound to: 16 - type: integer 
	Parameter full_prec bound to: 0 - type: integer 
	Parameter latch_input bound to: 0 - type: bool 
	Parameter substract bound to: 1 - type: bool 

INFO: [Synth 8-256] done synthesizing module 'Adder' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/_/SignadyneLibraryVHDL/Adder.vhd:51]

INFO: [Synth 8-256] done synthesizing module 'substractorMod' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/substractorMod/_/substractorMod.vhd:24]

---------------------------------------------------------------------------------

Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 284.516 ; gain = 103.309
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 284.516 ; gain = 103.309
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 284.516 ; gain = 103.309

---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 291.789 ; gain = 110.582

---------------------------------------------------------------------------------


Report RTL Partitions: 

+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------

Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 437.594 ; gain = 256.387

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 438.875 ; gain = 257.668
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 438.875 ; gain = 257.668

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.

WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[31] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[30] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[29] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[28] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[27] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[26] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[25] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[24] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[23] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[22] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[21] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[20] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[19] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[18] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[17] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[16] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[31] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[30] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[29] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[28] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[27] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[26] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[25] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[24] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[23] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[22] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[21] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[20] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[19] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[18] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[17] ) is unused and will be removed from module substractorMod.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[16] ) is unused and will be removed from module substractorMod.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.465 ; gain = 266.258
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.465 ; gain = 266.258

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.465 ; gain = 266.258
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 447.465 ; gain = 266.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report
---------------------------------------------------------------------------------


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |    16|
|4     |LUT3   |    15|
|5     |FDCE   |    48|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |

+------+----------+-------+------+
|1     |top       |       |    86|
|2     |  Adder_0 |Adder  |    32|
|3     |  Reg_0   |Reg    |    38|
|4     |  Reg_1   |Reg_0  |    16|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 457.238 ; gain = 260.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.238 ; gain = 276.031
INFO: [Project 1-571] Translating synthesized netlist

INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


INFO: [Common 17-83] Releasing license: Synthesis

24 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 516.766 ; gain = 320.031

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 963.352 ; gain = 446.586

INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 17:16:04 2017...


=== Running: local_synth (atan_phase_detector_x5) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/Downloads/S800Demo_Dig500AWG_FW12000/S800Demo_Dig500AWG_FW12000/FPGAflow/Vivado_projects/atan_phase_detector_x5'

Scanning sources...

Finished scanning sources

INFO: [IP_Flow 19-234] Refreshing IP repositories

INFO: [IP_Flow 19-1704] No user IP repositories specified

INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5'

[Fri Feb 10 17:16:10 2017] Launched synth_1...

Run output will be captured here: C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/runme.log

[Fri Feb 10 17:16:10 2017] Waiting for synth_1 to finish...



*** Running vivado

    with args -log atan_phase_detector_x5.vds -m64 -mode batch -messageDb vivado.pb -notrace -source atan_phase_detector_x5.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source atan_phase_detector_x5.tcl -notrace
Command: synth_design -top atan_phase_detector_x5 -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 250.391 ; gain = 68.313
---------------------------------------------------------------------------------

WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:178]
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tvalid is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:242]
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]
WARNING: [Synth 8-614] signal 'data_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
WARNING: [Synth 8-614] signal 'DataIn_sdi_dataStreamFCx5_S_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'I_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:203]
INFO: [Synth 8-638] synthesizing module 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'mult_32_16' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:5' bound to instance 'shift_dsp' of component 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:150]
INFO: [Synth 8-638] synthesizing module 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_Coeff' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:5' bound to instance 'coeff_dsp' of component 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:174]
INFO: [Synth 8-638] synthesizing module 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:15]
WARNING: [Synth 8-614] signal 'valid_shift' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'avg_filter_x5' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'Q_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:214]
INFO: [Synth 8-3491] module 'cordic_translate' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:5' bound to instance 'cordic_trans' of component 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:239]
INFO: [Synth 8-638] synthesizing module 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-1620-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:16]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_valid_reg' and it is trimmed from '3' to '2' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'atan_phase_detector_x5' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]
WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 283.645 ; gain = 101.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+

|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 283.645 ; gain = 101.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2

INFO: [Project 1-570] Preparing netlist for logic optimization


Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints


INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 596.758 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 2     
	   6 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module atan_phase_detector_x5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
Module avg_filter_x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 596.758 ; gain = 414.680

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.

WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 596.758 ; gain = 414.680

---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 596.758 ; gain = 414.680

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------

Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 596.758 ; gain = 414.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 435.320

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 435.320
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 435.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 435.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 435.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 435.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------


Static Shift Register:
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|atan_phase_detector_x5 | I_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | I_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |cordic_translate |         1|
|2     |DSP_ref          |        10|
|3     |mult_32_16       |         2|
|4     |DSP_Coeff        |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |DSP_Coeff_bbox        |     1|
|2     |DSP_Coeff_bbox__1     |     1|
|3     |DSP_ref_bbox          |     1|
|4     |DSP_ref_bbox_0        |     1|
|5     |DSP_ref_bbox_1        |     1|
|6     |DSP_ref_bbox_2        |     1|
|7     |DSP_ref_bbox_3        |     1|
|8     |DSP_ref_bbox_4        |     1|
|9     |DSP_ref_bbox_5        |     1|
|10    |DSP_ref_bbox_6        |     1|
|11    |DSP_ref_bbox_7        |     1|
|12    |DSP_ref_bbox_8        |     1|
|13    |cordic_translate_bbox |     1|
|14    |mult_32_16_bbox       |     1|
|15    |mult_32_16_bbox__1    |     1|
|16    |BUFG                  |     1|
|17    |CARRY4                |    76|
|18    |LUT1                  |    76|
|19    |LUT2                  |    66|
|20    |LUT3                  |   235|
|21    |LUT4                  |    18|
|22    |LUT5                  |   192|
|23    |LUT6                  |   149|
|24    |SRL16E                |     4|
|25    |FDRE                  |   249|
|26    |LD                    |    36|
|27    |IBUF                  |   290|
|28    |OBUF                  |    35|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |  1974|
|2     |  I_filter |avg_filter_x5   |   472|
|3     |  Q_filter |avg_filter_x5_0 |   473|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 617.398 ; gain = 435.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 617.398 ; gain = 99.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 617.398 ; gain = 435.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 617.398 ; gain = 413.922
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 617.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 17:16:39 2017...
[Fri Feb 10 17:16:41 2017] synth_1 finished

wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 230.809 ; gain = 2.258
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top atan_phase_detector_x5 -part xc7k160tffg676-2

Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 273.273 ; gain = 91.488

---------------------------------------------------------------------------------

WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:178]

WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tvalid is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:242]

WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]
WARNING: [Synth 8-614] signal 'data_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
WARNING: [Synth 8-614] signal 'DataIn_sdi_dataStreamFCx5_S_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'I_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:203]
INFO: [Synth 8-638] synthesizing module 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]

INFO: [Synth 8-3491] module 'mult_32_16' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:5' bound to instance 'shift_dsp' of component 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:150]
INFO: [Synth 8-638] synthesizing module 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_Coeff' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:5' bound to instance 'coeff_dsp' of component 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:174]
INFO: [Synth 8-638] synthesizing module 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:15]
WARNING: [Synth 8-614] signal 'valid_shift' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]

WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'avg_filter_x5' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'Q_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:214]
INFO: [Synth 8-3491] module 'cordic_translate' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:5' bound to instance 'cordic_trans' of component 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:239]
INFO: [Synth 8-638] synthesizing module 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/.Xil/Vivado-172-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:16]

WARNING: [Synth 8-3936] Found unconnected internal register 'data_valid_reg' and it is trimmed from '3' to '2' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:164]

INFO: [Synth 8-256] done synthesizing module 'atan_phase_detector_x5' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]

WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst

---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 306.543 ; gain = 124.758
---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 306.543 ; gain = 124.758
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

INFO: [Project 1-570] Preparing netlist for logic optimization


Processing XDC Constraints

Initializing timing engine

Completed Processing XDC Constraints


INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 619.406 ; gain = 0.000

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 619.406 ; gain = 437.621

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]

WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]

WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:193]

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 2     
	   6 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module atan_phase_detector_x5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
Module avg_filter_x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 619.406 ; gain = 437.621

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]

WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]

WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst

---------------------------------------------------------------------------------

Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 619.406 ; gain = 437.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.

---------------------------------------------------------------------------------

Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------

Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 619.406 ; gain = 437.621

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 619.406 ; gain = 437.621
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:56 . Memory (MB): peak = 619.406 ; gain = 437.621

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391

---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting

---------------------------------------------------------------------------------

Static Shift Register:
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 

+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|atan_phase_detector_x5 | I_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | I_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |cordic_translate |         1|
|2     |DSP_ref          |        10|
|3     |mult_32_16       |         2|
|4     |DSP_Coeff        |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |DSP_Coeff_bbox        |     1|
|2     |DSP_Coeff_bbox__1     |     1|
|3     |DSP_ref_bbox          |     1|
|4     |DSP_ref_bbox_0        |     1|
|5     |DSP_ref_bbox_1        |     1|
|6     |DSP_ref_bbox_2        |     1|
|7     |DSP_ref_bbox_3        |     1|
|8     |DSP_ref_bbox_4        |     1|
|9     |DSP_ref_bbox_5        |     1|
|10    |DSP_ref_bbox_6        |     1|
|11    |DSP_ref_bbox_7        |     1|
|12    |DSP_ref_bbox_8        |     1|
|13    |cordic_translate_bbox |     1|
|14    |mult_32_16_bbox       |     1|
|15    |mult_32_16_bbox__1    |     1|
|16    |CARRY4                |    76|
|17    |LUT1                  |    76|
|18    |LUT2                  |    66|
|19    |LUT3                  |   235|
|20    |LUT4                  |    18|
|21    |LUT5                  |   192|
|22    |LUT6                  |   149|
|23    |SRL16E                |     4|
|24    |FDRE                  |   249|
|25    |LD                    |    36|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |  1648|
|2     |  I_filter |avg_filter_x5   |   472|
|3     |  Q_filter |avg_filter_x5_0 |   473|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 641.176 ; gain = 97.504

Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 641.176 ; gain = 459.391

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp' for cell 'I_filter/coeff_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp' for cell 'Q_filter/coeff_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[0].sin_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[0].cos_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[1].sin_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[1].cos_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[2].sin_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[2].cos_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[3].sin_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[3].cos_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[4].sin_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[4].cos_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp' for cell 'I_filter/shift_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp' for cell 'Q_filter/shift_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/cordic_translate_synth_1/cordic_translate.dcp' for cell 'cordic_trans'

INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds

INFO: [Project 1-479] Netlist was created with Vivado 2015.2

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp'

INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp'

INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/cordic_translate_synth_1/cordic_translate.dcp'

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances


INFO: [Common 17-83] Releasing license: Synthesis

73 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 641.176 ; gain = 410.367

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1057.020 ; gain = 415.844

INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 17:17:23 2017...


=== Running: local_synth (lo) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/Downloads/S800Demo_Dig500AWG_FW12000/S800Demo_Dig500AWG_FW12000/FPGAflow/Vivado_projects/local_oscillator'

INFO: [Project 1-313] Project file moved from 'C:/Users/puertask/Documents/local_oscillator' since last save.

Scanning sources...

Finished scanning sources

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo'

[Fri Feb 10 17:17:27 2017] Launched synth_1...

Run output will be captured here: C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/synth_1/runme.log

[Fri Feb 10 17:17:27 2017] Waiting for synth_1 to finish...



*** Running vivado

    with args -log lo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source lo.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source lo.tcl -notrace
Command: synth_design -top lo -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 249.359 ; gain = 67.664
---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]
	Parameter delay bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'phaseGen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]
	Parameter ASIZE bound to: 24 - type: integer 
	Parameter BSIZE bound to: 24 - type: integer 
	Parameter DIV5 bound to: 52428 - type: integer 
	Parameter DIV5SIZE bound to: 16 - type: integer 
	Parameter ADIV5SIZE bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prngen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]
	Parameter PRNINIT bound to: 36'b000000000000000000000001111111111100 
INFO: [Synth 8-256] done synthesizing module 'prngen' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]
INFO: [Synth 8-638] synthesizing module 'bitreverse' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bitreverse' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]
INFO: [Synth 8-256] done synthesizing module 'phaseGen' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]
INFO: [Synth 8-638] synthesizing module 'loChan' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'loLookup' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.v:36]
INFO: [Synth 8-256] done synthesizing module 'loChan' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]
INFO: [Synth 8-256] done synthesizing module 'lo' (5#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 284.555 ; gain = 102.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 284.555 ; gain = 102.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 284.555 ; gain = 102.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 292.398 ; gain = 110.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prngen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
Module phaseGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module loChan 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 436.648 ; gain = 254.953
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'phaseGen/ain_d_reg[23:0]' into 'phaseGen/ain_d_reg[23:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:104]
INFO: [Synth 8-4471] merging register 'loChan1/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan1/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
DSP Report: Generating DSP loChan1/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/mReal_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal0 is absorbed into DSP loChan1/mReal_reg.

DSP Report: operator loChan1/mReal1 is absorbed into DSP loChan1/mReal_reg.
DSP Report: Generating DSP loChan1/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/mImag_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag0 is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag1 is absorbed into DSP loChan1/mImag_reg.
DSP Report: Generating DSP loChan2/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan2/mReal_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal0 is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal1 is absorbed into DSP loChan2/mReal_reg.
DSP Report: Generating DSP loChan2/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan2/mImag_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag0 is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag1 is absorbed into DSP loChan2/mImag_reg.
DSP Report: Generating DSP loChan3/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan3/mReal_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal0 is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal1 is absorbed into DSP loChan3/mReal_reg.
DSP Report: Generating DSP loChan3/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan3/mImag_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag0 is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag1 is absorbed into DSP loChan3/mImag_reg.
DSP Report: Generating DSP loChan4/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan4/mReal_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal0 is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal1 is absorbed into DSP loChan4/mReal_reg.
DSP Report: Generating DSP loChan4/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan4/mImag_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag0 is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag1 is absorbed into DSP loChan4/mImag_reg.
DSP Report: Generating DSP loChan5/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan5/mReal_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal0 is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal1 is absorbed into DSP loChan5/mReal_reg.
DSP Report: Generating DSP loChan5/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan5/mImag_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag0 is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag1 is absorbed into DSP loChan5/mImag_reg.
DSP Report: Generating DSP phaseGen/aDiv5_reg, operation Mode is: (A2*(B:0xcccc))'.
DSP Report: register phaseGen/ain_d_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: register phaseGen/aDiv5_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: operator phaseGen/aDiv50 is absorbed into DSP phaseGen/aDiv5_reg.
WARNING: [Synth 8-3331] design lo has unconnected port ain[31]
WARNING: [Synth 8-3331] design lo has unconnected port ain[30]
WARNING: [Synth 8-3331] design lo has unconnected port ain[29]
WARNING: [Synth 8-3331] design lo has unconnected port ain[28]
WARNING: [Synth 8-3331] design lo has unconnected port ain[27]
WARNING: [Synth 8-3331] design lo has unconnected port ain[26]
WARNING: [Synth 8-3331] design lo has unconnected port ain[25]
WARNING: [Synth 8-3331] design lo has unconnected port ain[24]
WARNING: [Synth 8-3331] design lo has unconnected port bin[31]
WARNING: [Synth 8-3331] design lo has unconnected port bin[30]
WARNING: [Synth 8-3331] design lo has unconnected port bin[29]
WARNING: [Synth 8-3331] design lo has unconnected port bin[28]
WARNING: [Synth 8-3331] design lo has unconnected port bin[27]
WARNING: [Synth 8-3331] design lo has unconnected port bin[26]
WARNING: [Synth 8-3331] design lo has unconnected port bin[25]
WARNING: [Synth 8-3331] design lo has unconnected port bin[24]
WARNING: [Synth 8-3331] design lo has unconnected port min[31]
WARNING: [Synth 8-3331] design lo has unconnected port min[30]
WARNING: [Synth 8-3331] design lo has unconnected port min[29]
WARNING: [Synth 8-3331] design lo has unconnected port min[28]
WARNING: [Synth 8-3331] design lo has unconnected port min[27]
WARNING: [Synth 8-3331] design lo has unconnected port min[26]
WARNING: [Synth 8-3331] design lo has unconnected port min[25]
WARNING: [Synth 8-3331] design lo has unconnected port min[24]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 437.871 ; gain = 256.176
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 437.871 ; gain = 256.176

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|phaseGen    | (A2*(B:0xcccc))'             | No           | 24     | 16     | 48     | 25     | 40     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[19] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[20] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[19] ) is unused and will be removed from module lo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 448.348 ; gain = 266.652

---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 448.348 ; gain = 266.652

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 448.348 ; gain = 266.652
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 448.348 ; gain = 266.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |loLookup      |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |loLookup_bbox    |     1|
|2     |loLookup_bbox__1 |     1|
|3     |loLookup_bbox__2 |     1|
|4     |loLookup_bbox__3 |     1|
|5     |loLookup_bbox__4 |     1|
|6     |BUFG             |     1|
|7     |CARRY4           |    61|
|8     |DSP48E1          |    11|
|9     |LUT1             |    15|
|10    |LUT2             |   195|
|11    |LUT3             |    36|
|12    |LUT4             |   104|
|13    |LUT5             |     4|
|14    |FDRE             |   489|
|15    |FDSE             |    11|
|16    |IBUF             |    76|
|17    |OBUF             |   160|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  1328|
|2     |  loChan1  |loChan   |    68|
|3     |  loChan2  |loChan_0 |    67|
|4     |  loChan3  |loChan_1 |    67|
|5     |  loChan4  |loChan_2 |    67|
|6     |  loChan5  |loChan_3 |    67|
|7     |  phaseGen |phaseGen |   755|
|8     |    prngen |prngen   |   152|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 459.469 ; gain = 262.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 459.469 ; gain = 277.773
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20150528 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design loLookup.ngc ...
WARNING:NetListWriters:298 - No output is written to loLookup.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file loLookup.edif ...
ngc2edif: Total memory usage is 77056 kilobytes

Reading core file 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.ngc' for (cell view 'loLookup', library 'work')
Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_434e18d9.edif]
Finished Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_434e18d9.edif]
INFO: [Netlist 29-17] Analyzing 698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20150528
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 180 instances
  FDR => FDRE: 70 instances
  FDS => FDSE: 5 instances
  INV => LUT1: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 528.340 ; gain = 332.680
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 528.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 17:17:41 2017...

[Fri Feb 10 17:17:42 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 209.652 ; gain = 4.105

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top lo -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 253.418 ; gain = 71.797

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]

	Parameter delay bound to: 4 - type: integer 

INFO: [Synth 8-638] synthesizing module 'phaseGen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]
	Parameter ASIZE bound to: 24 - type: integer 
	Parameter BSIZE bound to: 24 - type: integer 
	Parameter DIV5 bound to: 52428 - type: integer 
	Parameter DIV5SIZE bound to: 16 - type: integer 
	Parameter ADIV5SIZE bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prngen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]
	Parameter PRNINIT bound to: 36'b000000000000000000000001111111111100 

INFO: [Synth 8-256] done synthesizing module 'prngen' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]

INFO: [Synth 8-638] synthesizing module 'bitreverse' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]
	Parameter size bound to: 32 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'bitreverse' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]

INFO: [Synth 8-256] done synthesizing module 'phaseGen' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]

INFO: [Synth 8-638] synthesizing module 'loChan' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]

	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'loLookup' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.v:36]

INFO: [Synth 8-256] done synthesizing module 'loChan' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]

INFO: [Synth 8-256] done synthesizing module 'lo' (5#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]

---------------------------------------------------------------------------------

Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 287.648 ; gain = 106.027
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 287.648 ; gain = 106.027
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 287.648 ; gain = 106.027
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 295.898 ; gain = 114.277

---------------------------------------------------------------------------------


Report RTL Partitions: 

+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prngen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
Module phaseGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module loChan 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------

Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 441.840 ; gain = 260.219

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'phaseGen/ain_d_reg[23:0]' into 'phaseGen/ain_d_reg[23:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:104]

INFO: [Synth 8-4471] merging register 'loChan1/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]

INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan1/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]

DSP Report: Generating DSP loChan1/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.

DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/mReal_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal0 is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal1 is absorbed into DSP loChan1/mReal_reg.

DSP Report: Generating DSP loChan1/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/mImag_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag0 is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag1 is absorbed into DSP loChan1/mImag_reg.

DSP Report: Generating DSP loChan2/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan2/mReal_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal0 is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal1 is absorbed into DSP loChan2/mReal_reg.
DSP Report: Generating DSP loChan2/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan2/mImag_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag0 is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag1 is absorbed into DSP loChan2/mImag_reg.
DSP Report: Generating DSP loChan3/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan3/mReal_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal0 is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal1 is absorbed into DSP loChan3/mReal_reg.
DSP Report: Generating DSP loChan3/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan3/mImag_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag0 is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag1 is absorbed into DSP loChan3/mImag_reg.

DSP Report: Generating DSP loChan4/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan4/mReal_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal0 is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal1 is absorbed into DSP loChan4/mReal_reg.

DSP Report: Generating DSP loChan4/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan4/mImag_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag0 is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag1 is absorbed into DSP loChan4/mImag_reg.
DSP Report: Generating DSP loChan5/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan5/mReal_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal0 is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal1 is absorbed into DSP loChan5/mReal_reg.
DSP Report: Generating DSP loChan5/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan5/mImag_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag0 is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag1 is absorbed into DSP loChan5/mImag_reg.

DSP Report: Generating DSP phaseGen/aDiv5_reg, operation Mode is: (A2*(B:0xcccc))'.

DSP Report: register phaseGen/ain_d_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: register phaseGen/aDiv5_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: operator phaseGen/aDiv50 is absorbed into DSP phaseGen/aDiv5_reg.

WARNING: [Synth 8-3331] design lo has unconnected port ain[31]

WARNING: [Synth 8-3331] design lo has unconnected port ain[30]

WARNING: [Synth 8-3331] design lo has unconnected port ain[29]
WARNING: [Synth 8-3331] design lo has unconnected port ain[28]
WARNING: [Synth 8-3331] design lo has unconnected port ain[27]
WARNING: [Synth 8-3331] design lo has unconnected port ain[26]
WARNING: [Synth 8-3331] design lo has unconnected port ain[25]
WARNING: [Synth 8-3331] design lo has unconnected port ain[24]
WARNING: [Synth 8-3331] design lo has unconnected port bin[31]
WARNING: [Synth 8-3331] design lo has unconnected port bin[30]
WARNING: [Synth 8-3331] design lo has unconnected port bin[29]
WARNING: [Synth 8-3331] design lo has unconnected port bin[28]
WARNING: [Synth 8-3331] design lo has unconnected port bin[27]
WARNING: [Synth 8-3331] design lo has unconnected port bin[26]
WARNING: [Synth 8-3331] design lo has unconnected port bin[25]
WARNING: [Synth 8-3331] design lo has unconnected port bin[24]
WARNING: [Synth 8-3331] design lo has unconnected port min[31]
WARNING: [Synth 8-3331] design lo has unconnected port min[30]
WARNING: [Synth 8-3331] design lo has unconnected port min[29]
WARNING: [Synth 8-3331] design lo has unconnected port min[28]
WARNING: [Synth 8-3331] design lo has unconnected port min[27]

WARNING: [Synth 8-3331] design lo has unconnected port min[26]
WARNING: [Synth 8-3331] design lo has unconnected port min[25]
WARNING: [Synth 8-3331] design lo has unconnected port min[24]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 443.055 ; gain = 261.434
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 443.055 ; gain = 261.434

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|phaseGen    | (A2*(B:0xcccc))'             | No           | 24     | 16     | 48     | 25     | 40     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[19] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[20] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[19] ) is unused and will be removed from module lo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 454.645 ; gain = 273.023
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 454.645 ; gain = 273.023

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 454.645 ; gain = 273.023
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 454.645 ; gain = 273.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |

+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report
---------------------------------------------------------------------------------


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |loLookup      |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |loLookup_bbox    |     1|
|2     |loLookup_bbox__1 |     1|
|3     |loLookup_bbox__2 |     1|
|4     |loLookup_bbox__3 |     1|
|5     |loLookup_bbox__4 |     1|
|6     |CARRY4           |    61|
|7     |DSP48E1          |    11|
|8     |LUT1             |    15|
|9     |LUT2             |   195|
|10    |LUT3             |    36|
|11    |LUT4             |   104|
|12    |LUT5             |     4|
|13    |FDRE             |   489|
|14    |FDSE             |    11|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  1091|
|2     |  loChan1  |loChan   |    68|
|3     |  loChan2  |loChan_0 |    67|
|4     |  loChan3  |loChan_1 |    67|
|5     |  loChan4  |loChan_2 |    67|
|6     |  loChan5  |loChan_3 |    67|
|7     |  phaseGen |phaseGen |   755|
|8     |    prngen |prngen   |   152|

+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 464.828 ; gain = 255.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 464.828 ; gain = 283.207
INFO: [Project 1-571] Translating synthesized netlist

Release 14.7 - ngc2edif P_INT.20150528 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design loLookup.ngc ...
WARNING:NetListWriters:298 - No output is written to loLookup.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file loLookup.edif ...
ngc2edif: Total memory usage is 77056 kilobytes


Reading core file 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_ModSub_2017-02-10T17_15_04.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.ngc' for (cell view 'loLookup', library 'work')

Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_434e18d9.edif]
Finished Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_434e18d9.edif]

INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20150528

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 180 instances
  FDR => FDRE: 70 instances
  FDS => FDSE: 5 instances
  INV => LUT1: 10 instances


INFO: [Common 17-83] Releasing license: Synthesis

49 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 532.348 ; gain = 322.695

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 982.465 ; gain = 450.117

INFO: [Common 17-206] Exiting Vivado at Fri Feb 10 17:18:05 2017...


=== Running: Top Entity Generation ===
