
# #########################################################################
# Copyright(C) 2008 by Xilinx, Inc. All rights reserved.               ##
# ##
# You may copy and modify these files for your own internal use solely ##
# with Xilinx programmable logic devices and  Xilinx EDK system or     ##
# create IP modules solely for Xilinx programmable logic devices and   ##
# Xilinx EDK system. No rights are granted to distribute any files     ##
# unless they are distributed in Xilinx programmable logic devices.    ##
# ##
# Source code is provided  as-is , with no obligation on the part of   ##
# Xilinx to provide support.                                           ##
# ##
# #########################################################################
# Target Board:  Xilinx Virtex 5 ML507 Evaluation Platform Rev A
# Family:    virtex5
# Device:    xc5vfx70t
# Package:   ff1136
# Speed Grade:  -2
# Processor: ppc440_0
# Processor clock frequency: 200.00 MHz
# Bus clock frequency: 100.00 MHz
# On Chip Memory :  64 KB
# Total Off Chip Memory : 256 MB
# #########################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_RS232_Uart_0_RX_pin = fpga_0_RS232_Uart_0_RX_pin, DIR = I
 PORT fpga_0_RS232_Uart_0_TX_pin = fpga_0_RS232_Uart_0_TX_pin, DIR = O
 PORT fpga_0_ddr2_sdram_DQ_pin = fpga_0_ddr2_sdram_DQ_pin, DIR = IO, VEC = [63:0]
 PORT fpga_0_ddr2_sdram_DQS_pin = fpga_0_ddr2_sdram_DQS_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_ddr2_sdram_DQS_N_pin = fpga_0_ddr2_sdram_DQS_N_pin, DIR = IO, VEC = [7:0]
 PORT fpga_0_ddr2_sdram_A_pin = fpga_0_ddr2_sdram_A_pin, DIR = O, VEC = [12:0]
 PORT fpga_0_ddr2_sdram_BA_pin = fpga_0_ddr2_sdram_BA_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_ddr2_sdram_RAS_N_pin = fpga_0_ddr2_sdram_RAS_N_pin, DIR = O
 PORT fpga_0_ddr2_sdram_CAS_N_pin = fpga_0_ddr2_sdram_CAS_N_pin, DIR = O
 PORT fpga_0_ddr2_sdram_WE_N_pin = fpga_0_ddr2_sdram_WE_N_pin, DIR = O
 PORT fpga_0_ddr2_sdram_CS_N_pin = fpga_0_ddr2_sdram_CS_N_pin, DIR = O
 PORT fpga_0_ddr2_sdram_ODT_pin = fpga_0_ddr2_sdram_ODT_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_ddr2_sdram_CKE_pin = fpga_0_ddr2_sdram_CKE_pin, DIR = O
 PORT fpga_0_ddr2_sdram_DM_pin = fpga_0_ddr2_sdram_DM_pin, DIR = O, VEC = [7:0]
 PORT fpga_0_ddr2_sdram_CK_pin = fpga_0_ddr2_sdram_CK_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_ddr2_sdram_CK_N_pin = fpga_0_ddr2_sdram_CK_N_pin, DIR = O, VEC = [1:0]
 PORT fpga_0_sys_clk_pin = sys_clk_pin, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_sys_rst_pin = sys_rst_pin, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT fpga_0_SysACE_MPA_pin = fpga_0_SysACE_MPA_pin, DIR = O, VEC = [6:0]
 PORT fpga_0_SysACE_CLK_pin = fpga_0_SysACE_CLK_pin, DIR = I
 PORT fpga_0_SysACE_MPIRQ_pin = fpga_0_SysACE_MPIRQ_pin, DIR = I
 PORT fpga_0_SysACE_CEN_pin = fpga_0_SysACE_CEN_pin, DIR = O
 PORT fpga_0_SysACE_OEN_pin = fpga_0_SysACE_OEN_pin, DIR = O
 PORT fpga_0_SysACE_WEN_pin = fpga_0_SysACE_WEN_pin, DIR = O
 PORT fpga_0_SysACE_MPD_pin = fpga_0_SysACE_MPD_pin, DIR = IO, VEC = [15:0]

# ##############################################################################
# Clock and Reset
# ##############################################################################

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_AUX_RESET_HIGH = 0
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus_0
 PORT Slowest_sync_clk = clk_100MHz_PLL0_ADJUST
 PORT Ext_Reset_In = sys_rst_pin
 PORT Aux_Reset_In = net_vcc
 PORT Dcm_locked = Dcm_all_locked
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 200000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT1_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 90
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT2_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT3_FREQ = 100000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_CLKOUT3_GROUP = PLL0_ADJUST
 PARAMETER C_CLKOUT4_FREQ = 25000000
 PARAMETER C_CLKOUT4_PHASE = 0
 PARAMETER C_CLKOUT4_BUF = TRUE
 PARAMETER C_CLKOUT4_GROUP = PLL0_ADJUST
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_DEVICE = 5vfx70t
 PARAMETER C_PACKAGE = ff1136
 PARAMETER C_SPEEDGRADE = -2
 PORT CLKIN = sys_clk_pin
 PORT CLKOUT0 = clk_200MHz_PLL0
 PORT CLKOUT1 = clk_200MHz_PLL0_ADJUST
 PORT CLKOUT2 = clk_200MHz90_PLL0_ADJUST
 PORT CLKOUT3 = clk_100MHz_PLL0_ADJUST
 PORT CLKOUT4 = clk_25MHz_PLL0_ADJUST
 PORT RST = net_gnd
 PORT LOCKED = Dcm_all_locked
END

# ##############################################################################
# PPC440 & Memory
# ##############################################################################

BEGIN ppc440_virtex5
 PARAMETER INSTANCE = ppc440_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_PPC440MC_ADDR_BASE = 0x00000000
 PARAMETER C_PPC440MC_ADDR_HIGH = 0x0fffffff
 PARAMETER C_PPC440MC_ROW_CONFLICT_MASK = 0x003FFE00
 PARAMETER C_PPC440MC_BANK_CONFLICT_MASK = 0x00C00000
 PARAMETER C_PPC440MC_CONTROL = 0xF810008F
 PARAMETER C_IDCR_BASEADDR = 0b0000000000
 PARAMETER C_IDCR_HIGHADDR = 0b0011111111
 PARAMETER C_SPLB0_RNG_MC_BASEADDR = 0x00000000
 PARAMETER C_SPLB0_RNG_MC_HIGHADDR = 0x0fffffff
 BUS_INTERFACE MPLB = plb_v46_0
 BUS_INTERFACE SPLB0 = plb_v46_0
 BUS_INTERFACE PPC440MC = ppc440_0_PPC440MC
 BUS_INTERFACE JTAGPPC = ppc440_0_jtagppc_bus
 BUS_INTERFACE RESETPPC = ppc_reset_bus_0
 PORT CPMC440CLK = clk_200MHz_PLL0
 PORT CPMINTERCONNECTCLK = clk_200MHz_PLL0
 PORT CPMINTERCONNECTCLKNTO1 = net_vcc
 PORT CPMMCCLK = clk_200MHz_PLL0_ADJUST
 PORT CPMPPCMPLBCLK = clk_100MHz_PLL0_ADJUST
 PORT CPMPPCS0PLBCLK = clk_100MHz_PLL0_ADJUST
 PORT EICC440CRITIRQ = net_gnd
 PORT EICC440EXTIRQ = xps_intc_0_irpt
END

BEGIN ppc440mc_ddr2
 PARAMETER INSTANCE = ddr2_sdram_0
 PARAMETER HW_VER = 3.00.c
 PARAMETER C_INCLUDE_ECC_SUPPORT = 0
 PARAMETER C_DDR_BURST_LENGTH = 4
 PARAMETER C_MIB_MC_CLOCK_RATIO = 1
 PARAMETER C_IDEL_HIGH_PERF = TRUE
 PARAMETER C_NUM_IDELAYCTRL = 3
 PARAMETER C_NUM_CLK_PAIRS = 2
 PARAMETER C_DDR2_ODT_SETTING = 1
 PARAMETER C_DDR_BAWIDTH = 2
 PARAMETER C_DDR_DWIDTH = 64
 PARAMETER C_DDR_CAWIDTH = 10
 PARAMETER C_NUM_RANKS_MEM = 1
 PARAMETER C_DDR2_ODT_WIDTH = 2
 PARAMETER C_DDR2_ADDT_LAT = 0
 PARAMETER C_REG_DIMM = 0
 PARAMETER C_DDR_RAWIDTH = 13
 PARAMETER C_DDR_CAS_LAT = 4
 PARAMETER C_DDR_TREFI = 3900
 PARAMETER C_DDR_TRAS = 40000
 PARAMETER C_DDR_TRCD = 15000
 PARAMETER C_DDR_TRFC = 105000
 PARAMETER C_DDR_TRP = 15000
 PARAMETER C_DDR_TRTP = 7500
 PARAMETER C_DDR_TWR = 15000
 PARAMETER C_DDR_TWTR = 7500
 PARAMETER C_MC_MIBCLK_PERIOD_PS = 5000
 PARAMETER C_MEM_BASEADDR = 0x00000000
 PARAMETER C_MEM_HIGHADDR = 0x0fffffff
 BUS_INTERFACE PPC440MC = ppc440_0_PPC440MC
 PORT DDR2_DQ = fpga_0_ddr2_sdram_DQ_pin
 PORT DDR2_DQS = fpga_0_ddr2_sdram_DQS_pin
 PORT DDR2_DQS_N = fpga_0_ddr2_sdram_DQS_N_pin
 PORT DDR2_A = fpga_0_ddr2_sdram_A_pin
 PORT DDR2_BA = fpga_0_ddr2_sdram_BA_pin
 PORT DDR2_RAS_N = fpga_0_ddr2_sdram_RAS_N_pin
 PORT DDR2_CAS_N = fpga_0_ddr2_sdram_CAS_N_pin
 PORT DDR2_WE_N = fpga_0_ddr2_sdram_WE_N_pin
 PORT DDR2_CS_N = fpga_0_ddr2_sdram_CS_N_pin
 PORT DDR2_ODT = fpga_0_ddr2_sdram_ODT_pin
 PORT DDR2_CKE = fpga_0_ddr2_sdram_CKE_pin
 PORT DDR2_DM = fpga_0_ddr2_sdram_DM_pin
 PORT DDR2_CK = fpga_0_ddr2_sdram_CK_pin
 PORT DDR2_CK_N = fpga_0_ddr2_sdram_CK_N_pin
 PORT mc_mibclk = clk_200MHz_PLL0_ADJUST
 PORT mi_mcclk90 = clk_200MHz90_PLL0_ADJUST
 PORT mi_mcclk_200 = clk_200MHz_PLL0_ADJUST
 PORT mi_mcclkdiv2 = clk_100MHz_PLL0_ADJUST
 PORT mi_mcreset = sys_bus_reset
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_0
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = ppc440_0_jtagppc_bus
END

# ##############################################################################
# PLB0: XPS_xxx modules
# ##############################################################################

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100MHz_PLL0_ADJUST
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180ffff
 BUS_INTERFACE SPLB = plb_v46_0
 PORT Intr = xps_uart_0_irpt & xps_icapi_0_irpt
 PORT Irq = xps_intc_0_irpt
END

BEGIN xps_uartlite
 PARAMETER INSTANCE = xps_uart_0
 PARAMETER C_BAUDRATE = 115200
 PARAMETER C_DATA_BITS = 8
 PARAMETER C_USE_PARITY = 0
 PARAMETER C_ODD_PARITY = 0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_SPLB_CLK_FREQ_HZ = 100000000
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = plb_v46_0
 PORT RX = fpga_0_RS232_Uart_0_RX_pin
 PORT TX = fpga_0_RS232_Uart_0_TX_pin
 PORT Interrupt = xps_uart_0_irpt
END

BEGIN xps_sysace
 PARAMETER INSTANCE = xps_sysace_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_MEM_WIDTH = 16
 PARAMETER C_BASEADDR = 0x83600000
 PARAMETER C_HIGHADDR = 0x8360ffff
 BUS_INTERFACE SPLB = plb_v46_0
 PORT SysACE_MPA = fpga_0_SysACE_MPA_pin
 PORT SysACE_CLK = fpga_0_SysACE_CLK_pin
 PORT SysACE_MPIRQ = fpga_0_SysACE_MPIRQ_pin
 PORT SysACE_CEN = fpga_0_SysACE_CEN_pin
 PORT SysACE_OEN = fpga_0_SysACE_OEN_pin
 PORT SysACE_WEN = fpga_0_SysACE_WEN_pin
 PORT SysACE_MPD = fpga_0_SysACE_MPD_pin
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_0
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER C_SPLB_SUPPORT_BURSTS = 1
 PARAMETER C_SPLB_P2P = 0
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xffffe000
 PARAMETER C_HIGHADDR = 0xffffffff
 BUS_INTERFACE SPLB = plb_v46_0
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_port
END

BEGIN bram_block
 PARAMETER INSTANCE = bram_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_port
END

BEGIN xps_icapi
 PARAMETER INSTANCE = xps_icapi_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_MEM_BASEADDR = 0x86800000
 PARAMETER C_MEM_HIGHADDR = 0x8680ffff
 PARAMETER C_RESIM = 1
 PARAMETER C_FAMILY = virtex5
 BUS_INTERFACE MPLB = plb_v46_0
 BUS_INTERFACE SPLB = plb_v46_0
 PORT ICAP_Clk = clk_100MHz_PLL0_ADJUST
 PORT IP2INTC_Irpt = xps_icapi_0_irpt
END

BEGIN xps_math
 PARAMETER INSTANCE = xps_math_0
 PARAMETER HW_VER = 1.01.a
 PARAMETER C_BASEADDR = 0xc9c00000
 PARAMETER C_HIGHADDR = 0xc9c0ffff
 BUS_INTERFACE SPLB = plb_v46_0
END
