{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "4. The system of claim 2, wherein the first high-side power switch and the at least one other high-side power switch are respectively configured to be voltage-controlled self-driven switches, and the first low-side power switch and the at least one other low-side power switch are respectively configured to be current-controlled self-driven switches.\n\nWhat is claimed is:\n\n5. The system of claim 4, wherein the SDGD subsystem further configured to comprise:\n\n1. A system that facilitates synchronous rectification of an input power signal, comprising:\n\na first high-side SDGD component, at least one other high- side SDGD component, a first low-side SDGD compo- nent, and at least one other low-side SDGD component, wherein the first high-side SDGD component is config- ured to comprise voltage-controlled gate-drive circuitry and is associated with the first high-side power switch, the at least one other high-side SDGD component is configured to comprise voltage-controlled gate-drive circuitry and is associated with the at least one ot! high-side power switch, the first low-side SDGD com- ponent is configured to comprise current-controlled gate-drive circuitry and is associated with the first low- side power switch, and the at least one other SDGD component is configured to comprise current-controlled gate-drive circuitry and is associated with the at least one other low-side switch.\n\nsubset of power switches configured to receive the input power signal and rectify the input power signal to gen- erate a rectified power signal as an output;", "type": "Document"}}