Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Galileo\Projects\ELEC60011-fpga\system_template_de1_soc_08\task1.qsys --block-symbol-file --output-directory=C:\Users\Galileo\Projects\ELEC60011-fpga\system_template_de1_soc_08\task1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading system_template_de1_soc_08/task1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 23.1]
Progress: Parameterizing module cpu
Progress: Adding inner_function_0 [inner_function 1.0]
Progress: Parameterizing module inner_function_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 23.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: task1.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: task1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: task1.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: task1.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Galileo\Projects\ELEC60011-fpga\system_template_de1_soc_08\task1.qsys --synthesis=VERILOG --output-directory=C:\Users\Galileo\Projects\ELEC60011-fpga\system_template_de1_soc_08\task1\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading system_template_de1_soc_08/task1.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 23.1]
Progress: Parameterizing module cpu
Progress: Adding inner_function_0 [inner_function 1.0]
Progress: Parameterizing module inner_function_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 23.1]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 23.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 23.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: task1.cpu: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: task1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: task1.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: task1.sysid: Time stamp will be automatically updated when this component is generated.
Info: task1: Generating task1 "task1" for QUARTUS_SYNTH
Warning: task1: "No matching role found for cpu_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: task1: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: task1: "No matching role found for cpu_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info: cpu: "task1" instantiated altera_nios2_gen2 "cpu"
Info: inner_function_0: "task1" instantiated inner_function "inner_function_0"
Info: jtag_uart: Starting RTL generation for module 'task1_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=task1_jtag_uart --dir=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0004_jtag_uart_gen//task1_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'task1_jtag_uart'
Info: jtag_uart: "task1" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'task1_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=task1_led_pio --dir=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0005_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0005_led_pio_gen//task1_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'task1_led_pio'
Info: led_pio: "task1" instantiated altera_avalon_pio "led_pio"
Info: onchip_mem: Starting RTL generation for module 'task1_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=task1_onchip_mem --dir=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0006_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0006_onchip_mem_gen//task1_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'task1_onchip_mem'
Info: onchip_mem: "task1" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'task1_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=task1_sys_clk_timer --dir=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0007_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0007_sys_clk_timer_gen//task1_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'task1_sys_clk_timer'
Info: sys_clk_timer: "task1" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "task1" instantiated altera_avalon_sysid_qsys "sysid"
Info: cpu_custom_instruction_master_translator: "task1" instantiated altera_customins_master_translator "cpu_custom_instruction_master_translator"
Info: cpu_custom_instruction_master_multi_xconnect: "task1" instantiated altera_customins_xconnect "cpu_custom_instruction_master_multi_xconnect"
Info: cpu_custom_instruction_master_multi_slave_translator0: "task1" instantiated altera_customins_slave_translator "cpu_custom_instruction_master_multi_slave_translator0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "task1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "task1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "task1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'task1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=task1_cpu_cpu --dir=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/Galileo/AppData/Local/Temp/alt0162_4970066358887912188.dir/0014_cpu_gen//task1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.03.15 18:17:47 (*) Starting Nios II generation
Info: cpu: # 2025.03.15 18:17:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.03.15 18:17:47 (*)   Creating all objects for CPU
Info: cpu: # 2025.03.15 18:17:47 (*)     Testbench
Info: cpu: # 2025.03.15 18:17:47 (*)     Instruction decoding
Info: cpu: # 2025.03.15 18:17:47 (*)       Instruction fields
Info: cpu: # 2025.03.15 18:17:47 (*)       Instruction decodes
Info: cpu: # 2025.03.15 18:17:47 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2025.03.15 18:17:47 (*)       Instruction controls
Info: cpu: # 2025.03.15 18:17:47 (*)     Pipeline frontend
Info: cpu: # 2025.03.15 18:17:47 (*)     Pipeline backend
Info: cpu: # 2025.03.15 18:17:48 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.03.15 18:17:48 (*)   Creating plain-text RTL
Info: cpu: # 2025.03.15 18:17:49 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'task1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file C:/Users/Galileo/Projects/ELEC60011-fpga/system_template_de1_soc_08/task1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Galileo/Projects/ELEC60011-fpga/system_template_de1_soc_08/task1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Galileo/Projects/ELEC60011-fpga/system_template_de1_soc_08/task1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Galileo/Projects/ELEC60011-fpga/system_template_de1_soc_08/task1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: task1: Done "task1" with 35 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
