
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Tue Aug 21 09:39:56 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/iiccomm3'
INFO: [HLS 200-10] Opening project '/home/iavendano/pynq-copter/pynqcopter/ip/iiccomm3/iiccomm3'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'iiccomm3.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'iiccomm3.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/iiccomm3/iiccomm3/iiccomm3'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[2]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/iiccomm3/iiccomm3/iiccomm3/csim/build'
make[2]: 'csim.exe' is up to date.
make[2]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/iiccomm3/iiccomm3/iiccomm3/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm3.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 109947 ; free virtual = 500991
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:22 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 109823 ; free virtual = 500866
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10000ull, 50000000ull>' into 'iiccomm3' (iiccomm3.cpp:113).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'iiccomm3' (iiccomm3.cpp:146).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'iiccomm3' (iiccomm3.cpp:132).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 360.137 ; gain = 13.574 ; free physical = 109757 ; free virtual = 500801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 360.137 ; gain = 13.574 ; free physical = 109732 ; free virtual = 500775
INFO: [XFORM 203-102] Automatically partitioning small array 'sensorData' (iiccomm3.cpp:68) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sensorData' (iiccomm3.cpp:68) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (iiccomm3.cpp:143:3) to (./iiccomm3.hpp:63:10) in function 'iiccomm3'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 109758 ; free virtual = 500801
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 109756 ; free virtual = 500800
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.67 seconds; current allocated memory: 76.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 77.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm3'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/empty_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/full_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/ctrl_reg_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/stat_reg_outValue1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/stat_reg_val2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm3/operation' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm3' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'empty_pirq_outValue', 'full_pirq_outValue', 'ctrl_reg_outValue', 'stat_reg_outValue1', 'stat_reg_val2', 'pressure_msb', 'pressure_lsb', 'pressure_xlsb' and 'operation' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'iiccomm3_mux_42_32_1_1' to 'iiccomm3_mux_42_3bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'iiccomm3_mux_42_3bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm3'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 79.581 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:00:27 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 109687 ; free virtual = 500731
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm3.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm3.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm3.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Aug 21 09:40:36 2018...
INFO: [HLS 200-112] Total elapsed time: 61.02 seconds; peak allocated memory: 79.581 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Aug 21 09:40:57 2018...
