# TCL File Generated by Component Editor 13.1
# Mon Oct 01 13:50:11 BRT 2018
# DO NOT MODIFY


# 
# LCD "LCD" v1.0
#  2018.10.01.13:50:11
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module LCD
# 
set_module_property DESCRIPTION ""
set_module_property NAME LCD
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME LCD
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL LCDmodule
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file lcd.v VERILOG PATH ../verilog/lcd.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point RS
# 
add_interface RS nios_custom_instruction end
set_interface_property RS clockCycle 0
set_interface_property RS operands 2
set_interface_property RS ENABLED true
set_interface_property RS EXPORT_OF ""
set_interface_property RS PORT_NAME_MAP ""
set_interface_property RS CMSIS_SVD_VARIABLES ""
set_interface_property RS SVD_ADDRESS_GROUP ""

add_interface_port RS LCD_RS result Output 1


# 
# connection point RW
# 
add_interface RW nios_custom_instruction end
set_interface_property RW clockCycle 0
set_interface_property RW operands 2
set_interface_property RW ENABLED true
set_interface_property RW EXPORT_OF ""
set_interface_property RW PORT_NAME_MAP ""
set_interface_property RW CMSIS_SVD_VARIABLES ""
set_interface_property RW SVD_ADDRESS_GROUP ""

add_interface_port RW LCD_RW result Output 1


# 
# connection point E
# 
add_interface E nios_custom_instruction end
set_interface_property E clockCycle 0
set_interface_property E operands 2
set_interface_property E ENABLED true
set_interface_property E EXPORT_OF ""
set_interface_property E PORT_NAME_MAP ""
set_interface_property E CMSIS_SVD_VARIABLES ""
set_interface_property E SVD_ADDRESS_GROUP ""

add_interface_port E LCD_E result Output 1


# 
# connection point DataBus
# 
add_interface DataBus nios_custom_instruction end
set_interface_property DataBus clockCycle 0
set_interface_property DataBus operands 2
set_interface_property DataBus ENABLED true
set_interface_property DataBus EXPORT_OF ""
set_interface_property DataBus PORT_NAME_MAP ""
set_interface_property DataBus CMSIS_SVD_VARIABLES ""
set_interface_property DataBus SVD_ADDRESS_GROUP ""

add_interface_port DataBus LCD_DataBus result Output 8


# 
# connection point RxD
# 
add_interface RxD nios_custom_instruction end
set_interface_property RxD clockCycle 0
set_interface_property RxD operands 2
set_interface_property RxD ENABLED true
set_interface_property RxD EXPORT_OF ""
set_interface_property RxD PORT_NAME_MAP ""
set_interface_property RxD CMSIS_SVD_VARIABLES ""
set_interface_property RxD SVD_ADDRESS_GROUP ""

add_interface_port RxD RxD dataa Input 1


# 
# connection point clk
# 
add_interface clk nios_custom_instruction end
set_interface_property clk clockCycle 0
set_interface_property clk operands 2
set_interface_property clk ENABLED true
set_interface_property clk EXPORT_OF ""
set_interface_property clk PORT_NAME_MAP ""
set_interface_property clk CMSIS_SVD_VARIABLES ""
set_interface_property clk SVD_ADDRESS_GROUP ""

add_interface_port clk clk clk Input 1

