

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Thu Oct  3 12:36:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.507 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   159914|   159914|  0.533 ms|  0.533 ms|  159914|  159914|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop1_loop2  |   159912|   159912|        14|          1|          1|  159900|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      206|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      437|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     5|      898|      686|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  461|  276|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v8_U   |node1_v8_RAM_AUTO_1R1W  |        1|  0|   0|    0|   410|   32|     1|        13120|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                        |        1|  0|   0|    0|   410|   32|     1|        13120|
    +-------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_138_p2                |         +|   0|  0|  25|          18|           1|
    |add_ln38_fu_150_p2                  |         +|   0|  0|  16|           9|           1|
    |add_ln39_fu_196_p2                  |         +|   0|  0|  16|           9|           1|
    |ap_block_state14_pp0_stage0_iter13  |       and|   0|  0|   2|           1|           1|
    |ap_condition_263                    |       and|   0|  0|   2|           1|           1|
    |cmp18_fu_184_p2                     |      icmp|   0|  0|  16|           9|           8|
    |cmp9_fu_178_p2                      |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln38_fu_132_p2                 |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln39_fu_156_p2                 |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln43_fu_190_p2                 |      icmp|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |select_ln38_1_fu_170_p3             |    select|   0|  0|   9|           1|           9|
    |select_ln38_fu_162_p3               |    select|   0|  0|   9|           1|           1|
    |v15_fu_238_p3                       |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 206|          98|          56|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_v10_load             |   9|          2|    9|         18|
    |ap_sig_allocacmp_v11_load             |   9|          2|    9|         18|
    |indvar_flatten_fu_60                  |   9|          2|   18|         36|
    |real_start                            |   9|          2|    1|          2|
    |v10_fu_56                             |   9|          2|    9|         18|
    |v11_fu_52                             |   9|          2|    9|         18|
    |v40_blk_n                             |   9|          2|    1|          2|
    |v41_blk_n                             |   9|          2|    1|          2|
    |v42_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 108|         24|   78|        156|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp18_reg_290                      |   1|   0|    1|          0|
    |cmp9_reg_285                       |   1|   0|    1|          0|
    |empty_fu_64                        |  32|   0|   32|          0|
    |icmp_ln43_reg_294                  |   1|   0|    1|          0|
    |indvar_flatten_fu_60               |  18|   0|   18|          0|
    |select_ln38_reg_280                |   9|   0|    9|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v10_fu_56                          |   9|   0|    9|          0|
    |v11_fu_52                          |   9|   0|    9|          0|
    |v12_reg_298                        |  32|   0|   32|          0|
    |v15_reg_314                        |  32|   0|   32|          0|
    |v16_reg_319                        |  32|   0|   32|          0|
    |v17_reg_324                        |  32|   0|   32|          0|
    |v8_addr_reg_303                    |   9|   0|    9|          0|
    |cmp18_reg_290                      |  64|  32|    1|          0|
    |cmp9_reg_285                       |  64|  32|    1|          0|
    |v8_addr_reg_303                    |  64|  32|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 437|  96|  256|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v41_dout            |   in|   32|     ap_fifo|           v41|       pointer|
|v41_num_data_valid  |   in|   19|     ap_fifo|           v41|       pointer|
|v41_fifo_cap        |   in|   19|     ap_fifo|           v41|       pointer|
|v41_empty_n         |   in|    1|     ap_fifo|           v41|       pointer|
|v41_read            |  out|    1|     ap_fifo|           v41|       pointer|
|v42_dout            |   in|   32|     ap_fifo|           v42|       pointer|
|v42_num_data_valid  |   in|   10|     ap_fifo|           v42|       pointer|
|v42_fifo_cap        |   in|   10|     ap_fifo|           v42|       pointer|
|v42_empty_n         |   in|    1|     ap_fifo|           v42|       pointer|
|v42_read            |  out|    1|     ap_fifo|           v42|       pointer|
|v40_din             |  out|   32|     ap_fifo|           v40|       pointer|
|v40_num_data_valid  |   in|   10|     ap_fifo|           v40|       pointer|
|v40_fifo_cap        |   in|   10|     ap_fifo|           v40|       pointer|
|v40_full_n          |   in|    1|     ap_fifo|           v40|       pointer|
|v40_write           |  out|    1|     ap_fifo|           v40|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

