<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>Toplevel</header>
  <project-settings>
    <fam>ProASIC3</fam>
    <die>A3P250</die>
    <package>100 VQFP</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>VHDL</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Users/rudol/Desktop/KTH_TEBSM/Master_Thesis/Code/SPIDER2-DataHub-EMUScience-FPGA/component/work/Toplevel</location>
    <state>GENERATED ( Wed Feb 21 17:02:02 2024 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Accelerometer\Accelerometer.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Communications\Communications.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Data_Saving\Data_Saving.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Gyro\Gyro.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Pressure_Sensor\Pressure_Sensor.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Science\Science.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Sensors\Sensors.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\tiime\tiime.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\component\work\Toplevel\Toplevel.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\ADC_RESET.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\ClockDivs.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\ClockDiv_DataRateTest.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\ClockDiv_I2C.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\DAC_SET.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Datarate_Test_Packets.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Data_Hub_Packets.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Data_Packer.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Double_Flopper.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Eject_Signal_Debounce.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\FM24CL64B_Interface.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\I2C_PassThrough.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Pressure_Signal_Debounce.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\SET_LP_GAIN.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\SWEEP_NEW.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\SWEEP_SPIDER2.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Timekeeper.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\Timing.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\UART.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\UARTLineReleaser.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\hdl\UART_Ext2uC_Switch.vhd</file>
    <file>C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\SPIDER2-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd</file>
  </fileset>
  <io>
    <port-name>ACS</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>L3WR</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>L4WR</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LED1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>RESET</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_CONSOLE_EN</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ACCE_SCL</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>L2WR</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>TOP_UART_RX</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>PRESSURE_SDA</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ARST</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_NOE</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[3]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[5]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>GYRO_SCL</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FFU_EJECTED</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>AA</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LA1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LDCLK</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_CLK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>L1WR</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>CLOCK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ACCE_SDA</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>SCIENCE_TX</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>EMU_RX</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ACST</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[6]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FRAM_SCL</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LDSDI</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[0]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ACLK</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>TOP_UART_TX</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_PWR_EN</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_RESET</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[1]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LA0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_I2C4_SDA</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[7]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FPGA_BUF_INT</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LED2</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>ABSY</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_I2C4_SCL</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[2]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>LDCS</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_NE1</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FRAM_SDA</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>PRESSURE_SCL</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_UART_TX</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>CU_SYNC</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>GYRO_SDA</port-name>
    <direction>INOUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>UC_UART_RX</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>AB</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <io>
    <port-name>FMC_DA[4]</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVCMOS33</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>AND2</core-exttype>
    <core-name>AND2_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>CLKINT</core-exttype>
    <core-name>CLKINT_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>CLKINT</core-exttype>
    <core-name>CLKINT_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>CLKINT</core-exttype>
    <core-name>CLKINT_2</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>ClockDivs</core-exttype>
    <core-location>hdl\ClockDivs.vhd</core-location>
    <core-name>ClockDivs_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/rudol/Desktop/KTH_TEBSM/Master_Thesis/Code/SPIDER2-DataHub-EMUScience-FPGA/component/work/Communications</core-location>
    <core-name>Communications_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>Data_Hub_Packets</core-exttype>
    <core-location>hdl\Data_Hub_Packets.vhd</core-location>
    <core-name>Data_Hub_Packets_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/rudol/Desktop/KTH_TEBSM/Master_Thesis/Code/SPIDER2-DataHub-EMUScience-FPGA/component/work/Data_Saving</core-location>
    <core-name>Data_Saving_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>Eject_Signal_Debounce</core-exttype>
    <core-location>hdl\Eject_Signal_Debounce.vhd</core-location>
    <core-name>Eject_Signal_Debounce_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>General_Controller</core-exttype>
    <core-location>hdl\General_Controller.vhd</core-location>
    <core-name>General_Controller_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>GS_Readout</core-exttype>
    <core-location>hdl\GS_Readout.vhd</core-location>
    <core-name>GS_Readout_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>I2C_PassThrough</core-exttype>
    <core-location>hdl\I2C_PassThrough.vhd</core-location>
    <core-name>I2C_PassThrough_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>Pressure_Signal_Debounce</core-exttype>
    <core-location>hdl\Pressure_Signal_Debounce.vhd</core-location>
    <core-name>Pressure_Signal_Debounce_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/rudol/Desktop/KTH_TEBSM/Master_Thesis/Code/SPIDER2-DataHub-EMUScience-FPGA/component/work/Science</core-location>
    <core-name>Science_0</core-name>
  </core>
  <core type="ComponentModule">
    <core-type>ComponentModule</core-type>
    <core-exttype>SmartDesign</core-exttype>
    <core-location>C:/Users/rudol/Desktop/KTH_TEBSM/Master_Thesis/Code/SPIDER2-DataHub-EMUScience-FPGA/component/work/Sensors</core-location>
    <core-name>Sensors_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>Timekeeper</core-exttype>
    <core-location>hdl\Timekeeper.vhd</core-location>
    <core-name>Timekeeper_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>Timing</core-exttype>
    <core-location>hdl\Timing.vhd</core-location>
    <core-name>Timing_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for Toplevel</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
