

================================================================
== Vivado HLS Report for 'vta'
================================================================
* Date:           Mon Apr 23 11:54:40 2018

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        vta
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|      6.38|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+-----+--------+----------+-----------+-----------+------------+----------+
        |                                      |    Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        |               Loop Name              | min |   max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +--------------------------------------+-----+--------+----------+-----------+-----------+------------+----------+
        |- INSN_LOOP                           |    ?|       ?|         ?|          -|          -|           ?|    no    |
        | + memcpy..uops                       |    0|   16384|         3|          1|          1|  0 ~ 16383 |    yes   |
        | + memcpy.inp_mem.V.addr.1.inputs.V   |    0|   16384|         3|          1|          1|  0 ~ 16383 |    yes   |
        | + memcpy.wgt_mem.V.addr.1.weights.V  |    0|  262129|         3|          1|          1| 0 ~ 262128 |    yes   |
        | + memcpy.acc_mem.V.addr.2.biases.V   |    0|   16384|         3|          1|          1|  0 ~ 16383 |    yes   |
        | + memcpy.outputs.V.acc_mem.V.addr.1  |    0|   16385|         4|          1|          1|  0 ~ 16383 |    yes   |
        | + READ_GEMM_UOP                      |    ?|       ?|        12|          1|          1|           ?|    yes   |
        +--------------------------------------+-----+--------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 75
* Pipeline: 6
  Pipeline-0: II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-1: II = 1, D = 3, States = { 28 29 30 }
  Pipeline-2: II = 1, D = 3, States = { 39 40 41 }
  Pipeline-3: II = 1, D = 3, States = { 49 50 51 }
  Pipeline-4: II = 1, D = 3, States = { 59 60 61 }
  Pipeline-5: II = 1, D = 12, States = { 63 64 65 66 67 68 69 70 71 72 73 74 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!exitcond1 & !tmp_13)
	62  / (!exitcond1 & tmp_13)
10 --> 
	11  / (!tmp_s)
	52  / (tmp_s & tmp_4)
	42  / (tmp_s & !tmp_4 & tmp_15)
	32  / (tmp_s & !tmp_4 & !tmp_15 & tmp_18)
	21  / (tmp_s & !tmp_4 & !tmp_15 & !tmp_18 & tmp_34)
	31  / (tmp_s & !tmp_4 & !tmp_15 & !tmp_18 & !tmp_34)
11 --> 
	12  / true
12 --> 
	16  / (exitcond)
	13  / (!exitcond)
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	12  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	31  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	31  / (exitcond5)
	29  / (!exitcond5)
29 --> 
	30  / true
30 --> 
	28  / true
31 --> 
	9  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	31  / (exitcond4)
	40  / (!exitcond4)
40 --> 
	41  / true
41 --> 
	39  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	31  / (exitcond3)
	50  / (!exitcond3)
50 --> 
	51  / true
51 --> 
	49  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	31  / (exitcond2)
	60  / (!exitcond2)
60 --> 
	61  / true
61 --> 
	59  / true
62 --> 
	75  / (!tmp_1)
	63  / (tmp_1)
63 --> 
	75  / (!tmp_12)
	64  / (tmp_12)
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	63  / true
75 --> 
	31  / true
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: outputs_V_read (12)  [1/1] 1.00ns
arrayctor.loop4.preheader:0  %outputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %outputs_V)

ST_1: biases_V_read (13)  [1/1] 1.00ns
arrayctor.loop4.preheader:1  %biases_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %biases_V)

ST_1: weights_V_read (14)  [1/1] 1.00ns
arrayctor.loop4.preheader:2  %weights_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_V)

ST_1: inputs_V_read (15)  [1/1] 1.00ns
arrayctor.loop4.preheader:3  %inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)

ST_1: uops_read (16)  [1/1] 1.00ns
arrayctor.loop4.preheader:4  %uops_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %uops)

ST_1: insns_read (17)  [1/1] 1.00ns
arrayctor.loop4.preheader:5  %insns_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %insns)

ST_1: insn_count_read (18)  [1/1] 1.00ns
arrayctor.loop4.preheader:6  %insn_count_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %insn_count)

ST_1: tmp (19)  [1/1] 0.00ns
arrayctor.loop4.preheader:7  %tmp = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %outputs_V_read, i32 6, i32 31)

ST_1: tmp_2 (21)  [1/1] 0.00ns
arrayctor.loop4.preheader:9  %tmp_2 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %biases_V_read, i32 6, i32 31)

ST_1: tmp_3 (23)  [1/1] 0.00ns
arrayctor.loop4.preheader:11  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %weights_V_read, i32 4, i32 31)

ST_1: tmp_5 (25)  [1/1] 0.00ns
arrayctor.loop4.preheader:13  %tmp_5 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %inputs_V_read, i32 4, i32 31)

ST_1: tmp_7 (27)  [1/1] 0.00ns
arrayctor.loop4.preheader:15  %tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %uops_read, i32 2, i32 31)

ST_1: insns1 (29)  [1/1] 0.00ns
arrayctor.loop4.preheader:17  %insns1 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %insns_read, i32 3, i32 31)

ST_1: uop_mem (38)  [1/1] 0.00ns  loc: ../../src/vta.cc:29
arrayctor.loop4.preheader:26  %uop_mem = alloca [4096 x i32], align 16

ST_1: inp_mem_0_V (39)  [1/1] 0.00ns  loc: ../../src/vta.cc:30
arrayctor.loop4.preheader:27  %inp_mem_0_V = alloca [2048 x i128], align 8

ST_1: wgt_mem_0_V (40)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:28  %wgt_mem_0_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_1_V (41)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:29  %wgt_mem_1_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_2_V (42)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:30  %wgt_mem_2_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_3_V (43)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:31  %wgt_mem_3_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_4_V (44)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:32  %wgt_mem_4_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_5_V (45)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:33  %wgt_mem_5_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_6_V (46)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:34  %wgt_mem_6_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_7_V (47)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:35  %wgt_mem_7_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_8_V (48)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:36  %wgt_mem_8_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_9_V (49)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:37  %wgt_mem_9_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_10_V (50)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:38  %wgt_mem_10_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_11_V (51)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:39  %wgt_mem_11_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_12_V (52)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:40  %wgt_mem_12_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_13_V (53)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:41  %wgt_mem_13_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_14_V (54)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:42  %wgt_mem_14_V = alloca [1024 x i128], align 8

ST_1: wgt_mem_15_V (55)  [1/1] 0.00ns  loc: ../../src/vta.cc:31
arrayctor.loop4.preheader:43  %wgt_mem_15_V = alloca [1024 x i128], align 8

ST_1: acc_mem_0_V (56)  [1/1] 0.00ns  loc: ../../src/vta.cc:32
arrayctor.loop4.preheader:44  %acc_mem_0_V = alloca [2048 x i512], align 8


 <State 2>: 6.12ns
ST_2: tmp_9 (30)  [1/1] 0.00ns
arrayctor.loop4.preheader:18  %tmp_9 = zext i29 %insns1 to i64

ST_2: ins_port_addr (31)  [1/1] 0.00ns
arrayctor.loop4.preheader:19  %ins_port_addr = getelementptr i64* %ins_port, i64 %tmp_9

ST_2: ins_port_addr_rd_req (69)  [7/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)


 <State 3>: 6.12ns
ST_3: ins_port_addr_rd_req (69)  [6/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)


 <State 4>: 6.12ns
ST_4: ins_port_addr_rd_req (69)  [5/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)


 <State 5>: 6.12ns
ST_5: ins_port_addr_rd_req (69)  [4/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)


 <State 6>: 6.12ns
ST_6: ins_port_addr_rd_req (69)  [3/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)


 <State 7>: 6.12ns
ST_7: ins_port_addr_rd_req (69)  [2/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)


 <State 8>: 6.12ns
ST_8: tmp_2_cast (20)  [1/1] 0.00ns
arrayctor.loop4.preheader:8  %tmp_2_cast = zext i26 %tmp to i33

ST_8: tmp_3_cast (22)  [1/1] 0.00ns
arrayctor.loop4.preheader:10  %tmp_3_cast = zext i26 %tmp_2 to i33

ST_8: tmp_5_cast (24)  [1/1] 0.00ns
arrayctor.loop4.preheader:12  %tmp_5_cast = zext i28 %tmp_3 to i37

ST_8: tmp_7_cast (26)  [1/1] 0.00ns
arrayctor.loop4.preheader:14  %tmp_7_cast = zext i28 %tmp_5 to i33

ST_8: tmp_9_cast (28)  [1/1] 0.00ns
arrayctor.loop4.preheader:16  %tmp_9_cast = zext i30 %tmp_7 to i33

ST_8: StgValue_121 (32)  [1/1] 0.00ns
arrayctor.loop4.preheader:20  call void (...)* @_ssdm_op_SpecBitsMap(i512* %wide_port), !map !105

ST_8: StgValue_122 (33)  [1/1] 0.00ns
arrayctor.loop4.preheader:21  call void (...)* @_ssdm_op_SpecBitsMap(i128* %narrow_port), !map !110

ST_8: StgValue_123 (34)  [1/1] 0.00ns
arrayctor.loop4.preheader:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %uop_port), !map !115

ST_8: StgValue_124 (35)  [1/1] 0.00ns
arrayctor.loop4.preheader:23  call void (...)* @_ssdm_op_SpecBitsMap(i64* %ins_port), !map !119

ST_8: StgValue_125 (36)  [1/1] 0.00ns
arrayctor.loop4.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i32 %insn_count), !map !123

ST_8: StgValue_126 (37)  [1/1] 0.00ns
arrayctor.loop4.preheader:25  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @vta_str) nounwind

ST_8: StgValue_127 (57)  [1/1] 0.00ns  loc: ../../src/vta.cc:19
arrayctor.loop4.preheader:45  call void (...)* @_ssdm_op_SpecInterface(i32 %insn_count, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_128 (58)  [1/1] 0.00ns  loc: ../../src/vta.cc:20
arrayctor.loop4.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i64* %ins_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_129 (59)  [1/1] 0.00ns  loc: ../../src/vta.cc:20
arrayctor.loop4.preheader:47  call void (...)* @_ssdm_op_SpecInterface(i32 %insns, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_130 (60)  [1/1] 0.00ns  loc: ../../src/vta.cc:21
arrayctor.loop4.preheader:48  call void (...)* @_ssdm_op_SpecInterface(i32* %uop_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_131 (61)  [1/1] 0.00ns  loc: ../../src/vta.cc:21
arrayctor.loop4.preheader:49  call void (...)* @_ssdm_op_SpecInterface(i32 %uops, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_132 (62)  [1/1] 0.00ns  loc: ../../src/vta.cc:22
arrayctor.loop4.preheader:50  call void (...)* @_ssdm_op_SpecInterface(i128* %narrow_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_133 (63)  [1/1] 0.00ns  loc: ../../src/vta.cc:22
arrayctor.loop4.preheader:51  call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_134 (64)  [1/1] 0.00ns  loc: ../../src/vta.cc:23
arrayctor.loop4.preheader:52  call void (...)* @_ssdm_op_SpecInterface(i32 %weights_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_135 (65)  [1/1] 0.00ns  loc: ../../src/vta.cc:24
arrayctor.loop4.preheader:53  call void (...)* @_ssdm_op_SpecInterface(i512* %wide_port, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [10 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_136 (66)  [1/1] 0.00ns  loc: ../../src/vta.cc:24
arrayctor.loop4.preheader:54  call void (...)* @_ssdm_op_SpecInterface(i32 %biases_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_137 (67)  [1/1] 0.00ns  loc: ../../src/vta.cc:25
arrayctor.loop4.preheader:55  call void (...)* @_ssdm_op_SpecInterface(i32 %outputs_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: StgValue_138 (68)  [1/1] 0.00ns  loc: ../../src/vta.cc:26
arrayctor.loop4.preheader:56  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_8: ins_port_addr_rd_req (69)  [1/7] 6.12ns  loc: ../../src/vta.cc:41
arrayctor.loop4.preheader:57  %ins_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %ins_port_addr, i32 %insn_count_read)

ST_8: StgValue_140 (70)  [1/1] 1.77ns  loc: ../../src/vta.cc:38
arrayctor.loop4.preheader:58  br label %0


 <State 9>: 6.12ns
ST_9: pc (72)  [1/1] 0.00ns
:0  %pc = phi i32 [ 0, %arrayctor.loop4.preheader ], [ %pc_1, %16 ]

ST_9: exitcond1 (73)  [1/1] 3.26ns  loc: ../../src/vta.cc:38
:1  %exitcond1 = icmp eq i32 %pc, %insn_count_read

ST_9: pc_1 (74)  [1/1] 3.44ns  loc: ../../src/vta.cc:38
:2  %pc_1 = add nsw i32 %pc, 1

ST_9: StgValue_144 (75)  [1/1] 0.00ns  loc: ../../src/vta.cc:38
:3  br i1 %exitcond1, label %17, label %1

ST_9: StgValue_145 (77)  [1/1] 0.00ns  loc: ../../src/vta.cc:38
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

ST_9: tmp_6 (78)  [1/1] 0.00ns  loc: ../../src/vta.cc:38
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)

ST_9: insn (79)  [1/1] 6.12ns  loc: ../../src/vta.cc:41
:2  %insn = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %ins_port_addr)

ST_9: opcode_V (80)  [1/1] 0.00ns  loc: ../../src/vta.cc:43
:3  %opcode_V = trunc i64 %insn to i2

ST_9: tmp_13 (81)  [1/1] 0.00ns  loc: ../../src/vta.cc:45
:4  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %insn, i32 1)

ST_9: StgValue_150 (82)  [1/1] 0.00ns  loc: ../../src/vta.cc:45
:5  br i1 %tmp_13, label %12, label %2

ST_9: StgValue_151 (1915)  [1/1] 0.00ns  loc: ../../src/vta.cc:115
:0  ret void


 <State 10>: 6.21ns
ST_10: memory_type_V (84)  [1/1] 0.00ns  loc: ../../src/vta.cc:47
:0  %memory_type_V = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %insn, i32 2, i32 3)

ST_10: sram_base_V (85)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:1  %sram_base_V = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %insn, i32 4, i32 17)

ST_10: dram_base_V (86)  [1/1] 0.00ns  loc: ../../src/vta.cc:49
:2  %dram_base_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %insn, i32 18, i32 49)

ST_10: size_V (87)  [1/1] 0.00ns  loc: ../../src/vta.cc:50
:3  %size_V = call i14 @_ssdm_op_PartSelect.i14.i64.i32.i32(i64 %insn, i32 50, i32 63)

ST_10: tmp_s (88)  [1/1] 2.07ns  loc: ../../src/vta.cc:51
:4  %tmp_s = icmp eq i2 %opcode_V, 0

ST_10: StgValue_157 (89)  [1/1] 0.00ns  loc: ../../src/vta.cc:51
:5  br i1 %tmp_s, label %3, label %11

ST_10: lhs_V_5_cast (91)  [1/1] 0.00ns  loc: ../../src/vta.cc:72
:0  %lhs_V_5_cast = zext i32 %dram_base_V to i33

ST_10: outputs_V12_sum (92)  [1/1] 3.44ns  loc: ../../src/vta.cc:72
:1  %outputs_V12_sum = add i33 %lhs_V_5_cast, %tmp_2_cast

ST_10: tmp_4 (121)  [1/1] 2.07ns  loc: ../../src/vta.cc:53
:0  %tmp_4 = icmp eq i2 %memory_type_V, 0

ST_10: StgValue_161 (122)  [1/1] 0.00ns  loc: ../../src/vta.cc:53
:1  br i1 %tmp_4, label %4, label %5

ST_10: tmp_15 (124)  [1/1] 2.07ns  loc: ../../src/vta.cc:57
:0  %tmp_15 = icmp eq i2 %memory_type_V, -2

ST_10: StgValue_163 (125)  [1/1] 0.00ns  loc: ../../src/vta.cc:57
:1  br i1 %tmp_15, label %6, label %7

ST_10: tmp_18 (127)  [1/1] 2.07ns  loc: ../../src/vta.cc:61
:0  %tmp_18 = icmp eq i2 %memory_type_V, 1

ST_10: StgValue_165 (128)  [1/1] 0.00ns  loc: ../../src/vta.cc:61
:1  br i1 %tmp_18, label %8, label %9

ST_10: tmp_34 (130)  [1/1] 2.07ns  loc: ../../src/vta.cc:65
:0  %tmp_34 = icmp eq i2 %memory_type_V, -1

ST_10: StgValue_167 (131)  [1/1] 0.00ns  loc: ../../src/vta.cc:65
:1  br i1 %tmp_34, label %10, label %._crit_edge

ST_10: lhs_V_4_cast (133)  [1/1] 0.00ns  loc: ../../src/vta.cc:67
:0  %lhs_V_4_cast = zext i32 %dram_base_V to i33

ST_10: biases_V10_sum (134)  [1/1] 3.44ns  loc: ../../src/vta.cc:67
:1  %biases_V10_sum = add i33 %lhs_V_4_cast, %tmp_3_cast

ST_10: r_V (164)  [1/1] 0.00ns  loc: ../../src/vta.cc:63
:0  %r_V = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %dram_base_V, i4 0)

ST_10: r_V_2_cast_cast (165)  [1/1] 0.00ns  loc: ../../src/vta.cc:63
:1  %r_V_2_cast_cast = zext i36 %r_V to i37

ST_10: weights_V8_sum (166)  [1/1] 3.60ns  loc: ../../src/vta.cc:63
:2  %weights_V8_sum = add i37 %r_V_2_cast_cast, %tmp_5_cast

ST_10: lhs_V_cast (264)  [1/1] 0.00ns  loc: ../../src/vta.cc:59
:0  %lhs_V_cast = zext i32 %dram_base_V to i33

ST_10: inputs_V6_sum (265)  [1/1] 3.44ns  loc: ../../src/vta.cc:59
:1  %inputs_V6_sum = add i33 %lhs_V_cast, %tmp_7_cast

ST_10: tmp_13_cast (295)  [1/1] 0.00ns  loc: ../../src/vta.cc:55
:0  %tmp_13_cast = zext i32 %dram_base_V to i33

ST_10: uops4_sum (296)  [1/1] 3.44ns  loc: ../../src/vta.cc:55
:1  %uops4_sum = add i33 %tmp_13_cast, %tmp_9_cast

ST_10: uops4_sum_cast (297)  [1/1] 0.00ns  loc: ../../src/vta.cc:55
:2  %uops4_sum_cast = zext i33 %uops4_sum to i64

ST_10: uop_port_addr (298)  [1/1] 0.00ns  loc: ../../src/vta.cc:55
:3  %uop_port_addr = getelementptr inbounds i32* %uop_port, i64 %uops4_sum_cast


 <State 11>: 6.12ns
ST_11: outputs_V12_sum_cast (93)  [1/1] 0.00ns  loc: ../../src/vta.cc:72
:2  %outputs_V12_sum_cast = zext i33 %outputs_V12_sum to i64

ST_11: wide_port_addr (94)  [1/1] 0.00ns  loc: ../../src/vta.cc:72
:3  %wide_port_addr = getelementptr i512* %wide_port, i64 %outputs_V12_sum_cast

ST_11: tmp_8 (95)  [1/1] 0.00ns  loc: ../../src/vta.cc:74
:4  %tmp_8 = zext i14 %size_V to i32

ST_11: tmp_6_i_cast (96)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:5  %tmp_6_i_cast = zext i14 %sram_base_V to i15

ST_11: wide_port_addr_wr_re (97)  [1/1] 6.12ns  loc: ../../src/vta.cc:74
:6  %wide_port_addr_wr_re = call i1 @_ssdm_op_WriteReq.m_axi.i512P(i512* %wide_port_addr, i32 %tmp_8)

ST_11: StgValue_184 (98)  [1/1] 1.77ns
:7  br label %burst.wr.header


 <State 12>: 5.08ns
ST_12: indvar1 (100)  [1/1] 0.00ns
burst.wr.header:0  %indvar1 = phi i14 [ 0, %11 ], [ %indvar_next1, %burst.wr.body ]

ST_12: exitcond (101)  [1/1] 3.01ns  loc: ../../src/vta.cc:50
burst.wr.header:1  %exitcond = icmp eq i14 %indvar1, %size_V

ST_12: indvar_next1 (102)  [1/1] 2.92ns
burst.wr.header:2  %indvar_next1 = add i14 %indvar1, 1

ST_12: StgValue_188 (103)  [1/1] 0.00ns  loc: ../../src/vta.cc:50
burst.wr.header:3  br i1 %exitcond, label %memcpy.tail.loopexit, label %burst.wr.body

ST_12: indvar1_cast (105)  [1/1] 0.00ns
burst.wr.body:0  %indvar1_cast = zext i14 %indvar1 to i15

ST_12: tmp_19 (110)  [1/1] 2.92ns  loc: ../../src/vta.cc:48
burst.wr.body:5  %tmp_19 = add i15 %indvar1_cast, %tmp_6_i_cast


 <State 13>: 3.25ns
ST_13: tmp_20 (111)  [1/1] 0.00ns  loc: ../../src/vta.cc:74
burst.wr.body:6  %tmp_20 = zext i15 %tmp_19 to i64

ST_13: acc_mem_0_V_addr (112)  [1/1] 0.00ns  loc: ../../src/vta.cc:74
burst.wr.body:7  %acc_mem_0_V_addr = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_20

ST_13: acc_mem_0_V_load (113)  [2/2] 3.25ns  loc: ../../src/vta.cc:74
burst.wr.body:8  %acc_mem_0_V_load = load i512* %acc_mem_0_V_addr, align 8


 <State 14>: 3.25ns
ST_14: acc_mem_0_V_load (113)  [1/2] 3.25ns  loc: ../../src/vta.cc:74
burst.wr.body:8  %acc_mem_0_V_load = load i512* %acc_mem_0_V_addr, align 8


 <State 15>: 6.12ns
ST_15: empty_16 (106)  [1/1] 0.00ns
burst.wr.body:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

ST_15: burstwrite_rbegin (107)  [1/1] 0.00ns
burst.wr.body:2  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region)

ST_15: StgValue_197 (108)  [1/1] 0.00ns
burst.wr.body:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)

ST_15: StgValue_198 (109)  [1/1] 0.00ns
burst.wr.body:4  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_outputs_OC)

ST_15: StgValue_199 (114)  [1/1] 6.12ns  loc: ../../src/vta.cc:74
burst.wr.body:9  call void @_ssdm_op_Write.m_axi.i512P(i512* %wide_port_addr, i512 %acc_mem_0_V_load, i64 -1)

ST_15: burstwrite_rend (115)  [1/1] 0.00ns
burst.wr.body:10  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin)

ST_15: StgValue_201 (116)  [1/1] 0.00ns
burst.wr.body:11  br label %burst.wr.header


 <State 16>: 6.12ns
ST_16: wide_port_addr_wr_re_1 (118)  [5/5] 6.12ns  loc: ../../src/vta.cc:74
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)


 <State 17>: 6.12ns
ST_17: wide_port_addr_wr_re_1 (118)  [4/5] 6.12ns  loc: ../../src/vta.cc:74
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)


 <State 18>: 6.12ns
ST_18: wide_port_addr_wr_re_1 (118)  [3/5] 6.12ns  loc: ../../src/vta.cc:74
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)


 <State 19>: 6.12ns
ST_19: wide_port_addr_wr_re_1 (118)  [2/5] 6.12ns  loc: ../../src/vta.cc:74
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)


 <State 20>: 6.12ns
ST_20: wide_port_addr_wr_re_1 (118)  [1/5] 6.12ns  loc: ../../src/vta.cc:74
memcpy.tail.loopexit:0  %wide_port_addr_wr_re_1 = call i1 @_ssdm_op_WriteResp.m_axi.i512P(i512* %wide_port_addr)

ST_20: StgValue_207 (119)  [1/1] 0.00ns
memcpy.tail.loopexit:1  br label %memcpy.tail


 <State 21>: 6.12ns
ST_21: biases_V10_sum_cast (135)  [1/1] 0.00ns  loc: ../../src/vta.cc:67
:2  %biases_V10_sum_cast = zext i33 %biases_V10_sum to i64

ST_21: wide_port_addr_1 (136)  [1/1] 0.00ns  loc: ../../src/vta.cc:67
:3  %wide_port_addr_1 = getelementptr i512* %wide_port, i64 %biases_V10_sum_cast

ST_21: tmp_38 (137)  [1/1] 0.00ns  loc: ../../src/vta.cc:68
:4  %tmp_38 = zext i14 %size_V to i32

ST_21: wide_port_addr_2_rd_s (139)  [7/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)


 <State 22>: 6.12ns
ST_22: wide_port_addr_2_rd_s (139)  [6/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)


 <State 23>: 6.12ns
ST_23: wide_port_addr_2_rd_s (139)  [5/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)


 <State 24>: 6.12ns
ST_24: wide_port_addr_2_rd_s (139)  [4/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)


 <State 25>: 6.12ns
ST_25: wide_port_addr_2_rd_s (139)  [3/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)


 <State 26>: 6.12ns
ST_26: wide_port_addr_2_rd_s (139)  [2/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)


 <State 27>: 6.12ns
ST_27: tmp_42_i_cast (138)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:5  %tmp_42_i_cast = zext i14 %sram_base_V to i15

ST_27: wide_port_addr_2_rd_s (139)  [1/7] 6.12ns  loc: ../../src/vta.cc:68
:6  %wide_port_addr_2_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %wide_port_addr_1, i32 %tmp_38)

ST_27: StgValue_219 (140)  [1/1] 1.77ns
:7  br label %burst.rd.header31


 <State 28>: 5.08ns
ST_28: indvar4 (142)  [1/1] 0.00ns
burst.rd.header31:0  %indvar4 = phi i14 [ 0, %10 ], [ %indvar_next4, %burst.rd.body32 ]

ST_28: exitcond5 (143)  [1/1] 3.01ns  loc: ../../src/vta.cc:50
burst.rd.header31:1  %exitcond5 = icmp eq i14 %indvar4, %size_V

ST_28: indvar_next4 (144)  [1/1] 2.92ns
burst.rd.header31:2  %indvar_next4 = add i14 %indvar4, 1

ST_28: StgValue_223 (145)  [1/1] 0.00ns  loc: ../../src/vta.cc:50
burst.rd.header31:3  br i1 %exitcond5, label %._crit_edge.loopexit, label %burst.rd.body32

ST_28: indvar4_cast (147)  [1/1] 0.00ns
burst.rd.body32:0  %indvar4_cast = zext i14 %indvar4 to i15

ST_28: tmp_42 (153)  [1/1] 2.92ns  loc: ../../src/vta.cc:48
burst.rd.body32:6  %tmp_42 = add i15 %indvar4_cast, %tmp_42_i_cast


 <State 29>: 6.12ns
ST_29: wide_port_addr_1_rea (152)  [1/1] 6.12ns  loc: ../../src/vta.cc:68
burst.rd.body32:5  %wide_port_addr_1_rea = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %wide_port_addr_1)


 <State 30>: 3.25ns
ST_30: empty_15 (148)  [1/1] 0.00ns
burst.rd.body32:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

ST_30: burstread_rbegin3 (149)  [1/1] 0.00ns
burst.rd.body32:2  %burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_30: StgValue_229 (150)  [1/1] 0.00ns
burst.rd.body32:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)

ST_30: StgValue_230 (151)  [1/1] 0.00ns
burst.rd.body32:4  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_acc_mem_OC)

ST_30: tmp_43 (154)  [1/1] 0.00ns  loc: ../../src/vta.cc:68
burst.rd.body32:7  %tmp_43 = zext i15 %tmp_42 to i64

ST_30: acc_mem_0_V_addr_3 (155)  [1/1] 0.00ns  loc: ../../src/vta.cc:68
burst.rd.body32:8  %acc_mem_0_V_addr_3 = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_43

ST_30: StgValue_233 (156)  [1/1] 3.25ns  loc: ../../src/vta.cc:68
burst.rd.body32:9  store i512 %wide_port_addr_1_rea, i512* %acc_mem_0_V_addr_3, align 8

ST_30: burstread_rend41 (157)  [1/1] 0.00ns
burst.rd.body32:10  %burstread_rend41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3)

ST_30: StgValue_235 (158)  [1/1] 0.00ns
burst.rd.body32:11  br label %burst.rd.header31


 <State 31>: 0.00ns
ST_31: StgValue_236 (160)  [1/1] 0.00ns
._crit_edge.loopexit:0  br label %._crit_edge

ST_31: StgValue_237 (162)  [1/1] 0.00ns
._crit_edge:0  br label %burst.rd.end18

ST_31: StgValue_238 (260)  [1/1] 0.00ns
burst.rd.end18.loopexit:0  br label %burst.rd.end18

ST_31: StgValue_239 (262)  [1/1] 0.00ns
burst.rd.end18:0  br label %burst.rd.end7

ST_31: StgValue_240 (291)  [1/1] 0.00ns
burst.rd.end7.loopexit:0  br label %burst.rd.end7

ST_31: StgValue_241 (293)  [1/1] 0.00ns
burst.rd.end7:0  br label %burst.rd.end

ST_31: StgValue_242 (322)  [1/1] 0.00ns
burst.rd.end.loopexit:0  br label %burst.rd.end

ST_31: StgValue_243 (324)  [1/1] 0.00ns  loc: ../../src/vta.cc:70
burst.rd.end:0  br label %memcpy.tail

ST_31: StgValue_244 (326)  [1/1] 0.00ns  loc: ../../src/vta.cc:76
memcpy.tail:0  br label %16

ST_31: empty_18 (1912)  [1/1] 0.00ns  loc: ../../src/vta.cc:114
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_6)

ST_31: StgValue_246 (1913)  [1/1] 0.00ns  loc: ../../src/vta.cc:38
:1  br label %0


 <State 32>: 6.12ns
ST_32: weights_V8_sum_cast (167)  [1/1] 0.00ns  loc: ../../src/vta.cc:63
:3  %weights_V8_sum_cast = zext i37 %weights_V8_sum to i64

ST_32: narrow_port_addr_1 (168)  [1/1] 0.00ns  loc: ../../src/vta.cc:63
:4  %narrow_port_addr_1 = getelementptr i128* %narrow_port, i64 %weights_V8_sum_cast

ST_32: tmp_36_add_i32_shr (169)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
:5  %tmp_36_add_i32_shr = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %size_V, i4 0)

ST_32: tmp_36_add_i32_shr_c (170)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
:6  %tmp_36_add_i32_shr_c = zext i18 %tmp_36_add_i32_shr to i32

ST_32: narrow_port_addr_1_r (173)  [7/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)


 <State 33>: 6.12ns
ST_33: narrow_port_addr_1_r (173)  [6/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)


 <State 34>: 6.12ns
ST_34: narrow_port_addr_1_r (173)  [5/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)


 <State 35>: 6.12ns
ST_35: narrow_port_addr_1_r (173)  [4/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)


 <State 36>: 6.12ns
ST_36: narrow_port_addr_1_r (173)  [3/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)


 <State 37>: 6.12ns
ST_37: narrow_port_addr_1_r (173)  [2/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)


 <State 38>: 6.12ns
ST_38: tmp_33 (171)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:7  %tmp_33 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %sram_base_V, i4 0)

ST_38: tmp_45_cast (172)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:8  %tmp_45_cast = zext i18 %tmp_33 to i19

ST_38: narrow_port_addr_1_r (173)  [1/7] 6.12ns  loc: ../../src/vta.cc:64
:9  %narrow_port_addr_1_r = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr_1, i32 %tmp_36_add_i32_shr_c)

ST_38: StgValue_260 (174)  [1/1] 1.77ns
:10  br label %burst.rd.header19


 <State 39>: 5.15ns
ST_39: indvar3 (176)  [1/1] 0.00ns
burst.rd.header19:0  %indvar3 = phi i18 [ 0, %8 ], [ %indvar_next3, %burst.rd.body20361 ]

ST_39: exitcond4 (177)  [1/1] 3.08ns  loc: ../../src/vta.cc:64
burst.rd.header19:1  %exitcond4 = icmp eq i18 %indvar3, %tmp_36_add_i32_shr

ST_39: indvar_next3 (178)  [1/1] 3.02ns
burst.rd.header19:2  %indvar_next3 = add i18 %indvar3, 1

ST_39: StgValue_264 (179)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.header19:3  br i1 %exitcond4, label %burst.rd.end18.loopexit, label %burst.rd.body20

ST_39: indvar3_cast (181)  [1/1] 0.00ns
burst.rd.body20:0  %indvar3_cast = zext i18 %indvar3 to i19

ST_39: burstread_rbegin2 (183)  [1/1] 0.00ns
burst.rd.body20:2  %burstread_rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_39: tmp_241 (187)  [1/1] 0.00ns
burst.rd.body20:6  %tmp_241 = trunc i18 %indvar3 to i4

ST_39: tmp_39 (188)  [1/1] 3.02ns  loc: ../../src/vta.cc:48
burst.rd.body20:7  %tmp_39 = add i19 %tmp_45_cast, %indvar3_cast

ST_39: tmp_40 (189)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
burst.rd.body20:8  %tmp_40 = call i15 @_ssdm_op_PartSelect.i15.i19.i32.i32(i19 %tmp_39, i32 4, i32 18)

ST_39: StgValue_270 (207)  [1/1] 3.88ns  loc: ../../src/vta.cc:64
burst.rd.body20:26  switch i4 %tmp_241, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]


 <State 40>: 6.12ns
ST_40: narrow_port_addr_1_r_1 (186)  [1/1] 6.12ns  loc: ../../src/vta.cc:64
burst.rd.body20:5  %narrow_port_addr_1_r_1 = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %narrow_port_addr_1)

ST_40: StgValue_272 (210)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch14:1  br label %burst.rd.body20361

ST_40: StgValue_273 (213)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch13:1  br label %burst.rd.body20361

ST_40: StgValue_274 (216)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch12:1  br label %burst.rd.body20361

ST_40: StgValue_275 (219)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch11:1  br label %burst.rd.body20361

ST_40: StgValue_276 (222)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch10:1  br label %burst.rd.body20361

ST_40: StgValue_277 (225)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch9:1  br label %burst.rd.body20361

ST_40: StgValue_278 (228)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch8:1  br label %burst.rd.body20361

ST_40: StgValue_279 (231)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch7:1  br label %burst.rd.body20361

ST_40: StgValue_280 (234)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch6:1  br label %burst.rd.body20361

ST_40: StgValue_281 (237)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch5:1  br label %burst.rd.body20361

ST_40: StgValue_282 (240)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch4:1  br label %burst.rd.body20361

ST_40: StgValue_283 (243)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch3:1  br label %burst.rd.body20361

ST_40: StgValue_284 (246)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch2:1  br label %burst.rd.body20361

ST_40: StgValue_285 (249)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch1:1  br label %burst.rd.body20361

ST_40: StgValue_286 (252)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch0:1  br label %burst.rd.body20361

ST_40: StgValue_287 (255)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
branch15:1  br label %burst.rd.body20361


 <State 41>: 3.25ns
ST_41: empty_14 (182)  [1/1] 0.00ns
burst.rd.body20:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 262128, i64 0)

ST_41: StgValue_289 (184)  [1/1] 0.00ns
burst.rd.body20:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)

ST_41: StgValue_290 (185)  [1/1] 0.00ns
burst.rd.body20:4  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_wgt_mem_OC)

ST_41: tmp_41 (190)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:9  %tmp_41 = zext i15 %tmp_40 to i64

ST_41: wgt_mem_0_V_addr_1 (191)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:10  %wgt_mem_0_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_0_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_1_V_addr_1 (192)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:11  %wgt_mem_1_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_1_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_2_V_addr_1 (193)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:12  %wgt_mem_2_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_2_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_3_V_addr_1 (194)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:13  %wgt_mem_3_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_3_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_4_V_addr_1 (195)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:14  %wgt_mem_4_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_4_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_5_V_addr_1 (196)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:15  %wgt_mem_5_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_5_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_6_V_addr_1 (197)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:16  %wgt_mem_6_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_6_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_7_V_addr_1 (198)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:17  %wgt_mem_7_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_7_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_8_V_addr_1 (199)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:18  %wgt_mem_8_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_8_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_9_V_addr_1 (200)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:19  %wgt_mem_9_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_9_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_10_V_addr_1 (201)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:20  %wgt_mem_10_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_10_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_11_V_addr_1 (202)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:21  %wgt_mem_11_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_11_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_12_V_addr_1 (203)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:22  %wgt_mem_12_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_12_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_13_V_addr_1 (204)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:23  %wgt_mem_13_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_13_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_14_V_addr_1 (205)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:24  %wgt_mem_14_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_14_V, i64 0, i64 %tmp_41

ST_41: wgt_mem_15_V_addr_1 (206)  [1/1] 0.00ns  loc: ../../src/vta.cc:64
burst.rd.body20:25  %wgt_mem_15_V_addr_1 = getelementptr [1024 x i128]* %wgt_mem_15_V, i64 0, i64 %tmp_41

ST_41: StgValue_308 (209)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch14:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_14_V_addr_1, align 8

ST_41: StgValue_309 (212)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch13:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_13_V_addr_1, align 8

ST_41: StgValue_310 (215)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch12:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_12_V_addr_1, align 8

ST_41: StgValue_311 (218)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch11:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_11_V_addr_1, align 8

ST_41: StgValue_312 (221)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch10:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_10_V_addr_1, align 8

ST_41: StgValue_313 (224)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch9:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_9_V_addr_1, align 8

ST_41: StgValue_314 (227)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch8:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_8_V_addr_1, align 8

ST_41: StgValue_315 (230)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch7:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_7_V_addr_1, align 8

ST_41: StgValue_316 (233)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch6:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_6_V_addr_1, align 8

ST_41: StgValue_317 (236)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch5:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_5_V_addr_1, align 8

ST_41: StgValue_318 (239)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch4:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_4_V_addr_1, align 8

ST_41: StgValue_319 (242)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch3:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_3_V_addr_1, align 8

ST_41: StgValue_320 (245)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch2:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_2_V_addr_1, align 8

ST_41: StgValue_321 (248)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch1:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_1_V_addr_1, align 8

ST_41: StgValue_322 (251)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch0:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_0_V_addr_1, align 8

ST_41: StgValue_323 (254)  [1/1] 3.25ns  loc: ../../src/vta.cc:64
branch15:0  store i128 %narrow_port_addr_1_r_1, i128* %wgt_mem_15_V_addr_1, align 8

ST_41: burstread_rend29 (257)  [1/1] 0.00ns
burst.rd.body20361:0  %burstread_rend29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin2)

ST_41: StgValue_325 (258)  [1/1] 0.00ns
burst.rd.body20361:1  br label %burst.rd.header19


 <State 42>: 6.12ns
ST_42: inputs_V6_sum_cast (266)  [1/1] 0.00ns  loc: ../../src/vta.cc:59
:2  %inputs_V6_sum_cast = zext i33 %inputs_V6_sum to i64

ST_42: narrow_port_addr (267)  [1/1] 0.00ns  loc: ../../src/vta.cc:59
:3  %narrow_port_addr = getelementptr i128* %narrow_port, i64 %inputs_V6_sum_cast

ST_42: tmp_17 (268)  [1/1] 0.00ns  loc: ../../src/vta.cc:60
:4  %tmp_17 = zext i14 %size_V to i32

ST_42: narrow_port_addr_rd_s (270)  [7/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)


 <State 43>: 6.12ns
ST_43: narrow_port_addr_rd_s (270)  [6/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)


 <State 44>: 6.12ns
ST_44: narrow_port_addr_rd_s (270)  [5/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)


 <State 45>: 6.12ns
ST_45: narrow_port_addr_rd_s (270)  [4/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)


 <State 46>: 6.12ns
ST_46: narrow_port_addr_rd_s (270)  [3/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)


 <State 47>: 6.12ns
ST_47: narrow_port_addr_rd_s (270)  [2/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)


 <State 48>: 6.12ns
ST_48: tmp_23_i_cast (269)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:5  %tmp_23_i_cast = zext i14 %sram_base_V to i15

ST_48: narrow_port_addr_rd_s (270)  [1/7] 6.12ns  loc: ../../src/vta.cc:60
:6  %narrow_port_addr_rd_s = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %narrow_port_addr, i32 %tmp_17)

ST_48: StgValue_337 (271)  [1/1] 1.77ns
:7  br label %burst.rd.header8


 <State 49>: 5.08ns
ST_49: indvar2 (273)  [1/1] 0.00ns
burst.rd.header8:0  %indvar2 = phi i14 [ 0, %6 ], [ %indvar_next2, %burst.rd.body9 ]

ST_49: exitcond3 (274)  [1/1] 3.01ns  loc: ../../src/vta.cc:50
burst.rd.header8:1  %exitcond3 = icmp eq i14 %indvar2, %size_V

ST_49: indvar_next2 (275)  [1/1] 2.92ns
burst.rd.header8:2  %indvar_next2 = add i14 %indvar2, 1

ST_49: StgValue_341 (276)  [1/1] 0.00ns  loc: ../../src/vta.cc:50
burst.rd.header8:3  br i1 %exitcond3, label %burst.rd.end7.loopexit, label %burst.rd.body9

ST_49: indvar2_cast (278)  [1/1] 0.00ns
burst.rd.body9:0  %indvar2_cast = zext i14 %indvar2 to i15

ST_49: tmp_36 (284)  [1/1] 2.92ns  loc: ../../src/vta.cc:48
burst.rd.body9:6  %tmp_36 = add i15 %indvar2_cast, %tmp_23_i_cast


 <State 50>: 6.12ns
ST_50: narrow_port_addr_rea (283)  [1/1] 6.12ns  loc: ../../src/vta.cc:60
burst.rd.body9:5  %narrow_port_addr_rea = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %narrow_port_addr)


 <State 51>: 3.25ns
ST_51: empty_13 (279)  [1/1] 0.00ns
burst.rd.body9:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

ST_51: burstread_rbegin1 (280)  [1/1] 0.00ns
burst.rd.body9:2  %burstread_rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)

ST_51: StgValue_347 (281)  [1/1] 0.00ns
burst.rd.body9:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13)

ST_51: StgValue_348 (282)  [1/1] 0.00ns
burst.rd.body9:4  call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_inp_mem_OC)

ST_51: tmp_37 (285)  [1/1] 0.00ns  loc: ../../src/vta.cc:60
burst.rd.body9:7  %tmp_37 = zext i15 %tmp_36 to i64

ST_51: inp_mem_0_V_addr_1 (286)  [1/1] 0.00ns  loc: ../../src/vta.cc:60
burst.rd.body9:8  %inp_mem_0_V_addr_1 = getelementptr [2048 x i128]* %inp_mem_0_V, i64 0, i64 %tmp_37

ST_51: StgValue_351 (287)  [1/1] 3.25ns  loc: ../../src/vta.cc:60
burst.rd.body9:9  store i128 %narrow_port_addr_rea, i128* %inp_mem_0_V_addr_1, align 8

ST_51: burstread_rend17 (288)  [1/1] 0.00ns
burst.rd.body9:10  %burstread_rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin1)

ST_51: StgValue_353 (289)  [1/1] 0.00ns
burst.rd.body9:11  br label %burst.rd.header8


 <State 52>: 6.12ns
ST_52: tmp_14 (299)  [1/1] 0.00ns  loc: ../../src/vta.cc:56
:4  %tmp_14 = zext i14 %size_V to i32

ST_52: uop_port_addr_rd_req (301)  [7/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)


 <State 53>: 6.12ns
ST_53: uop_port_addr_rd_req (301)  [6/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)


 <State 54>: 6.12ns
ST_54: uop_port_addr_rd_req (301)  [5/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)


 <State 55>: 6.12ns
ST_55: uop_port_addr_rd_req (301)  [4/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)


 <State 56>: 6.12ns
ST_56: uop_port_addr_rd_req (301)  [3/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)


 <State 57>: 6.12ns
ST_57: uop_port_addr_rd_req (301)  [2/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)


 <State 58>: 6.12ns
ST_58: p_i_cast (300)  [1/1] 0.00ns  loc: ../../src/vta.cc:48
:5  %p_i_cast = zext i14 %sram_base_V to i15

ST_58: uop_port_addr_rd_req (301)  [1/7] 6.12ns  loc: ../../src/vta.cc:56
:6  %uop_port_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %uop_port_addr, i32 %tmp_14)

ST_58: StgValue_363 (302)  [1/1] 1.77ns
:7  br label %burst.rd.header


 <State 59>: 5.08ns
ST_59: indvar (304)  [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i14 [ 0, %4 ], [ %indvar_next, %burst.rd.body ]

ST_59: exitcond2 (305)  [1/1] 3.01ns  loc: ../../src/vta.cc:50
burst.rd.header:1  %exitcond2 = icmp eq i14 %indvar, %size_V

ST_59: indvar_next (306)  [1/1] 2.92ns
burst.rd.header:2  %indvar_next = add i14 %indvar, 1

ST_59: StgValue_367 (307)  [1/1] 0.00ns  loc: ../../src/vta.cc:50
burst.rd.header:3  br i1 %exitcond2, label %burst.rd.end.loopexit, label %burst.rd.body

ST_59: indvar_cast (309)  [1/1] 0.00ns
burst.rd.body:0  %indvar_cast = zext i14 %indvar to i15

ST_59: tmp_27 (315)  [1/1] 2.92ns  loc: ../../src/vta.cc:48
burst.rd.body:6  %tmp_27 = add i15 %indvar_cast, %p_i_cast


 <State 60>: 6.12ns
ST_60: uop_port_addr_read (314)  [1/1] 6.12ns  loc: ../../src/vta.cc:56
burst.rd.body:5  %uop_port_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %uop_port_addr)


 <State 61>: 3.25ns
ST_61: empty (310)  [1/1] 0.00ns
burst.rd.body:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16383, i64 0)

ST_61: burstread_rbegin (311)  [1/1] 0.00ns
burst.rd.body:2  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind

ST_61: StgValue_373 (312)  [1/1] 0.00ns
burst.rd.body:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12)

ST_61: StgValue_374 (313)  [1/1] 0.00ns
burst.rd.body:4  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memcpy_OC_OC_uops_s)

ST_61: tmp_28 (316)  [1/1] 0.00ns  loc: ../../src/vta.cc:56
burst.rd.body:7  %tmp_28 = zext i15 %tmp_27 to i64

ST_61: uop_mem_addr_1 (317)  [1/1] 0.00ns  loc: ../../src/vta.cc:56
burst.rd.body:8  %uop_mem_addr_1 = getelementptr [4096 x i32]* %uop_mem, i64 0, i64 %tmp_28

ST_61: StgValue_377 (318)  [1/1] 3.25ns  loc: ../../src/vta.cc:56
burst.rd.body:9  store i32 %uop_port_addr_read, i32* %uop_mem_addr_1, align 4

ST_61: burstread_rend (319)  [1/1] 0.00ns
burst.rd.body:10  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind

ST_61: StgValue_379 (320)  [1/1] 0.00ns
burst.rd.body:11  br label %burst.rd.header


 <State 62>: 4.14ns
ST_62: tmp_1 (328)  [1/1] 2.07ns  loc: ../../src/vta.cc:76
:0  %tmp_1 = icmp eq i2 %opcode_V, -2

ST_62: StgValue_381 (329)  [1/1] 0.00ns  loc: ../../src/vta.cc:76
:1  br i1 %tmp_1, label %13, label %.loopexit805

ST_62: reset_acc (331)  [1/1] 0.00ns  loc: ../../src/vta.cc:78
:0  %reset_acc = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %insn, i32 2)

ST_62: tmp_10 (332)  [1/1] 0.00ns  loc: ../../src/vta.cc:79
:1  %tmp_10 = call i12 @_ssdm_op_PartSelect.i12.i64.i32.i32(i64 %insn, i32 3, i32 14)

ST_62: uop_end_V (333)  [1/1] 0.00ns  loc: ../../src/vta.cc:80
:2  %uop_end_V = call i13 @_ssdm_op_PartSelect.i13.i64.i32.i32(i64 %insn, i32 15, i32 27)

ST_62: upc (334)  [1/1] 0.00ns  loc: ../../src/vta.cc:82
:3  %upc = zext i12 %tmp_10 to i32

ST_62: tmp_11 (335)  [1/1] 0.00ns  loc: ../../src/vta.cc:82
:4  %tmp_11 = zext i13 %uop_end_V to i32

ST_62: StgValue_387 (336)  [1/1] 1.77ns  loc: ../../src/vta.cc:82
:5  br label %14


 <State 63>: 5.33ns
ST_63: upc1 (338)  [1/1] 0.00ns
:0  %upc1 = phi i32 [ %upc, %13 ], [ %upc_1, %.loopexit ]

ST_63: tmp_12 (339)  [1/1] 3.26ns  loc: ../../src/vta.cc:82
:1  %tmp_12 = icmp slt i32 %upc1, %tmp_11

ST_63: StgValue_390 (340)  [1/1] 0.00ns  loc: ../../src/vta.cc:82
:2  br i1 %tmp_12, label %15, label %.loopexit805.loopexit

ST_63: tmp_16 (343)  [1/1] 0.00ns  loc: ../../src/vta.cc:82
:1  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str11)

ST_63: tmp_21 (345)  [1/1] 0.00ns  loc: ../../src/vta.cc:88
:3  %tmp_21 = sext i32 %upc1 to i64

ST_63: uop_mem_addr (346)  [1/1] 0.00ns  loc: ../../src/vta.cc:88
:4  %uop_mem_addr = getelementptr inbounds [4096 x i32]* %uop_mem, i64 0, i64 %tmp_21

ST_63: uop_mem_load (347)  [2/2] 3.25ns  loc: ../../src/vta.cc:88
:5  %uop_mem_load = load i32* %uop_mem_addr, align 4

ST_63: StgValue_395 (352)  [1/1] 0.00ns  loc: ../../src/vta.cc:92
:10  br i1 %reset_acc, label %.preheader803.0, label %.preheader802.preheader

ST_63: empty_17 (1904)  [1/1] 0.00ns  loc: ../../src/vta.cc:112
.loopexit:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str11, i32 %tmp_16)

ST_63: upc_1 (1905)  [1/1] 3.44ns  loc: ../../src/vta.cc:82
.loopexit:1  %upc_1 = add nsw i32 %upc1, 1

ST_63: StgValue_398 (1906)  [1/1] 0.00ns  loc: ../../src/vta.cc:82
.loopexit:2  br label %14


 <State 64>: 3.25ns
ST_64: uop_mem_load (347)  [1/2] 3.25ns  loc: ../../src/vta.cc:88
:5  %uop_mem_load = load i32* %uop_mem_addr, align 4

ST_64: in_idx_V (348)  [1/1] 0.00ns  loc: ../../src/vta.cc:89
:6  %in_idx_V = call i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32 %uop_mem_load, i32 11, i32 21)

ST_64: tmp_22 (349)  [1/1] 0.00ns  loc: ../../src/vta.cc:90
:7  %tmp_22 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %uop_mem_load, i32 22, i32 31)

ST_64: ac_idx_V (350)  [1/1] 0.00ns  loc: ../../src/vta.cc:91
:8  %ac_idx_V = trunc i32 %uop_mem_load to i11


 <State 65>: 3.25ns
ST_65: StgValue_403 (342)  [1/1] 0.00ns  loc: ../../src/vta.cc:82
:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind

ST_65: StgValue_404 (344)  [1/1] 0.00ns  loc: ../../src/vta.cc:84
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_65: tmp_23 (351)  [1/1] 0.00ns  loc: ../../src/vta.cc:94
:9  %tmp_23 = zext i11 %ac_idx_V to i64

ST_65: tmp_24 (354)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:0  %tmp_24 = zext i11 %in_idx_V to i64

ST_65: tmp_25 (355)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1  %tmp_25 = zext i10 %tmp_22 to i64

ST_65: acc_mem_0_V_addr_2 (356)  [1/1] 0.00ns  loc: ../../src/vta.cc:94
.preheader802.preheader:2  %acc_mem_0_V_addr_2 = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_23

ST_65: inp_mem_0_V_addr (357)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:3  %inp_mem_0_V_addr = getelementptr [2048 x i128]* %inp_mem_0_V, i64 0, i64 %tmp_24

ST_65: inp_mem_0_V_load (358)  [2/2] 3.25ns  loc: ../../src/vta.cc:103
.preheader802.preheader:4  %inp_mem_0_V_load = load i128* %inp_mem_0_V_addr, align 16

ST_65: acc_mem_0_V_load_1 (359)  [2/2] 3.25ns  loc: ../../src/vta.cc:101
.preheader802.preheader:5  %acc_mem_0_V_load_1 = load i512* %acc_mem_0_V_addr_2, align 64

ST_65: wgt_mem_0_V_addr (361)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:7  %wgt_mem_0_V_addr = getelementptr [1024 x i128]* %wgt_mem_0_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_0_V_load (362)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:8  %wgt_mem_0_V_load = load i128* %wgt_mem_0_V_addr, align 16

ST_65: wgt_mem_1_V_addr (487)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:133  %wgt_mem_1_V_addr = getelementptr [1024 x i128]* %wgt_mem_1_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_1_V_load (488)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:134  %wgt_mem_1_V_load = load i128* %wgt_mem_1_V_addr, align 16

ST_65: wgt_mem_2_V_addr (581)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:227  %wgt_mem_2_V_addr = getelementptr [1024 x i128]* %wgt_mem_2_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_2_V_load (582)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:228  %wgt_mem_2_V_load = load i128* %wgt_mem_2_V_addr, align 16

ST_65: wgt_mem_3_V_addr (675)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:321  %wgt_mem_3_V_addr = getelementptr [1024 x i128]* %wgt_mem_3_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_3_V_load (676)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:322  %wgt_mem_3_V_load = load i128* %wgt_mem_3_V_addr, align 16

ST_65: wgt_mem_4_V_addr (769)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:415  %wgt_mem_4_V_addr = getelementptr [1024 x i128]* %wgt_mem_4_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_4_V_load (770)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:416  %wgt_mem_4_V_load = load i128* %wgt_mem_4_V_addr, align 16

ST_65: wgt_mem_5_V_addr (863)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:509  %wgt_mem_5_V_addr = getelementptr [1024 x i128]* %wgt_mem_5_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_5_V_load (864)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:510  %wgt_mem_5_V_load = load i128* %wgt_mem_5_V_addr, align 16

ST_65: wgt_mem_6_V_addr (957)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:603  %wgt_mem_6_V_addr = getelementptr [1024 x i128]* %wgt_mem_6_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_6_V_load (958)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:604  %wgt_mem_6_V_load = load i128* %wgt_mem_6_V_addr, align 16

ST_65: wgt_mem_7_V_addr (1051)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:697  %wgt_mem_7_V_addr = getelementptr [1024 x i128]* %wgt_mem_7_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_7_V_load (1052)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:698  %wgt_mem_7_V_load = load i128* %wgt_mem_7_V_addr, align 16

ST_65: wgt_mem_8_V_addr (1145)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:791  %wgt_mem_8_V_addr = getelementptr [1024 x i128]* %wgt_mem_8_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_8_V_load (1146)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:792  %wgt_mem_8_V_load = load i128* %wgt_mem_8_V_addr, align 16

ST_65: wgt_mem_9_V_addr (1239)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:885  %wgt_mem_9_V_addr = getelementptr [1024 x i128]* %wgt_mem_9_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_9_V_load (1240)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:886  %wgt_mem_9_V_load = load i128* %wgt_mem_9_V_addr, align 16

ST_65: wgt_mem_10_V_addr (1333)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:979  %wgt_mem_10_V_addr = getelementptr [1024 x i128]* %wgt_mem_10_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_10_V_load (1334)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:980  %wgt_mem_10_V_load = load i128* %wgt_mem_10_V_addr, align 16

ST_65: wgt_mem_11_V_addr (1427)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1073  %wgt_mem_11_V_addr = getelementptr [1024 x i128]* %wgt_mem_11_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_11_V_load (1428)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1074  %wgt_mem_11_V_load = load i128* %wgt_mem_11_V_addr, align 16

ST_65: wgt_mem_12_V_addr (1521)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1167  %wgt_mem_12_V_addr = getelementptr [1024 x i128]* %wgt_mem_12_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_12_V_load (1522)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1168  %wgt_mem_12_V_load = load i128* %wgt_mem_12_V_addr, align 16

ST_65: wgt_mem_13_V_addr (1615)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1261  %wgt_mem_13_V_addr = getelementptr [1024 x i128]* %wgt_mem_13_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_13_V_load (1616)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1262  %wgt_mem_13_V_load = load i128* %wgt_mem_13_V_addr, align 16

ST_65: wgt_mem_14_V_addr (1709)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1355  %wgt_mem_14_V_addr = getelementptr [1024 x i128]* %wgt_mem_14_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_14_V_load (1710)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1356  %wgt_mem_14_V_load = load i128* %wgt_mem_14_V_addr, align 16

ST_65: wgt_mem_15_V_addr (1803)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1449  %wgt_mem_15_V_addr = getelementptr [1024 x i128]* %wgt_mem_15_V, i64 0, i64 %tmp_25

ST_65: wgt_mem_15_V_load (1804)  [2/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1450  %wgt_mem_15_V_load = load i128* %wgt_mem_15_V_addr, align 16

ST_65: acc_mem_0_V_addr_1 (1900)  [1/1] 0.00ns  loc: ../../src/vta.cc:94
.preheader803.0:0  %acc_mem_0_V_addr_1 = getelementptr [2048 x i512]* %acc_mem_0_V, i64 0, i64 %tmp_23

ST_65: StgValue_445 (1901)  [1/1] 3.25ns  loc: ../../src/vta.cc:94
.preheader803.0:1  store i512 0, i512* %acc_mem_0_V_addr_1, align 64

ST_65: StgValue_446 (1902)  [1/1] 0.00ns
.preheader803.0:2  br label %.loopexit


 <State 66>: 3.25ns
ST_66: inp_mem_0_V_load (358)  [1/2] 3.25ns  loc: ../../src/vta.cc:103
.preheader802.preheader:4  %inp_mem_0_V_load = load i128* %inp_mem_0_V_addr, align 16

ST_66: acc_mem_0_V_load_1 (359)  [1/2] 3.25ns  loc: ../../src/vta.cc:101
.preheader802.preheader:5  %acc_mem_0_V_load_1 = load i512* %acc_mem_0_V_addr_2, align 64

ST_66: tmp_26 (360)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:6  %tmp_26 = trunc i512 %acc_mem_0_V_load_1 to i32

ST_66: wgt_mem_0_V_load (362)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:8  %wgt_mem_0_V_load = load i128* %wgt_mem_0_V_addr, align 16

ST_66: tmp_29 (363)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:9  %tmp_29 = trunc i128 %inp_mem_0_V_load to i8

ST_66: tmp_30 (364)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:10  %tmp_30 = trunc i128 %wgt_mem_0_V_load to i8

ST_66: p_Result_5_0_0_1 (369)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:15  %p_Result_5_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_0_1 (370)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:16  %p_Result_6_0_0_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 8, i32 15)

ST_66: p_Result_5_0_0_2 (375)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:21  %p_Result_5_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_0_2 (376)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:22  %p_Result_6_0_0_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 16, i32 23)

ST_66: p_Result_5_0_0_3 (381)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:27  %p_Result_5_0_0_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_0_3 (382)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:28  %p_Result_6_0_0_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 24, i32 31)

ST_66: p_Result_5_0_0_4 (387)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:33  %p_Result_5_0_0_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_0_4 (388)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:34  %p_Result_6_0_0_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 32, i32 39)

ST_66: p_Result_5_0_0_5 (393)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:39  %p_Result_5_0_0_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_0_5 (394)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:40  %p_Result_6_0_0_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 40, i32 47)

ST_66: p_Result_5_0_0_6 (399)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:45  %p_Result_5_0_0_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_0_6 (400)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:46  %p_Result_6_0_0_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 48, i32 55)

ST_66: p_Result_5_0_0_7 (405)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:51  %p_Result_5_0_0_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_0_7 (406)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:52  %p_Result_6_0_0_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 56, i32 63)

ST_66: p_Result_5_0_0_8 (411)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:57  %p_Result_5_0_0_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_0_8 (412)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:58  %p_Result_6_0_0_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 64, i32 71)

ST_66: p_Result_5_0_0_9 (417)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:63  %p_Result_5_0_0_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_0_9 (418)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:64  %p_Result_6_0_0_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 72, i32 79)

ST_66: p_Result_5_0_0_s (423)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:69  %p_Result_5_0_0_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_0_s (424)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:70  %p_Result_6_0_0_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 80, i32 87)

ST_66: p_Result_5_0_0_10 (429)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:75  %p_Result_5_0_0_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_0_10 (430)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:76  %p_Result_6_0_0_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 88, i32 95)

ST_66: p_Result_5_0_0_11 (435)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:81  %p_Result_5_0_0_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_0_11 (436)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:82  %p_Result_6_0_0_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 96, i32 103)

ST_66: p_Result_5_0_0_12 (441)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:87  %p_Result_5_0_0_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_0_12 (442)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:88  %p_Result_6_0_0_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 104, i32 111)

ST_66: p_Result_5_0_0_13 (447)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:93  %p_Result_5_0_0_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_0_13 (448)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:94  %p_Result_6_0_0_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 112, i32 119)

ST_66: p_Result_5_0_0_14 (453)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:99  %p_Result_5_0_0_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %inp_mem_0_V_load, i32 120, i32 127)

ST_66: p_Result_6_0_0_14 (454)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:100  %p_Result_6_0_0_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_0_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_1 (486)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:132  %p_Result_4_0_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 32, i32 63)

ST_66: wgt_mem_1_V_load (488)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:134  %wgt_mem_1_V_load = load i128* %wgt_mem_1_V_addr, align 16

ST_66: tmp_32 (489)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:135  %tmp_32 = trunc i128 %wgt_mem_1_V_load to i8

ST_66: p_Result_6_0_1_1 (493)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:139  %p_Result_6_0_1_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_1_2 (497)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:143  %p_Result_6_0_1_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_1_3 (501)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:147  %p_Result_6_0_1_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_1_4 (505)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:151  %p_Result_6_0_1_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_1_5 (509)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:155  %p_Result_6_0_1_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_1_6 (513)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:159  %p_Result_6_0_1_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_1_7 (517)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:163  %p_Result_6_0_1_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_1_8 (521)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:167  %p_Result_6_0_1_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_1_9 (525)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:171  %p_Result_6_0_1_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_1_s (529)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:175  %p_Result_6_0_1_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_1_10 (533)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:179  %p_Result_6_0_1_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_1_11 (537)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:183  %p_Result_6_0_1_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_1_12 (541)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:187  %p_Result_6_0_1_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_1_13 (545)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:191  %p_Result_6_0_1_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_1_14 (549)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:195  %p_Result_6_0_1_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_1_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_2 (580)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:226  %p_Result_4_0_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 64, i32 95)

ST_66: wgt_mem_2_V_load (582)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:228  %wgt_mem_2_V_load = load i128* %wgt_mem_2_V_addr, align 16

ST_66: tmp_35 (583)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:229  %tmp_35 = trunc i128 %wgt_mem_2_V_load to i8

ST_66: p_Result_6_0_2_1 (587)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:233  %p_Result_6_0_2_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_2_2 (591)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:237  %p_Result_6_0_2_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_2_3 (595)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:241  %p_Result_6_0_2_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_2_4 (599)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:245  %p_Result_6_0_2_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_2_5 (603)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:249  %p_Result_6_0_2_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_2_6 (607)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:253  %p_Result_6_0_2_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_2_7 (611)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:257  %p_Result_6_0_2_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_2_8 (615)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:261  %p_Result_6_0_2_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_2_9 (619)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:265  %p_Result_6_0_2_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_2_s (623)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:269  %p_Result_6_0_2_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_2_10 (627)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:273  %p_Result_6_0_2_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_2_11 (631)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:277  %p_Result_6_0_2_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_2_12 (635)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:281  %p_Result_6_0_2_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_2_13 (639)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:285  %p_Result_6_0_2_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_2_14 (643)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:289  %p_Result_6_0_2_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_2_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_3 (674)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:320  %p_Result_4_0_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 96, i32 127)

ST_66: wgt_mem_3_V_load (676)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:322  %wgt_mem_3_V_load = load i128* %wgt_mem_3_V_addr, align 16

ST_66: tmp_46 (677)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:323  %tmp_46 = trunc i128 %wgt_mem_3_V_load to i8

ST_66: p_Result_6_0_3_1 (681)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:327  %p_Result_6_0_3_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_3_2 (685)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:331  %p_Result_6_0_3_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_3_3 (689)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:335  %p_Result_6_0_3_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_3_4 (693)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:339  %p_Result_6_0_3_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_3_5 (697)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:343  %p_Result_6_0_3_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_3_6 (701)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:347  %p_Result_6_0_3_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_3_7 (705)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:351  %p_Result_6_0_3_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_3_8 (709)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:355  %p_Result_6_0_3_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_3_9 (713)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:359  %p_Result_6_0_3_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_3_s (717)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:363  %p_Result_6_0_3_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_3_10 (721)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:367  %p_Result_6_0_3_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_3_11 (725)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:371  %p_Result_6_0_3_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_3_12 (729)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:375  %p_Result_6_0_3_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_3_13 (733)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:379  %p_Result_6_0_3_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_3_14 (737)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:383  %p_Result_6_0_3_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_3_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_4 (768)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:414  %p_Result_4_0_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 128, i32 159)

ST_66: wgt_mem_4_V_load (770)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:416  %wgt_mem_4_V_load = load i128* %wgt_mem_4_V_addr, align 16

ST_66: tmp_61 (771)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:417  %tmp_61 = trunc i128 %wgt_mem_4_V_load to i8

ST_66: p_Result_6_0_4_1 (775)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:421  %p_Result_6_0_4_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_4_2 (779)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:425  %p_Result_6_0_4_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_4_3 (783)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:429  %p_Result_6_0_4_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_4_4 (787)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:433  %p_Result_6_0_4_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_4_5 (791)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:437  %p_Result_6_0_4_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_4_6 (795)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:441  %p_Result_6_0_4_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_4_7 (799)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:445  %p_Result_6_0_4_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_4_8 (803)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:449  %p_Result_6_0_4_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_4_9 (807)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:453  %p_Result_6_0_4_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_4_s (811)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:457  %p_Result_6_0_4_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_4_10 (815)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:461  %p_Result_6_0_4_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_4_11 (819)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:465  %p_Result_6_0_4_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_4_12 (823)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:469  %p_Result_6_0_4_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_4_13 (827)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:473  %p_Result_6_0_4_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_4_14 (831)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:477  %p_Result_6_0_4_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_4_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_5 (862)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:508  %p_Result_4_0_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 160, i32 191)

ST_66: wgt_mem_5_V_load (864)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:510  %wgt_mem_5_V_load = load i128* %wgt_mem_5_V_addr, align 16

ST_66: tmp_76 (865)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:511  %tmp_76 = trunc i128 %wgt_mem_5_V_load to i8

ST_66: p_Result_6_0_5_1 (869)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:515  %p_Result_6_0_5_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_5_2 (873)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:519  %p_Result_6_0_5_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_5_3 (877)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:523  %p_Result_6_0_5_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_5_4 (881)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:527  %p_Result_6_0_5_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_5_5 (885)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:531  %p_Result_6_0_5_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_5_6 (889)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:535  %p_Result_6_0_5_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_5_7 (893)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:539  %p_Result_6_0_5_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_5_8 (897)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:543  %p_Result_6_0_5_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_5_9 (901)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:547  %p_Result_6_0_5_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_5_s (905)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:551  %p_Result_6_0_5_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_5_10 (909)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:555  %p_Result_6_0_5_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_5_11 (913)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:559  %p_Result_6_0_5_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_5_12 (917)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:563  %p_Result_6_0_5_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_5_13 (921)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:567  %p_Result_6_0_5_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_5_14 (925)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:571  %p_Result_6_0_5_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_5_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_6 (956)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:602  %p_Result_4_0_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 192, i32 223)

ST_66: wgt_mem_6_V_load (958)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:604  %wgt_mem_6_V_load = load i128* %wgt_mem_6_V_addr, align 16

ST_66: tmp_91 (959)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:605  %tmp_91 = trunc i128 %wgt_mem_6_V_load to i8

ST_66: p_Result_6_0_6_1 (963)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:609  %p_Result_6_0_6_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_6_2 (967)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:613  %p_Result_6_0_6_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_6_3 (971)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:617  %p_Result_6_0_6_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_6_4 (975)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:621  %p_Result_6_0_6_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_6_5 (979)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:625  %p_Result_6_0_6_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_6_6 (983)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:629  %p_Result_6_0_6_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_6_7 (987)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:633  %p_Result_6_0_6_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_6_8 (991)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:637  %p_Result_6_0_6_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_6_9 (995)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:641  %p_Result_6_0_6_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_6_s (999)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:645  %p_Result_6_0_6_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_6_10 (1003)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:649  %p_Result_6_0_6_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_6_11 (1007)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:653  %p_Result_6_0_6_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_6_12 (1011)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:657  %p_Result_6_0_6_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_6_13 (1015)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:661  %p_Result_6_0_6_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_6_14 (1019)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:665  %p_Result_6_0_6_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_6_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_7 (1050)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:696  %p_Result_4_0_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 224, i32 255)

ST_66: wgt_mem_7_V_load (1052)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:698  %wgt_mem_7_V_load = load i128* %wgt_mem_7_V_addr, align 16

ST_66: tmp_106 (1053)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:699  %tmp_106 = trunc i128 %wgt_mem_7_V_load to i8

ST_66: p_Result_6_0_7_1 (1057)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:703  %p_Result_6_0_7_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_7_2 (1061)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:707  %p_Result_6_0_7_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_7_3 (1065)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:711  %p_Result_6_0_7_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_7_4 (1069)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:715  %p_Result_6_0_7_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_7_5 (1073)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:719  %p_Result_6_0_7_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_7_6 (1077)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:723  %p_Result_6_0_7_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_7_7 (1081)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:727  %p_Result_6_0_7_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_7_8 (1085)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:731  %p_Result_6_0_7_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_7_9 (1089)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:735  %p_Result_6_0_7_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_7_s (1093)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:739  %p_Result_6_0_7_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_7_10 (1097)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:743  %p_Result_6_0_7_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_7_11 (1101)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:747  %p_Result_6_0_7_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_7_12 (1105)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:751  %p_Result_6_0_7_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_7_13 (1109)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:755  %p_Result_6_0_7_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_7_14 (1113)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:759  %p_Result_6_0_7_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_7_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_8 (1144)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:790  %p_Result_4_0_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 256, i32 287)

ST_66: wgt_mem_8_V_load (1146)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:792  %wgt_mem_8_V_load = load i128* %wgt_mem_8_V_addr, align 16

ST_66: tmp_121 (1147)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:793  %tmp_121 = trunc i128 %wgt_mem_8_V_load to i8

ST_66: p_Result_6_0_8_1 (1151)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:797  %p_Result_6_0_8_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_8_2 (1155)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:801  %p_Result_6_0_8_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_8_3 (1159)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:805  %p_Result_6_0_8_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_8_4 (1163)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:809  %p_Result_6_0_8_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_8_5 (1167)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:813  %p_Result_6_0_8_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_8_6 (1171)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:817  %p_Result_6_0_8_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_8_7 (1175)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:821  %p_Result_6_0_8_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_8_8 (1179)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:825  %p_Result_6_0_8_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_8_9 (1183)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:829  %p_Result_6_0_8_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_8_s (1187)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:833  %p_Result_6_0_8_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_8_10 (1191)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:837  %p_Result_6_0_8_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_8_11 (1195)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:841  %p_Result_6_0_8_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_8_12 (1199)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:845  %p_Result_6_0_8_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_8_13 (1203)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:849  %p_Result_6_0_8_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_8_14 (1207)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:853  %p_Result_6_0_8_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_8_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_9 (1238)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:884  %p_Result_4_0_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 288, i32 319)

ST_66: wgt_mem_9_V_load (1240)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:886  %wgt_mem_9_V_load = load i128* %wgt_mem_9_V_addr, align 16

ST_66: tmp_136 (1241)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:887  %tmp_136 = trunc i128 %wgt_mem_9_V_load to i8

ST_66: p_Result_6_0_9_1 (1245)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:891  %p_Result_6_0_9_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_9_2 (1249)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:895  %p_Result_6_0_9_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_9_3 (1253)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:899  %p_Result_6_0_9_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_9_4 (1257)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:903  %p_Result_6_0_9_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_9_5 (1261)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:907  %p_Result_6_0_9_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_9_6 (1265)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:911  %p_Result_6_0_9_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_9_7 (1269)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:915  %p_Result_6_0_9_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_9_8 (1273)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:919  %p_Result_6_0_9_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_9_9 (1277)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:923  %p_Result_6_0_9_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_9_s (1281)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:927  %p_Result_6_0_9_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_9_10 (1285)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:931  %p_Result_6_0_9_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_9_11 (1289)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:935  %p_Result_6_0_9_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_9_12 (1293)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:939  %p_Result_6_0_9_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_9_13 (1297)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:943  %p_Result_6_0_9_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_9_14 (1301)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:947  %p_Result_6_0_9_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_9_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_s (1332)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:978  %p_Result_4_0_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 320, i32 351)

ST_66: wgt_mem_10_V_load (1334)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:980  %wgt_mem_10_V_load = load i128* %wgt_mem_10_V_addr, align 16

ST_66: tmp_151 (1335)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:981  %tmp_151 = trunc i128 %wgt_mem_10_V_load to i8

ST_66: p_Result_6_0_10_1 (1339)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:985  %p_Result_6_0_10_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_10_2 (1343)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:989  %p_Result_6_0_10_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_10_3 (1347)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:993  %p_Result_6_0_10_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_10_4 (1351)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:997  %p_Result_6_0_10_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_10_5 (1355)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1001  %p_Result_6_0_10_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_10_6 (1359)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1005  %p_Result_6_0_10_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_10_7 (1363)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1009  %p_Result_6_0_10_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_10_8 (1367)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1013  %p_Result_6_0_10_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_10_9 (1371)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1017  %p_Result_6_0_10_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_10_s (1375)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1021  %p_Result_6_0_10_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_10_10 (1379)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1025  %p_Result_6_0_10_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_10_11 (1383)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1029  %p_Result_6_0_10_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_10_12 (1387)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1033  %p_Result_6_0_10_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_10_13 (1391)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1037  %p_Result_6_0_10_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_10_14 (1395)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1041  %p_Result_6_0_10_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_10_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_10 (1426)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:1072  %p_Result_4_0_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 352, i32 383)

ST_66: wgt_mem_11_V_load (1428)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1074  %wgt_mem_11_V_load = load i128* %wgt_mem_11_V_addr, align 16

ST_66: tmp_166 (1429)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1075  %tmp_166 = trunc i128 %wgt_mem_11_V_load to i8

ST_66: p_Result_6_0_11_1 (1433)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1079  %p_Result_6_0_11_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_11_2 (1437)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1083  %p_Result_6_0_11_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_11_3 (1441)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1087  %p_Result_6_0_11_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_11_4 (1445)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1091  %p_Result_6_0_11_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_11_5 (1449)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1095  %p_Result_6_0_11_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_11_6 (1453)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1099  %p_Result_6_0_11_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_11_7 (1457)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1103  %p_Result_6_0_11_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_11_8 (1461)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1107  %p_Result_6_0_11_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_11_9 (1465)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1111  %p_Result_6_0_11_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_11_s (1469)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1115  %p_Result_6_0_11_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_11_10 (1473)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1119  %p_Result_6_0_11_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_11_11 (1477)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1123  %p_Result_6_0_11_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_11_12 (1481)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1127  %p_Result_6_0_11_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_11_13 (1485)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1131  %p_Result_6_0_11_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_11_14 (1489)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1135  %p_Result_6_0_11_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_11_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_11 (1520)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:1166  %p_Result_4_0_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 384, i32 415)

ST_66: wgt_mem_12_V_load (1522)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1168  %wgt_mem_12_V_load = load i128* %wgt_mem_12_V_addr, align 16

ST_66: tmp_181 (1523)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1169  %tmp_181 = trunc i128 %wgt_mem_12_V_load to i8

ST_66: p_Result_6_0_12_1 (1527)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1173  %p_Result_6_0_12_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_12_2 (1531)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1177  %p_Result_6_0_12_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_12_3 (1535)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1181  %p_Result_6_0_12_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_12_4 (1539)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1185  %p_Result_6_0_12_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_12_5 (1543)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1189  %p_Result_6_0_12_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_12_6 (1547)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1193  %p_Result_6_0_12_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_12_7 (1551)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1197  %p_Result_6_0_12_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_12_8 (1555)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1201  %p_Result_6_0_12_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_12_9 (1559)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1205  %p_Result_6_0_12_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_12_s (1563)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1209  %p_Result_6_0_12_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_12_10 (1567)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1213  %p_Result_6_0_12_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_12_11 (1571)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1217  %p_Result_6_0_12_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_12_12 (1575)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1221  %p_Result_6_0_12_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_12_13 (1579)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1225  %p_Result_6_0_12_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_12_14 (1583)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1229  %p_Result_6_0_12_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_12_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_12 (1614)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:1260  %p_Result_4_0_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 416, i32 447)

ST_66: wgt_mem_13_V_load (1616)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1262  %wgt_mem_13_V_load = load i128* %wgt_mem_13_V_addr, align 16

ST_66: tmp_196 (1617)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1263  %tmp_196 = trunc i128 %wgt_mem_13_V_load to i8

ST_66: p_Result_6_0_13_1 (1621)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1267  %p_Result_6_0_13_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_13_2 (1625)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1271  %p_Result_6_0_13_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_13_3 (1629)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1275  %p_Result_6_0_13_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_13_4 (1633)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1279  %p_Result_6_0_13_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_13_5 (1637)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1283  %p_Result_6_0_13_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_13_6 (1641)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1287  %p_Result_6_0_13_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_13_7 (1645)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1291  %p_Result_6_0_13_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_13_8 (1649)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1295  %p_Result_6_0_13_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_13_9 (1653)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1299  %p_Result_6_0_13_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_13_s (1657)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1303  %p_Result_6_0_13_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_13_10 (1661)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1307  %p_Result_6_0_13_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_13_11 (1665)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1311  %p_Result_6_0_13_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_13_12 (1669)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1315  %p_Result_6_0_13_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_13_13 (1673)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1319  %p_Result_6_0_13_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_13_14 (1677)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1323  %p_Result_6_0_13_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_13_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_13 (1708)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:1354  %p_Result_4_0_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 448, i32 479)

ST_66: wgt_mem_14_V_load (1710)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1356  %wgt_mem_14_V_load = load i128* %wgt_mem_14_V_addr, align 16

ST_66: tmp_211 (1711)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1357  %tmp_211 = trunc i128 %wgt_mem_14_V_load to i8

ST_66: p_Result_6_0_14_1 (1715)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1361  %p_Result_6_0_14_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_14_2 (1719)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1365  %p_Result_6_0_14_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_14_3 (1723)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1369  %p_Result_6_0_14_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_14_4 (1727)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1373  %p_Result_6_0_14_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_14_5 (1731)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1377  %p_Result_6_0_14_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_14_6 (1735)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1381  %p_Result_6_0_14_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_14_7 (1739)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1385  %p_Result_6_0_14_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_14_8 (1743)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1389  %p_Result_6_0_14_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_14_9 (1747)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1393  %p_Result_6_0_14_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_14_s (1751)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1397  %p_Result_6_0_14_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_14_10 (1755)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1401  %p_Result_6_0_14_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_14_11 (1759)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1405  %p_Result_6_0_14_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_14_12 (1763)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1409  %p_Result_6_0_14_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_14_13 (1767)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1413  %p_Result_6_0_14_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_14_14 (1771)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1417  %p_Result_6_0_14_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_14_V_load, i32 120, i32 127)

ST_66: p_Result_4_0_14 (1802)  [1/1] 0.00ns  loc: ../../src/vta.cc:101
.preheader802.preheader:1448  %p_Result_4_0_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %acc_mem_0_V_load_1, i32 480, i32 511)

ST_66: wgt_mem_15_V_load (1804)  [1/2] 3.25ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1450  %wgt_mem_15_V_load = load i128* %wgt_mem_15_V_addr, align 16

ST_66: tmp_226 (1805)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1451  %tmp_226 = trunc i128 %wgt_mem_15_V_load to i8

ST_66: p_Result_6_0_15_1 (1809)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1455  %p_Result_6_0_15_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 8, i32 15)

ST_66: p_Result_6_0_15_2 (1813)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1459  %p_Result_6_0_15_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 16, i32 23)

ST_66: p_Result_6_0_15_3 (1817)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1463  %p_Result_6_0_15_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 24, i32 31)

ST_66: p_Result_6_0_15_4 (1821)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1467  %p_Result_6_0_15_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 32, i32 39)

ST_66: p_Result_6_0_15_5 (1825)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1471  %p_Result_6_0_15_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 40, i32 47)

ST_66: p_Result_6_0_15_6 (1829)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1475  %p_Result_6_0_15_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 48, i32 55)

ST_66: p_Result_6_0_15_7 (1833)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1479  %p_Result_6_0_15_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 56, i32 63)

ST_66: p_Result_6_0_15_8 (1837)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1483  %p_Result_6_0_15_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 64, i32 71)

ST_66: p_Result_6_0_15_9 (1841)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1487  %p_Result_6_0_15_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 72, i32 79)

ST_66: p_Result_6_0_15_s (1845)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1491  %p_Result_6_0_15_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 80, i32 87)

ST_66: p_Result_6_0_15_10 (1849)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1495  %p_Result_6_0_15_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 88, i32 95)

ST_66: p_Result_6_0_15_11 (1853)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1499  %p_Result_6_0_15_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 96, i32 103)

ST_66: p_Result_6_0_15_12 (1857)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1503  %p_Result_6_0_15_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 104, i32 111)

ST_66: p_Result_6_0_15_13 (1861)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1507  %p_Result_6_0_15_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 112, i32 119)

ST_66: p_Result_6_0_15_14 (1865)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1511  %p_Result_6_0_15_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %wgt_mem_15_V_load, i32 120, i32 127)


 <State 67>: 6.38ns
ST_67: lhs_V_2 (365)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:11  %lhs_V_2 = sext i8 %tmp_29 to i16

ST_67: rhs_V (366)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:12  %rhs_V = sext i8 %tmp_30 to i16

ST_67: r_V_4 (367)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:13  %r_V_4 = mul i16 %rhs_V, %lhs_V_2

ST_67: tmp_31 (368)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:14  %tmp_31 = sext i16 %r_V_4 to i32

ST_67: lhs_V_2_0_0_1 (371)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:17  %lhs_V_2_0_0_1 = sext i8 %p_Result_5_0_0_1 to i16

ST_67: rhs_V_0_0_1 (372)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:18  %rhs_V_0_0_1 = sext i8 %p_Result_6_0_0_1 to i16

ST_67: r_V_4_0_0_1 (373)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:19  %r_V_4_0_0_1 = mul i16 %rhs_V_0_0_1, %lhs_V_2_0_0_1

ST_67: lhs_V_2_0_0_3 (383)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:29  %lhs_V_2_0_0_3 = sext i8 %p_Result_5_0_0_3 to i16

ST_67: rhs_V_0_0_3 (384)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:30  %rhs_V_0_0_3 = sext i8 %p_Result_6_0_0_3 to i16

ST_67: r_V_4_0_0_3 (385)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:31  %r_V_4_0_0_3 = mul i16 %rhs_V_0_0_3, %lhs_V_2_0_0_3

ST_67: lhs_V_2_0_0_5 (395)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:41  %lhs_V_2_0_0_5 = sext i8 %p_Result_5_0_0_5 to i16

ST_67: rhs_V_0_0_5 (396)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:42  %rhs_V_0_0_5 = sext i8 %p_Result_6_0_0_5 to i16

ST_67: r_V_4_0_0_5 (397)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:43  %r_V_4_0_0_5 = mul i16 %rhs_V_0_0_5, %lhs_V_2_0_0_5

ST_67: lhs_V_2_0_0_7 (407)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:53  %lhs_V_2_0_0_7 = sext i8 %p_Result_5_0_0_7 to i16

ST_67: rhs_V_0_0_7 (408)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:54  %rhs_V_0_0_7 = sext i8 %p_Result_6_0_0_7 to i16

ST_67: r_V_4_0_0_7 (409)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:55  %r_V_4_0_0_7 = mul i16 %rhs_V_0_0_7, %lhs_V_2_0_0_7

ST_67: lhs_V_2_0_0_9 (419)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:65  %lhs_V_2_0_0_9 = sext i8 %p_Result_5_0_0_9 to i16

ST_67: rhs_V_0_0_9 (420)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:66  %rhs_V_0_0_9 = sext i8 %p_Result_6_0_0_9 to i16

ST_67: r_V_4_0_0_9 (421)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:67  %r_V_4_0_0_9 = mul i16 %rhs_V_0_0_9, %lhs_V_2_0_0_9

ST_67: lhs_V_2_0_0_13 (449)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:95  %lhs_V_2_0_0_13 = sext i8 %p_Result_5_0_0_13 to i16

ST_67: rhs_V_0_0_13 (450)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:96  %rhs_V_0_0_13 = sext i8 %p_Result_6_0_0_13 to i16

ST_67: r_V_4_0_0_13 (451)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:97  %r_V_4_0_0_13 = mul i16 %rhs_V_0_0_13, %lhs_V_2_0_0_13

ST_67: tmp3 (459)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:105  %tmp3 = add i32 %tmp_26, %tmp_31

ST_67: rhs_V_0_1 (490)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:136  %rhs_V_0_1 = sext i8 %tmp_32 to i16

ST_67: r_V_4_0_1 (491)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:137  %r_V_4_0_1 = mul i16 %rhs_V_0_1, %lhs_V_2

ST_67: tmp_48_0_1 (492)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:138  %tmp_48_0_1 = sext i16 %r_V_4_0_1 to i32

ST_67: rhs_V_0_1_1 (494)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:140  %rhs_V_0_1_1 = sext i8 %p_Result_6_0_1_1 to i16

ST_67: r_V_4_0_1_1 (495)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:141  %r_V_4_0_1_1 = mul i16 %rhs_V_0_1_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_1_3 (502)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:148  %rhs_V_0_1_3 = sext i8 %p_Result_6_0_1_3 to i16

ST_67: r_V_4_0_1_3 (503)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:149  %r_V_4_0_1_3 = mul i16 %rhs_V_0_1_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_1_5 (510)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:156  %rhs_V_0_1_5 = sext i8 %p_Result_6_0_1_5 to i16

ST_67: r_V_4_0_1_5 (511)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:157  %r_V_4_0_1_5 = mul i16 %rhs_V_0_1_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_1_7 (518)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:164  %rhs_V_0_1_7 = sext i8 %p_Result_6_0_1_7 to i16

ST_67: r_V_4_0_1_7 (519)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:165  %r_V_4_0_1_7 = mul i16 %rhs_V_0_1_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_1_9 (526)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:172  %rhs_V_0_1_9 = sext i8 %p_Result_6_0_1_9 to i16

ST_67: r_V_4_0_1_9 (527)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:173  %r_V_4_0_1_9 = mul i16 %rhs_V_0_1_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_1_13 (546)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:192  %rhs_V_0_1_13 = sext i8 %p_Result_6_0_1_13 to i16

ST_67: r_V_4_0_1_13 (547)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:193  %r_V_4_0_1_13 = mul i16 %rhs_V_0_1_13, %lhs_V_2_0_0_13

ST_67: tmp18 (553)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:199  %tmp18 = add i32 %p_Result_4_0_1, %tmp_48_0_1

ST_67: rhs_V_0_2 (584)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:230  %rhs_V_0_2 = sext i8 %tmp_35 to i16

ST_67: r_V_4_0_2 (585)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:231  %r_V_4_0_2 = mul i16 %rhs_V_0_2, %lhs_V_2

ST_67: tmp_48_0_2 (586)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:232  %tmp_48_0_2 = sext i16 %r_V_4_0_2 to i32

ST_67: rhs_V_0_2_1 (588)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:234  %rhs_V_0_2_1 = sext i8 %p_Result_6_0_2_1 to i16

ST_67: r_V_4_0_2_1 (589)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:235  %r_V_4_0_2_1 = mul i16 %rhs_V_0_2_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_2_3 (596)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:242  %rhs_V_0_2_3 = sext i8 %p_Result_6_0_2_3 to i16

ST_67: r_V_4_0_2_3 (597)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:243  %r_V_4_0_2_3 = mul i16 %rhs_V_0_2_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_2_5 (604)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:250  %rhs_V_0_2_5 = sext i8 %p_Result_6_0_2_5 to i16

ST_67: r_V_4_0_2_5 (605)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:251  %r_V_4_0_2_5 = mul i16 %rhs_V_0_2_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_2_7 (612)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:258  %rhs_V_0_2_7 = sext i8 %p_Result_6_0_2_7 to i16

ST_67: r_V_4_0_2_7 (613)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:259  %r_V_4_0_2_7 = mul i16 %rhs_V_0_2_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_2_9 (620)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:266  %rhs_V_0_2_9 = sext i8 %p_Result_6_0_2_9 to i16

ST_67: r_V_4_0_2_9 (621)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:267  %r_V_4_0_2_9 = mul i16 %rhs_V_0_2_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_2_13 (640)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:286  %rhs_V_0_2_13 = sext i8 %p_Result_6_0_2_13 to i16

ST_67: r_V_4_0_2_13 (641)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:287  %r_V_4_0_2_13 = mul i16 %rhs_V_0_2_13, %lhs_V_2_0_0_13

ST_67: tmp33 (647)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:293  %tmp33 = add i32 %p_Result_4_0_2, %tmp_48_0_2

ST_67: rhs_V_0_3 (678)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:324  %rhs_V_0_3 = sext i8 %tmp_46 to i16

ST_67: r_V_4_0_3 (679)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:325  %r_V_4_0_3 = mul i16 %rhs_V_0_3, %lhs_V_2

ST_67: tmp_48_0_3 (680)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:326  %tmp_48_0_3 = sext i16 %r_V_4_0_3 to i32

ST_67: rhs_V_0_3_1 (682)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:328  %rhs_V_0_3_1 = sext i8 %p_Result_6_0_3_1 to i16

ST_67: r_V_4_0_3_1 (683)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:329  %r_V_4_0_3_1 = mul i16 %rhs_V_0_3_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_3_3 (690)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:336  %rhs_V_0_3_3 = sext i8 %p_Result_6_0_3_3 to i16

ST_67: r_V_4_0_3_3 (691)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:337  %r_V_4_0_3_3 = mul i16 %rhs_V_0_3_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_3_5 (698)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:344  %rhs_V_0_3_5 = sext i8 %p_Result_6_0_3_5 to i16

ST_67: r_V_4_0_3_5 (699)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:345  %r_V_4_0_3_5 = mul i16 %rhs_V_0_3_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_3_7 (706)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:352  %rhs_V_0_3_7 = sext i8 %p_Result_6_0_3_7 to i16

ST_67: r_V_4_0_3_7 (707)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:353  %r_V_4_0_3_7 = mul i16 %rhs_V_0_3_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_3_9 (714)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:360  %rhs_V_0_3_9 = sext i8 %p_Result_6_0_3_9 to i16

ST_67: r_V_4_0_3_9 (715)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:361  %r_V_4_0_3_9 = mul i16 %rhs_V_0_3_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_3_13 (734)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:380  %rhs_V_0_3_13 = sext i8 %p_Result_6_0_3_13 to i16

ST_67: r_V_4_0_3_13 (735)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:381  %r_V_4_0_3_13 = mul i16 %rhs_V_0_3_13, %lhs_V_2_0_0_13

ST_67: tmp48 (741)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:387  %tmp48 = add i32 %p_Result_4_0_3, %tmp_48_0_3

ST_67: rhs_V_0_4 (772)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:418  %rhs_V_0_4 = sext i8 %tmp_61 to i16

ST_67: r_V_4_0_4 (773)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:419  %r_V_4_0_4 = mul i16 %rhs_V_0_4, %lhs_V_2

ST_67: tmp_48_0_4 (774)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:420  %tmp_48_0_4 = sext i16 %r_V_4_0_4 to i32

ST_67: rhs_V_0_4_1 (776)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:422  %rhs_V_0_4_1 = sext i8 %p_Result_6_0_4_1 to i16

ST_67: r_V_4_0_4_1 (777)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:423  %r_V_4_0_4_1 = mul i16 %rhs_V_0_4_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_4_3 (784)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:430  %rhs_V_0_4_3 = sext i8 %p_Result_6_0_4_3 to i16

ST_67: r_V_4_0_4_3 (785)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:431  %r_V_4_0_4_3 = mul i16 %rhs_V_0_4_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_4_5 (792)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:438  %rhs_V_0_4_5 = sext i8 %p_Result_6_0_4_5 to i16

ST_67: r_V_4_0_4_5 (793)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:439  %r_V_4_0_4_5 = mul i16 %rhs_V_0_4_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_4_7 (800)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:446  %rhs_V_0_4_7 = sext i8 %p_Result_6_0_4_7 to i16

ST_67: r_V_4_0_4_7 (801)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:447  %r_V_4_0_4_7 = mul i16 %rhs_V_0_4_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_4_9 (808)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:454  %rhs_V_0_4_9 = sext i8 %p_Result_6_0_4_9 to i16

ST_67: r_V_4_0_4_9 (809)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:455  %r_V_4_0_4_9 = mul i16 %rhs_V_0_4_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_4_13 (828)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:474  %rhs_V_0_4_13 = sext i8 %p_Result_6_0_4_13 to i16

ST_67: r_V_4_0_4_13 (829)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:475  %r_V_4_0_4_13 = mul i16 %rhs_V_0_4_13, %lhs_V_2_0_0_13

ST_67: tmp63 (835)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:481  %tmp63 = add i32 %p_Result_4_0_4, %tmp_48_0_4

ST_67: rhs_V_0_5 (866)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:512  %rhs_V_0_5 = sext i8 %tmp_76 to i16

ST_67: r_V_4_0_5 (867)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:513  %r_V_4_0_5 = mul i16 %rhs_V_0_5, %lhs_V_2

ST_67: tmp_48_0_5 (868)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:514  %tmp_48_0_5 = sext i16 %r_V_4_0_5 to i32

ST_67: rhs_V_0_5_1 (870)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:516  %rhs_V_0_5_1 = sext i8 %p_Result_6_0_5_1 to i16

ST_67: r_V_4_0_5_1 (871)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:517  %r_V_4_0_5_1 = mul i16 %rhs_V_0_5_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_5_3 (878)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:524  %rhs_V_0_5_3 = sext i8 %p_Result_6_0_5_3 to i16

ST_67: r_V_4_0_5_3 (879)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:525  %r_V_4_0_5_3 = mul i16 %rhs_V_0_5_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_5_5 (886)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:532  %rhs_V_0_5_5 = sext i8 %p_Result_6_0_5_5 to i16

ST_67: r_V_4_0_5_5 (887)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:533  %r_V_4_0_5_5 = mul i16 %rhs_V_0_5_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_5_7 (894)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:540  %rhs_V_0_5_7 = sext i8 %p_Result_6_0_5_7 to i16

ST_67: r_V_4_0_5_7 (895)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:541  %r_V_4_0_5_7 = mul i16 %rhs_V_0_5_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_5_9 (902)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:548  %rhs_V_0_5_9 = sext i8 %p_Result_6_0_5_9 to i16

ST_67: r_V_4_0_5_9 (903)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:549  %r_V_4_0_5_9 = mul i16 %rhs_V_0_5_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_5_13 (922)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:568  %rhs_V_0_5_13 = sext i8 %p_Result_6_0_5_13 to i16

ST_67: r_V_4_0_5_13 (923)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:569  %r_V_4_0_5_13 = mul i16 %rhs_V_0_5_13, %lhs_V_2_0_0_13

ST_67: tmp78 (929)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:575  %tmp78 = add i32 %p_Result_4_0_5, %tmp_48_0_5

ST_67: rhs_V_0_6 (960)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:606  %rhs_V_0_6 = sext i8 %tmp_91 to i16

ST_67: r_V_4_0_6 (961)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:607  %r_V_4_0_6 = mul i16 %rhs_V_0_6, %lhs_V_2

ST_67: tmp_48_0_6 (962)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:608  %tmp_48_0_6 = sext i16 %r_V_4_0_6 to i32

ST_67: rhs_V_0_6_1 (964)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:610  %rhs_V_0_6_1 = sext i8 %p_Result_6_0_6_1 to i16

ST_67: r_V_4_0_6_1 (965)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:611  %r_V_4_0_6_1 = mul i16 %rhs_V_0_6_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_6_3 (972)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:618  %rhs_V_0_6_3 = sext i8 %p_Result_6_0_6_3 to i16

ST_67: r_V_4_0_6_3 (973)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:619  %r_V_4_0_6_3 = mul i16 %rhs_V_0_6_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_6_5 (980)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:626  %rhs_V_0_6_5 = sext i8 %p_Result_6_0_6_5 to i16

ST_67: r_V_4_0_6_5 (981)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:627  %r_V_4_0_6_5 = mul i16 %rhs_V_0_6_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_6_7 (988)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:634  %rhs_V_0_6_7 = sext i8 %p_Result_6_0_6_7 to i16

ST_67: r_V_4_0_6_7 (989)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:635  %r_V_4_0_6_7 = mul i16 %rhs_V_0_6_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_6_9 (996)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:642  %rhs_V_0_6_9 = sext i8 %p_Result_6_0_6_9 to i16

ST_67: r_V_4_0_6_9 (997)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:643  %r_V_4_0_6_9 = mul i16 %rhs_V_0_6_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_6_13 (1016)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:662  %rhs_V_0_6_13 = sext i8 %p_Result_6_0_6_13 to i16

ST_67: r_V_4_0_6_13 (1017)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:663  %r_V_4_0_6_13 = mul i16 %rhs_V_0_6_13, %lhs_V_2_0_0_13

ST_67: tmp93 (1023)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:669  %tmp93 = add i32 %p_Result_4_0_6, %tmp_48_0_6

ST_67: rhs_V_0_7 (1054)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:700  %rhs_V_0_7 = sext i8 %tmp_106 to i16

ST_67: r_V_4_0_7 (1055)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:701  %r_V_4_0_7 = mul i16 %rhs_V_0_7, %lhs_V_2

ST_67: tmp_48_0_7 (1056)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:702  %tmp_48_0_7 = sext i16 %r_V_4_0_7 to i32

ST_67: rhs_V_0_7_1 (1058)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:704  %rhs_V_0_7_1 = sext i8 %p_Result_6_0_7_1 to i16

ST_67: r_V_4_0_7_1 (1059)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:705  %r_V_4_0_7_1 = mul i16 %rhs_V_0_7_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_7_3 (1066)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:712  %rhs_V_0_7_3 = sext i8 %p_Result_6_0_7_3 to i16

ST_67: r_V_4_0_7_3 (1067)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:713  %r_V_4_0_7_3 = mul i16 %rhs_V_0_7_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_7_5 (1074)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:720  %rhs_V_0_7_5 = sext i8 %p_Result_6_0_7_5 to i16

ST_67: r_V_4_0_7_5 (1075)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:721  %r_V_4_0_7_5 = mul i16 %rhs_V_0_7_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_7_7 (1082)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:728  %rhs_V_0_7_7 = sext i8 %p_Result_6_0_7_7 to i16

ST_67: r_V_4_0_7_7 (1083)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:729  %r_V_4_0_7_7 = mul i16 %rhs_V_0_7_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_7_9 (1090)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:736  %rhs_V_0_7_9 = sext i8 %p_Result_6_0_7_9 to i16

ST_67: r_V_4_0_7_9 (1091)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:737  %r_V_4_0_7_9 = mul i16 %rhs_V_0_7_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_7_13 (1110)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:756  %rhs_V_0_7_13 = sext i8 %p_Result_6_0_7_13 to i16

ST_67: r_V_4_0_7_13 (1111)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:757  %r_V_4_0_7_13 = mul i16 %rhs_V_0_7_13, %lhs_V_2_0_0_13

ST_67: tmp108 (1117)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:763  %tmp108 = add i32 %p_Result_4_0_7, %tmp_48_0_7

ST_67: rhs_V_0_8 (1148)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:794  %rhs_V_0_8 = sext i8 %tmp_121 to i16

ST_67: r_V_4_0_8 (1149)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:795  %r_V_4_0_8 = mul i16 %rhs_V_0_8, %lhs_V_2

ST_67: tmp_48_0_8 (1150)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:796  %tmp_48_0_8 = sext i16 %r_V_4_0_8 to i32

ST_67: rhs_V_0_8_1 (1152)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:798  %rhs_V_0_8_1 = sext i8 %p_Result_6_0_8_1 to i16

ST_67: r_V_4_0_8_1 (1153)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:799  %r_V_4_0_8_1 = mul i16 %rhs_V_0_8_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_8_3 (1160)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:806  %rhs_V_0_8_3 = sext i8 %p_Result_6_0_8_3 to i16

ST_67: r_V_4_0_8_3 (1161)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:807  %r_V_4_0_8_3 = mul i16 %rhs_V_0_8_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_8_5 (1168)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:814  %rhs_V_0_8_5 = sext i8 %p_Result_6_0_8_5 to i16

ST_67: r_V_4_0_8_5 (1169)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:815  %r_V_4_0_8_5 = mul i16 %rhs_V_0_8_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_8_7 (1176)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:822  %rhs_V_0_8_7 = sext i8 %p_Result_6_0_8_7 to i16

ST_67: r_V_4_0_8_7 (1177)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:823  %r_V_4_0_8_7 = mul i16 %rhs_V_0_8_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_8_9 (1184)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:830  %rhs_V_0_8_9 = sext i8 %p_Result_6_0_8_9 to i16

ST_67: r_V_4_0_8_9 (1185)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:831  %r_V_4_0_8_9 = mul i16 %rhs_V_0_8_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_8_13 (1204)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:850  %rhs_V_0_8_13 = sext i8 %p_Result_6_0_8_13 to i16

ST_67: r_V_4_0_8_13 (1205)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:851  %r_V_4_0_8_13 = mul i16 %rhs_V_0_8_13, %lhs_V_2_0_0_13

ST_67: tmp123 (1211)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:857  %tmp123 = add i32 %p_Result_4_0_8, %tmp_48_0_8

ST_67: rhs_V_0_9 (1242)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:888  %rhs_V_0_9 = sext i8 %tmp_136 to i16

ST_67: r_V_4_0_9 (1243)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:889  %r_V_4_0_9 = mul i16 %rhs_V_0_9, %lhs_V_2

ST_67: tmp_48_0_9 (1244)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:890  %tmp_48_0_9 = sext i16 %r_V_4_0_9 to i32

ST_67: rhs_V_0_9_1 (1246)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:892  %rhs_V_0_9_1 = sext i8 %p_Result_6_0_9_1 to i16

ST_67: r_V_4_0_9_1 (1247)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:893  %r_V_4_0_9_1 = mul i16 %rhs_V_0_9_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_9_3 (1254)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:900  %rhs_V_0_9_3 = sext i8 %p_Result_6_0_9_3 to i16

ST_67: r_V_4_0_9_3 (1255)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:901  %r_V_4_0_9_3 = mul i16 %rhs_V_0_9_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_9_5 (1262)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:908  %rhs_V_0_9_5 = sext i8 %p_Result_6_0_9_5 to i16

ST_67: r_V_4_0_9_5 (1263)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:909  %r_V_4_0_9_5 = mul i16 %rhs_V_0_9_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_9_7 (1270)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:916  %rhs_V_0_9_7 = sext i8 %p_Result_6_0_9_7 to i16

ST_67: r_V_4_0_9_7 (1271)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:917  %r_V_4_0_9_7 = mul i16 %rhs_V_0_9_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_9_9 (1278)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:924  %rhs_V_0_9_9 = sext i8 %p_Result_6_0_9_9 to i16

ST_67: r_V_4_0_9_9 (1279)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:925  %r_V_4_0_9_9 = mul i16 %rhs_V_0_9_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_9_13 (1298)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:944  %rhs_V_0_9_13 = sext i8 %p_Result_6_0_9_13 to i16

ST_67: r_V_4_0_9_13 (1299)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:945  %r_V_4_0_9_13 = mul i16 %rhs_V_0_9_13, %lhs_V_2_0_0_13

ST_67: tmp138 (1305)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:951  %tmp138 = add i32 %p_Result_4_0_9, %tmp_48_0_9

ST_67: rhs_V_0_s (1336)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:982  %rhs_V_0_s = sext i8 %tmp_151 to i16

ST_67: r_V_4_0_s (1337)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:983  %r_V_4_0_s = mul i16 %rhs_V_0_s, %lhs_V_2

ST_67: tmp_48_0_s (1338)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:984  %tmp_48_0_s = sext i16 %r_V_4_0_s to i32

ST_67: rhs_V_0_10_1 (1340)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:986  %rhs_V_0_10_1 = sext i8 %p_Result_6_0_10_1 to i16

ST_67: r_V_4_0_10_1 (1341)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:987  %r_V_4_0_10_1 = mul i16 %rhs_V_0_10_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_10_3 (1348)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:994  %rhs_V_0_10_3 = sext i8 %p_Result_6_0_10_3 to i16

ST_67: r_V_4_0_10_3 (1349)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:995  %r_V_4_0_10_3 = mul i16 %rhs_V_0_10_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_10_5 (1356)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1002  %rhs_V_0_10_5 = sext i8 %p_Result_6_0_10_5 to i16

ST_67: r_V_4_0_10_5 (1357)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1003  %r_V_4_0_10_5 = mul i16 %rhs_V_0_10_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_10_7 (1364)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1010  %rhs_V_0_10_7 = sext i8 %p_Result_6_0_10_7 to i16

ST_67: r_V_4_0_10_7 (1365)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1011  %r_V_4_0_10_7 = mul i16 %rhs_V_0_10_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_10_9 (1372)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1018  %rhs_V_0_10_9 = sext i8 %p_Result_6_0_10_9 to i16

ST_67: r_V_4_0_10_9 (1373)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1019  %r_V_4_0_10_9 = mul i16 %rhs_V_0_10_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_10_13 (1392)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1038  %rhs_V_0_10_13 = sext i8 %p_Result_6_0_10_13 to i16

ST_67: r_V_4_0_10_13 (1393)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1039  %r_V_4_0_10_13 = mul i16 %rhs_V_0_10_13, %lhs_V_2_0_0_13

ST_67: tmp153 (1399)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1045  %tmp153 = add i32 %p_Result_4_0_s, %tmp_48_0_s

ST_67: rhs_V_0_10 (1430)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1076  %rhs_V_0_10 = sext i8 %tmp_166 to i16

ST_67: r_V_4_0_10 (1431)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1077  %r_V_4_0_10 = mul i16 %rhs_V_0_10, %lhs_V_2

ST_67: tmp_48_0_10 (1432)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1078  %tmp_48_0_10 = sext i16 %r_V_4_0_10 to i32

ST_67: rhs_V_0_11_1 (1434)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1080  %rhs_V_0_11_1 = sext i8 %p_Result_6_0_11_1 to i16

ST_67: r_V_4_0_11_1 (1435)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1081  %r_V_4_0_11_1 = mul i16 %rhs_V_0_11_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_11_3 (1442)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1088  %rhs_V_0_11_3 = sext i8 %p_Result_6_0_11_3 to i16

ST_67: r_V_4_0_11_3 (1443)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1089  %r_V_4_0_11_3 = mul i16 %rhs_V_0_11_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_11_5 (1450)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1096  %rhs_V_0_11_5 = sext i8 %p_Result_6_0_11_5 to i16

ST_67: r_V_4_0_11_5 (1451)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1097  %r_V_4_0_11_5 = mul i16 %rhs_V_0_11_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_11_7 (1458)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1104  %rhs_V_0_11_7 = sext i8 %p_Result_6_0_11_7 to i16

ST_67: r_V_4_0_11_7 (1459)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1105  %r_V_4_0_11_7 = mul i16 %rhs_V_0_11_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_11_9 (1466)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1112  %rhs_V_0_11_9 = sext i8 %p_Result_6_0_11_9 to i16

ST_67: r_V_4_0_11_9 (1467)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1113  %r_V_4_0_11_9 = mul i16 %rhs_V_0_11_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_11_13 (1486)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1132  %rhs_V_0_11_13 = sext i8 %p_Result_6_0_11_13 to i16

ST_67: r_V_4_0_11_13 (1487)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1133  %r_V_4_0_11_13 = mul i16 %rhs_V_0_11_13, %lhs_V_2_0_0_13

ST_67: tmp168 (1493)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1139  %tmp168 = add i32 %p_Result_4_0_10, %tmp_48_0_10

ST_67: rhs_V_0_11 (1524)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1170  %rhs_V_0_11 = sext i8 %tmp_181 to i16

ST_67: r_V_4_0_11 (1525)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1171  %r_V_4_0_11 = mul i16 %rhs_V_0_11, %lhs_V_2

ST_67: tmp_48_0_11 (1526)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1172  %tmp_48_0_11 = sext i16 %r_V_4_0_11 to i32

ST_67: rhs_V_0_12_1 (1528)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1174  %rhs_V_0_12_1 = sext i8 %p_Result_6_0_12_1 to i16

ST_67: r_V_4_0_12_1 (1529)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1175  %r_V_4_0_12_1 = mul i16 %rhs_V_0_12_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_12_3 (1536)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1182  %rhs_V_0_12_3 = sext i8 %p_Result_6_0_12_3 to i16

ST_67: r_V_4_0_12_3 (1537)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1183  %r_V_4_0_12_3 = mul i16 %rhs_V_0_12_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_12_5 (1544)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1190  %rhs_V_0_12_5 = sext i8 %p_Result_6_0_12_5 to i16

ST_67: r_V_4_0_12_5 (1545)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1191  %r_V_4_0_12_5 = mul i16 %rhs_V_0_12_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_12_7 (1552)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1198  %rhs_V_0_12_7 = sext i8 %p_Result_6_0_12_7 to i16

ST_67: r_V_4_0_12_7 (1553)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1199  %r_V_4_0_12_7 = mul i16 %rhs_V_0_12_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_12_9 (1560)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1206  %rhs_V_0_12_9 = sext i8 %p_Result_6_0_12_9 to i16

ST_67: r_V_4_0_12_9 (1561)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1207  %r_V_4_0_12_9 = mul i16 %rhs_V_0_12_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_12_13 (1580)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1226  %rhs_V_0_12_13 = sext i8 %p_Result_6_0_12_13 to i16

ST_67: r_V_4_0_12_13 (1581)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1227  %r_V_4_0_12_13 = mul i16 %rhs_V_0_12_13, %lhs_V_2_0_0_13

ST_67: tmp183 (1587)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1233  %tmp183 = add i32 %p_Result_4_0_11, %tmp_48_0_11

ST_67: rhs_V_0_12 (1618)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1264  %rhs_V_0_12 = sext i8 %tmp_196 to i16

ST_67: r_V_4_0_12 (1619)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1265  %r_V_4_0_12 = mul i16 %rhs_V_0_12, %lhs_V_2

ST_67: tmp_48_0_12 (1620)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1266  %tmp_48_0_12 = sext i16 %r_V_4_0_12 to i32

ST_67: rhs_V_0_13_1 (1622)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1268  %rhs_V_0_13_1 = sext i8 %p_Result_6_0_13_1 to i16

ST_67: r_V_4_0_13_1 (1623)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1269  %r_V_4_0_13_1 = mul i16 %rhs_V_0_13_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_13_3 (1630)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1276  %rhs_V_0_13_3 = sext i8 %p_Result_6_0_13_3 to i16

ST_67: r_V_4_0_13_3 (1631)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1277  %r_V_4_0_13_3 = mul i16 %rhs_V_0_13_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_13_5 (1638)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1284  %rhs_V_0_13_5 = sext i8 %p_Result_6_0_13_5 to i16

ST_67: r_V_4_0_13_5 (1639)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1285  %r_V_4_0_13_5 = mul i16 %rhs_V_0_13_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_13_7 (1646)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1292  %rhs_V_0_13_7 = sext i8 %p_Result_6_0_13_7 to i16

ST_67: r_V_4_0_13_7 (1647)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1293  %r_V_4_0_13_7 = mul i16 %rhs_V_0_13_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_13_9 (1654)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1300  %rhs_V_0_13_9 = sext i8 %p_Result_6_0_13_9 to i16

ST_67: r_V_4_0_13_9 (1655)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1301  %r_V_4_0_13_9 = mul i16 %rhs_V_0_13_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_13_13 (1674)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1320  %rhs_V_0_13_13 = sext i8 %p_Result_6_0_13_13 to i16

ST_67: r_V_4_0_13_13 (1675)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1321  %r_V_4_0_13_13 = mul i16 %rhs_V_0_13_13, %lhs_V_2_0_0_13

ST_67: tmp198 (1681)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1327  %tmp198 = add i32 %p_Result_4_0_12, %tmp_48_0_12

ST_67: rhs_V_0_13 (1712)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1358  %rhs_V_0_13 = sext i8 %tmp_211 to i16

ST_67: r_V_4_0_13 (1713)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1359  %r_V_4_0_13 = mul i16 %rhs_V_0_13, %lhs_V_2

ST_67: tmp_48_0_13 (1714)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1360  %tmp_48_0_13 = sext i16 %r_V_4_0_13 to i32

ST_67: rhs_V_0_14_1 (1716)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1362  %rhs_V_0_14_1 = sext i8 %p_Result_6_0_14_1 to i16

ST_67: r_V_4_0_14_1 (1717)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1363  %r_V_4_0_14_1 = mul i16 %rhs_V_0_14_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_14_3 (1724)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1370  %rhs_V_0_14_3 = sext i8 %p_Result_6_0_14_3 to i16

ST_67: r_V_4_0_14_3 (1725)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1371  %r_V_4_0_14_3 = mul i16 %rhs_V_0_14_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_14_5 (1732)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1378  %rhs_V_0_14_5 = sext i8 %p_Result_6_0_14_5 to i16

ST_67: r_V_4_0_14_5 (1733)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1379  %r_V_4_0_14_5 = mul i16 %rhs_V_0_14_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_14_7 (1740)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1386  %rhs_V_0_14_7 = sext i8 %p_Result_6_0_14_7 to i16

ST_67: r_V_4_0_14_7 (1741)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1387  %r_V_4_0_14_7 = mul i16 %rhs_V_0_14_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_14_9 (1748)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1394  %rhs_V_0_14_9 = sext i8 %p_Result_6_0_14_9 to i16

ST_67: r_V_4_0_14_9 (1749)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1395  %r_V_4_0_14_9 = mul i16 %rhs_V_0_14_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_14_13 (1768)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1414  %rhs_V_0_14_13 = sext i8 %p_Result_6_0_14_13 to i16

ST_67: r_V_4_0_14_13 (1769)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1415  %r_V_4_0_14_13 = mul i16 %rhs_V_0_14_13, %lhs_V_2_0_0_13

ST_67: tmp213 (1775)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1421  %tmp213 = add i32 %p_Result_4_0_13, %tmp_48_0_13

ST_67: rhs_V_0_14 (1806)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1452  %rhs_V_0_14 = sext i8 %tmp_226 to i16

ST_67: r_V_4_0_14 (1807)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1453  %r_V_4_0_14 = mul i16 %rhs_V_0_14, %lhs_V_2

ST_67: tmp_48_0_14 (1808)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1454  %tmp_48_0_14 = sext i16 %r_V_4_0_14 to i32

ST_67: rhs_V_0_15_1 (1810)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1456  %rhs_V_0_15_1 = sext i8 %p_Result_6_0_15_1 to i16

ST_67: r_V_4_0_15_1 (1811)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1457  %r_V_4_0_15_1 = mul i16 %rhs_V_0_15_1, %lhs_V_2_0_0_1

ST_67: rhs_V_0_15_3 (1818)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1464  %rhs_V_0_15_3 = sext i8 %p_Result_6_0_15_3 to i16

ST_67: r_V_4_0_15_3 (1819)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1465  %r_V_4_0_15_3 = mul i16 %rhs_V_0_15_3, %lhs_V_2_0_0_3

ST_67: rhs_V_0_15_5 (1826)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1472  %rhs_V_0_15_5 = sext i8 %p_Result_6_0_15_5 to i16

ST_67: r_V_4_0_15_5 (1827)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1473  %r_V_4_0_15_5 = mul i16 %rhs_V_0_15_5, %lhs_V_2_0_0_5

ST_67: rhs_V_0_15_7 (1834)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1480  %rhs_V_0_15_7 = sext i8 %p_Result_6_0_15_7 to i16

ST_67: r_V_4_0_15_7 (1835)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1481  %r_V_4_0_15_7 = mul i16 %rhs_V_0_15_7, %lhs_V_2_0_0_7

ST_67: rhs_V_0_15_9 (1842)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1488  %rhs_V_0_15_9 = sext i8 %p_Result_6_0_15_9 to i16

ST_67: r_V_4_0_15_9 (1843)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1489  %r_V_4_0_15_9 = mul i16 %rhs_V_0_15_9, %lhs_V_2_0_0_9

ST_67: rhs_V_0_15_13 (1862)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1508  %rhs_V_0_15_13 = sext i8 %p_Result_6_0_15_13 to i16

ST_67: r_V_4_0_15_13 (1863)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1509  %r_V_4_0_15_13 = mul i16 %rhs_V_0_15_13, %lhs_V_2_0_0_13

ST_67: tmp228 (1869)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1515  %tmp228 = add i32 %p_Result_4_0_14, %tmp_48_0_14


 <State 68>: 5.51ns
ST_68: r_V_4_0_0_1 (373)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:19  %r_V_4_0_0_1 = mul i16 %rhs_V_0_0_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_0_3 (385)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:31  %r_V_4_0_0_3 = mul i16 %rhs_V_0_0_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_0_5 (397)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:43  %r_V_4_0_0_5 = mul i16 %rhs_V_0_0_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_0_7 (409)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:55  %r_V_4_0_0_7 = mul i16 %rhs_V_0_0_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_0_9 (421)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:67  %r_V_4_0_0_9 = mul i16 %rhs_V_0_0_9, %lhs_V_2_0_0_9

ST_68: lhs_V_2_0_0_10 (431)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:77  %lhs_V_2_0_0_10 = sext i8 %p_Result_5_0_0_10 to i16

ST_68: rhs_V_0_0_10 (432)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:78  %rhs_V_0_0_10 = sext i8 %p_Result_6_0_0_10 to i16

ST_68: r_V_4_0_0_10 (433)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:79  %r_V_4_0_0_10 = mul i16 %rhs_V_0_0_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_0_13 (451)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:97  %r_V_4_0_0_13 = mul i16 %rhs_V_0_0_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_1_1 (495)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:141  %r_V_4_0_1_1 = mul i16 %rhs_V_0_1_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_1_3 (503)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:149  %r_V_4_0_1_3 = mul i16 %rhs_V_0_1_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_1_5 (511)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:157  %r_V_4_0_1_5 = mul i16 %rhs_V_0_1_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_1_7 (519)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:165  %r_V_4_0_1_7 = mul i16 %rhs_V_0_1_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_1_9 (527)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:173  %r_V_4_0_1_9 = mul i16 %rhs_V_0_1_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_1_10 (534)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:180  %rhs_V_0_1_10 = sext i8 %p_Result_6_0_1_10 to i16

ST_68: r_V_4_0_1_10 (535)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:181  %r_V_4_0_1_10 = mul i16 %rhs_V_0_1_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_1_13 (547)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:193  %r_V_4_0_1_13 = mul i16 %rhs_V_0_1_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_2_1 (589)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:235  %r_V_4_0_2_1 = mul i16 %rhs_V_0_2_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_2_3 (597)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:243  %r_V_4_0_2_3 = mul i16 %rhs_V_0_2_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_2_5 (605)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:251  %r_V_4_0_2_5 = mul i16 %rhs_V_0_2_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_2_7 (613)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:259  %r_V_4_0_2_7 = mul i16 %rhs_V_0_2_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_2_9 (621)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:267  %r_V_4_0_2_9 = mul i16 %rhs_V_0_2_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_2_10 (628)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:274  %rhs_V_0_2_10 = sext i8 %p_Result_6_0_2_10 to i16

ST_68: r_V_4_0_2_10 (629)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:275  %r_V_4_0_2_10 = mul i16 %rhs_V_0_2_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_2_13 (641)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:287  %r_V_4_0_2_13 = mul i16 %rhs_V_0_2_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_3_1 (683)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:329  %r_V_4_0_3_1 = mul i16 %rhs_V_0_3_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_3_3 (691)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:337  %r_V_4_0_3_3 = mul i16 %rhs_V_0_3_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_3_5 (699)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:345  %r_V_4_0_3_5 = mul i16 %rhs_V_0_3_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_3_7 (707)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:353  %r_V_4_0_3_7 = mul i16 %rhs_V_0_3_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_3_9 (715)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:361  %r_V_4_0_3_9 = mul i16 %rhs_V_0_3_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_3_10 (722)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:368  %rhs_V_0_3_10 = sext i8 %p_Result_6_0_3_10 to i16

ST_68: r_V_4_0_3_10 (723)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:369  %r_V_4_0_3_10 = mul i16 %rhs_V_0_3_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_3_13 (735)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:381  %r_V_4_0_3_13 = mul i16 %rhs_V_0_3_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_4_1 (777)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:423  %r_V_4_0_4_1 = mul i16 %rhs_V_0_4_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_4_3 (785)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:431  %r_V_4_0_4_3 = mul i16 %rhs_V_0_4_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_4_5 (793)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:439  %r_V_4_0_4_5 = mul i16 %rhs_V_0_4_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_4_7 (801)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:447  %r_V_4_0_4_7 = mul i16 %rhs_V_0_4_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_4_9 (809)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:455  %r_V_4_0_4_9 = mul i16 %rhs_V_0_4_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_4_10 (816)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:462  %rhs_V_0_4_10 = sext i8 %p_Result_6_0_4_10 to i16

ST_68: r_V_4_0_4_10 (817)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:463  %r_V_4_0_4_10 = mul i16 %rhs_V_0_4_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_4_13 (829)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:475  %r_V_4_0_4_13 = mul i16 %rhs_V_0_4_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_5_1 (871)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:517  %r_V_4_0_5_1 = mul i16 %rhs_V_0_5_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_5_3 (879)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:525  %r_V_4_0_5_3 = mul i16 %rhs_V_0_5_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_5_5 (887)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:533  %r_V_4_0_5_5 = mul i16 %rhs_V_0_5_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_5_7 (895)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:541  %r_V_4_0_5_7 = mul i16 %rhs_V_0_5_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_5_9 (903)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:549  %r_V_4_0_5_9 = mul i16 %rhs_V_0_5_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_5_10 (910)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:556  %rhs_V_0_5_10 = sext i8 %p_Result_6_0_5_10 to i16

ST_68: r_V_4_0_5_10 (911)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:557  %r_V_4_0_5_10 = mul i16 %rhs_V_0_5_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_5_13 (923)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:569  %r_V_4_0_5_13 = mul i16 %rhs_V_0_5_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_6_1 (965)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:611  %r_V_4_0_6_1 = mul i16 %rhs_V_0_6_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_6_3 (973)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:619  %r_V_4_0_6_3 = mul i16 %rhs_V_0_6_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_6_5 (981)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:627  %r_V_4_0_6_5 = mul i16 %rhs_V_0_6_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_6_7 (989)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:635  %r_V_4_0_6_7 = mul i16 %rhs_V_0_6_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_6_9 (997)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:643  %r_V_4_0_6_9 = mul i16 %rhs_V_0_6_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_6_10 (1004)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:650  %rhs_V_0_6_10 = sext i8 %p_Result_6_0_6_10 to i16

ST_68: r_V_4_0_6_10 (1005)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:651  %r_V_4_0_6_10 = mul i16 %rhs_V_0_6_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_6_13 (1017)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:663  %r_V_4_0_6_13 = mul i16 %rhs_V_0_6_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_7_1 (1059)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:705  %r_V_4_0_7_1 = mul i16 %rhs_V_0_7_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_7_3 (1067)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:713  %r_V_4_0_7_3 = mul i16 %rhs_V_0_7_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_7_5 (1075)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:721  %r_V_4_0_7_5 = mul i16 %rhs_V_0_7_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_7_7 (1083)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:729  %r_V_4_0_7_7 = mul i16 %rhs_V_0_7_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_7_9 (1091)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:737  %r_V_4_0_7_9 = mul i16 %rhs_V_0_7_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_7_10 (1098)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:744  %rhs_V_0_7_10 = sext i8 %p_Result_6_0_7_10 to i16

ST_68: r_V_4_0_7_10 (1099)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:745  %r_V_4_0_7_10 = mul i16 %rhs_V_0_7_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_7_13 (1111)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:757  %r_V_4_0_7_13 = mul i16 %rhs_V_0_7_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_8_1 (1153)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:799  %r_V_4_0_8_1 = mul i16 %rhs_V_0_8_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_8_3 (1161)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:807  %r_V_4_0_8_3 = mul i16 %rhs_V_0_8_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_8_5 (1169)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:815  %r_V_4_0_8_5 = mul i16 %rhs_V_0_8_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_8_7 (1177)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:823  %r_V_4_0_8_7 = mul i16 %rhs_V_0_8_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_8_9 (1185)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:831  %r_V_4_0_8_9 = mul i16 %rhs_V_0_8_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_8_10 (1192)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:838  %rhs_V_0_8_10 = sext i8 %p_Result_6_0_8_10 to i16

ST_68: r_V_4_0_8_10 (1193)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:839  %r_V_4_0_8_10 = mul i16 %rhs_V_0_8_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_8_13 (1205)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:851  %r_V_4_0_8_13 = mul i16 %rhs_V_0_8_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_9_1 (1247)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:893  %r_V_4_0_9_1 = mul i16 %rhs_V_0_9_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_9_3 (1255)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:901  %r_V_4_0_9_3 = mul i16 %rhs_V_0_9_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_9_5 (1263)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:909  %r_V_4_0_9_5 = mul i16 %rhs_V_0_9_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_9_7 (1271)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:917  %r_V_4_0_9_7 = mul i16 %rhs_V_0_9_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_9_9 (1279)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:925  %r_V_4_0_9_9 = mul i16 %rhs_V_0_9_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_9_10 (1286)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:932  %rhs_V_0_9_10 = sext i8 %p_Result_6_0_9_10 to i16

ST_68: r_V_4_0_9_10 (1287)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:933  %r_V_4_0_9_10 = mul i16 %rhs_V_0_9_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_9_13 (1299)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:945  %r_V_4_0_9_13 = mul i16 %rhs_V_0_9_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_10_1 (1341)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:987  %r_V_4_0_10_1 = mul i16 %rhs_V_0_10_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_10_3 (1349)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:995  %r_V_4_0_10_3 = mul i16 %rhs_V_0_10_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_10_5 (1357)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1003  %r_V_4_0_10_5 = mul i16 %rhs_V_0_10_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_10_7 (1365)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1011  %r_V_4_0_10_7 = mul i16 %rhs_V_0_10_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_10_9 (1373)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1019  %r_V_4_0_10_9 = mul i16 %rhs_V_0_10_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_10_10 (1380)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1026  %rhs_V_0_10_10 = sext i8 %p_Result_6_0_10_10 to i16

ST_68: r_V_4_0_10_10 (1381)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1027  %r_V_4_0_10_10 = mul i16 %rhs_V_0_10_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_10_13 (1393)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1039  %r_V_4_0_10_13 = mul i16 %rhs_V_0_10_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_11_1 (1435)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1081  %r_V_4_0_11_1 = mul i16 %rhs_V_0_11_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_11_3 (1443)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1089  %r_V_4_0_11_3 = mul i16 %rhs_V_0_11_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_11_5 (1451)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1097  %r_V_4_0_11_5 = mul i16 %rhs_V_0_11_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_11_7 (1459)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1105  %r_V_4_0_11_7 = mul i16 %rhs_V_0_11_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_11_9 (1467)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1113  %r_V_4_0_11_9 = mul i16 %rhs_V_0_11_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_11_10 (1474)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1120  %rhs_V_0_11_10 = sext i8 %p_Result_6_0_11_10 to i16

ST_68: r_V_4_0_11_10 (1475)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1121  %r_V_4_0_11_10 = mul i16 %rhs_V_0_11_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_11_13 (1487)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1133  %r_V_4_0_11_13 = mul i16 %rhs_V_0_11_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_12_1 (1529)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1175  %r_V_4_0_12_1 = mul i16 %rhs_V_0_12_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_12_3 (1537)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1183  %r_V_4_0_12_3 = mul i16 %rhs_V_0_12_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_12_5 (1545)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1191  %r_V_4_0_12_5 = mul i16 %rhs_V_0_12_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_12_7 (1553)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1199  %r_V_4_0_12_7 = mul i16 %rhs_V_0_12_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_12_9 (1561)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1207  %r_V_4_0_12_9 = mul i16 %rhs_V_0_12_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_12_10 (1568)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1214  %rhs_V_0_12_10 = sext i8 %p_Result_6_0_12_10 to i16

ST_68: r_V_4_0_12_10 (1569)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1215  %r_V_4_0_12_10 = mul i16 %rhs_V_0_12_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_12_13 (1581)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1227  %r_V_4_0_12_13 = mul i16 %rhs_V_0_12_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_13_1 (1623)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1269  %r_V_4_0_13_1 = mul i16 %rhs_V_0_13_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_13_3 (1631)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1277  %r_V_4_0_13_3 = mul i16 %rhs_V_0_13_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_13_5 (1639)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1285  %r_V_4_0_13_5 = mul i16 %rhs_V_0_13_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_13_7 (1647)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1293  %r_V_4_0_13_7 = mul i16 %rhs_V_0_13_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_13_9 (1655)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1301  %r_V_4_0_13_9 = mul i16 %rhs_V_0_13_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_13_10 (1662)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1308  %rhs_V_0_13_10 = sext i8 %p_Result_6_0_13_10 to i16

ST_68: r_V_4_0_13_10 (1663)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1309  %r_V_4_0_13_10 = mul i16 %rhs_V_0_13_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_13_13 (1675)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1321  %r_V_4_0_13_13 = mul i16 %rhs_V_0_13_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_14_1 (1717)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1363  %r_V_4_0_14_1 = mul i16 %rhs_V_0_14_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_14_3 (1725)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1371  %r_V_4_0_14_3 = mul i16 %rhs_V_0_14_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_14_5 (1733)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1379  %r_V_4_0_14_5 = mul i16 %rhs_V_0_14_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_14_7 (1741)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1387  %r_V_4_0_14_7 = mul i16 %rhs_V_0_14_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_14_9 (1749)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1395  %r_V_4_0_14_9 = mul i16 %rhs_V_0_14_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_14_10 (1756)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1402  %rhs_V_0_14_10 = sext i8 %p_Result_6_0_14_10 to i16

ST_68: r_V_4_0_14_10 (1757)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1403  %r_V_4_0_14_10 = mul i16 %rhs_V_0_14_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_14_13 (1769)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1415  %r_V_4_0_14_13 = mul i16 %rhs_V_0_14_13, %lhs_V_2_0_0_13

ST_68: r_V_4_0_15_1 (1811)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1457  %r_V_4_0_15_1 = mul i16 %rhs_V_0_15_1, %lhs_V_2_0_0_1

ST_68: r_V_4_0_15_3 (1819)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1465  %r_V_4_0_15_3 = mul i16 %rhs_V_0_15_3, %lhs_V_2_0_0_3

ST_68: r_V_4_0_15_5 (1827)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1473  %r_V_4_0_15_5 = mul i16 %rhs_V_0_15_5, %lhs_V_2_0_0_5

ST_68: r_V_4_0_15_7 (1835)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1481  %r_V_4_0_15_7 = mul i16 %rhs_V_0_15_7, %lhs_V_2_0_0_7

ST_68: r_V_4_0_15_9 (1843)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1489  %r_V_4_0_15_9 = mul i16 %rhs_V_0_15_9, %lhs_V_2_0_0_9

ST_68: rhs_V_0_15_10 (1850)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1496  %rhs_V_0_15_10 = sext i8 %p_Result_6_0_15_10 to i16

ST_68: r_V_4_0_15_10 (1851)  [3/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1497  %r_V_4_0_15_10 = mul i16 %rhs_V_0_15_10, %lhs_V_2_0_0_10

ST_68: r_V_4_0_15_13 (1863)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1509  %r_V_4_0_15_13 = mul i16 %rhs_V_0_15_13, %lhs_V_2_0_0_13


 <State 69>: 5.51ns
ST_69: r_V_4_0_0_1 (373)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:19  %r_V_4_0_0_1 = mul i16 %rhs_V_0_0_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_0_3 (385)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:31  %r_V_4_0_0_3 = mul i16 %rhs_V_0_0_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_0_5 (397)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:43  %r_V_4_0_0_5 = mul i16 %rhs_V_0_0_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_0_7 (409)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:55  %r_V_4_0_0_7 = mul i16 %rhs_V_0_0_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_0_9 (421)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:67  %r_V_4_0_0_9 = mul i16 %rhs_V_0_0_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_0_10 (433)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:79  %r_V_4_0_0_10 = mul i16 %rhs_V_0_0_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_0_13 (451)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:97  %r_V_4_0_0_13 = mul i16 %rhs_V_0_0_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_1_1 (495)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:141  %r_V_4_0_1_1 = mul i16 %rhs_V_0_1_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_1_3 (503)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:149  %r_V_4_0_1_3 = mul i16 %rhs_V_0_1_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_1_5 (511)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:157  %r_V_4_0_1_5 = mul i16 %rhs_V_0_1_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_1_7 (519)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:165  %r_V_4_0_1_7 = mul i16 %rhs_V_0_1_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_1_9 (527)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:173  %r_V_4_0_1_9 = mul i16 %rhs_V_0_1_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_1_10 (535)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:181  %r_V_4_0_1_10 = mul i16 %rhs_V_0_1_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_1_13 (547)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:193  %r_V_4_0_1_13 = mul i16 %rhs_V_0_1_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_2_1 (589)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:235  %r_V_4_0_2_1 = mul i16 %rhs_V_0_2_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_2_3 (597)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:243  %r_V_4_0_2_3 = mul i16 %rhs_V_0_2_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_2_5 (605)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:251  %r_V_4_0_2_5 = mul i16 %rhs_V_0_2_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_2_7 (613)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:259  %r_V_4_0_2_7 = mul i16 %rhs_V_0_2_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_2_9 (621)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:267  %r_V_4_0_2_9 = mul i16 %rhs_V_0_2_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_2_10 (629)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:275  %r_V_4_0_2_10 = mul i16 %rhs_V_0_2_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_2_13 (641)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:287  %r_V_4_0_2_13 = mul i16 %rhs_V_0_2_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_3_1 (683)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:329  %r_V_4_0_3_1 = mul i16 %rhs_V_0_3_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_3_3 (691)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:337  %r_V_4_0_3_3 = mul i16 %rhs_V_0_3_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_3_5 (699)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:345  %r_V_4_0_3_5 = mul i16 %rhs_V_0_3_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_3_7 (707)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:353  %r_V_4_0_3_7 = mul i16 %rhs_V_0_3_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_3_9 (715)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:361  %r_V_4_0_3_9 = mul i16 %rhs_V_0_3_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_3_10 (723)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:369  %r_V_4_0_3_10 = mul i16 %rhs_V_0_3_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_3_13 (735)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:381  %r_V_4_0_3_13 = mul i16 %rhs_V_0_3_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_4_1 (777)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:423  %r_V_4_0_4_1 = mul i16 %rhs_V_0_4_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_4_3 (785)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:431  %r_V_4_0_4_3 = mul i16 %rhs_V_0_4_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_4_5 (793)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:439  %r_V_4_0_4_5 = mul i16 %rhs_V_0_4_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_4_7 (801)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:447  %r_V_4_0_4_7 = mul i16 %rhs_V_0_4_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_4_9 (809)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:455  %r_V_4_0_4_9 = mul i16 %rhs_V_0_4_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_4_10 (817)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:463  %r_V_4_0_4_10 = mul i16 %rhs_V_0_4_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_4_13 (829)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:475  %r_V_4_0_4_13 = mul i16 %rhs_V_0_4_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_5_1 (871)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:517  %r_V_4_0_5_1 = mul i16 %rhs_V_0_5_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_5_3 (879)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:525  %r_V_4_0_5_3 = mul i16 %rhs_V_0_5_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_5_5 (887)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:533  %r_V_4_0_5_5 = mul i16 %rhs_V_0_5_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_5_7 (895)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:541  %r_V_4_0_5_7 = mul i16 %rhs_V_0_5_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_5_9 (903)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:549  %r_V_4_0_5_9 = mul i16 %rhs_V_0_5_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_5_10 (911)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:557  %r_V_4_0_5_10 = mul i16 %rhs_V_0_5_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_5_13 (923)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:569  %r_V_4_0_5_13 = mul i16 %rhs_V_0_5_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_6_1 (965)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:611  %r_V_4_0_6_1 = mul i16 %rhs_V_0_6_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_6_3 (973)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:619  %r_V_4_0_6_3 = mul i16 %rhs_V_0_6_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_6_5 (981)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:627  %r_V_4_0_6_5 = mul i16 %rhs_V_0_6_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_6_7 (989)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:635  %r_V_4_0_6_7 = mul i16 %rhs_V_0_6_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_6_9 (997)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:643  %r_V_4_0_6_9 = mul i16 %rhs_V_0_6_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_6_10 (1005)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:651  %r_V_4_0_6_10 = mul i16 %rhs_V_0_6_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_6_13 (1017)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:663  %r_V_4_0_6_13 = mul i16 %rhs_V_0_6_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_7_1 (1059)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:705  %r_V_4_0_7_1 = mul i16 %rhs_V_0_7_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_7_3 (1067)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:713  %r_V_4_0_7_3 = mul i16 %rhs_V_0_7_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_7_5 (1075)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:721  %r_V_4_0_7_5 = mul i16 %rhs_V_0_7_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_7_7 (1083)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:729  %r_V_4_0_7_7 = mul i16 %rhs_V_0_7_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_7_9 (1091)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:737  %r_V_4_0_7_9 = mul i16 %rhs_V_0_7_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_7_10 (1099)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:745  %r_V_4_0_7_10 = mul i16 %rhs_V_0_7_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_7_13 (1111)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:757  %r_V_4_0_7_13 = mul i16 %rhs_V_0_7_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_8_1 (1153)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:799  %r_V_4_0_8_1 = mul i16 %rhs_V_0_8_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_8_3 (1161)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:807  %r_V_4_0_8_3 = mul i16 %rhs_V_0_8_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_8_5 (1169)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:815  %r_V_4_0_8_5 = mul i16 %rhs_V_0_8_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_8_7 (1177)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:823  %r_V_4_0_8_7 = mul i16 %rhs_V_0_8_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_8_9 (1185)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:831  %r_V_4_0_8_9 = mul i16 %rhs_V_0_8_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_8_10 (1193)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:839  %r_V_4_0_8_10 = mul i16 %rhs_V_0_8_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_8_13 (1205)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:851  %r_V_4_0_8_13 = mul i16 %rhs_V_0_8_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_9_1 (1247)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:893  %r_V_4_0_9_1 = mul i16 %rhs_V_0_9_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_9_3 (1255)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:901  %r_V_4_0_9_3 = mul i16 %rhs_V_0_9_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_9_5 (1263)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:909  %r_V_4_0_9_5 = mul i16 %rhs_V_0_9_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_9_7 (1271)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:917  %r_V_4_0_9_7 = mul i16 %rhs_V_0_9_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_9_9 (1279)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:925  %r_V_4_0_9_9 = mul i16 %rhs_V_0_9_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_9_10 (1287)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:933  %r_V_4_0_9_10 = mul i16 %rhs_V_0_9_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_9_13 (1299)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:945  %r_V_4_0_9_13 = mul i16 %rhs_V_0_9_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_10_1 (1341)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:987  %r_V_4_0_10_1 = mul i16 %rhs_V_0_10_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_10_3 (1349)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:995  %r_V_4_0_10_3 = mul i16 %rhs_V_0_10_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_10_5 (1357)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1003  %r_V_4_0_10_5 = mul i16 %rhs_V_0_10_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_10_7 (1365)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1011  %r_V_4_0_10_7 = mul i16 %rhs_V_0_10_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_10_9 (1373)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1019  %r_V_4_0_10_9 = mul i16 %rhs_V_0_10_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_10_10 (1381)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1027  %r_V_4_0_10_10 = mul i16 %rhs_V_0_10_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_10_13 (1393)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1039  %r_V_4_0_10_13 = mul i16 %rhs_V_0_10_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_11_1 (1435)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1081  %r_V_4_0_11_1 = mul i16 %rhs_V_0_11_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_11_3 (1443)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1089  %r_V_4_0_11_3 = mul i16 %rhs_V_0_11_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_11_5 (1451)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1097  %r_V_4_0_11_5 = mul i16 %rhs_V_0_11_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_11_7 (1459)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1105  %r_V_4_0_11_7 = mul i16 %rhs_V_0_11_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_11_9 (1467)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1113  %r_V_4_0_11_9 = mul i16 %rhs_V_0_11_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_11_10 (1475)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1121  %r_V_4_0_11_10 = mul i16 %rhs_V_0_11_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_11_13 (1487)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1133  %r_V_4_0_11_13 = mul i16 %rhs_V_0_11_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_12_1 (1529)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1175  %r_V_4_0_12_1 = mul i16 %rhs_V_0_12_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_12_3 (1537)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1183  %r_V_4_0_12_3 = mul i16 %rhs_V_0_12_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_12_5 (1545)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1191  %r_V_4_0_12_5 = mul i16 %rhs_V_0_12_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_12_7 (1553)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1199  %r_V_4_0_12_7 = mul i16 %rhs_V_0_12_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_12_9 (1561)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1207  %r_V_4_0_12_9 = mul i16 %rhs_V_0_12_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_12_10 (1569)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1215  %r_V_4_0_12_10 = mul i16 %rhs_V_0_12_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_12_13 (1581)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1227  %r_V_4_0_12_13 = mul i16 %rhs_V_0_12_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_13_1 (1623)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1269  %r_V_4_0_13_1 = mul i16 %rhs_V_0_13_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_13_3 (1631)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1277  %r_V_4_0_13_3 = mul i16 %rhs_V_0_13_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_13_5 (1639)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1285  %r_V_4_0_13_5 = mul i16 %rhs_V_0_13_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_13_7 (1647)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1293  %r_V_4_0_13_7 = mul i16 %rhs_V_0_13_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_13_9 (1655)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1301  %r_V_4_0_13_9 = mul i16 %rhs_V_0_13_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_13_10 (1663)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1309  %r_V_4_0_13_10 = mul i16 %rhs_V_0_13_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_13_13 (1675)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1321  %r_V_4_0_13_13 = mul i16 %rhs_V_0_13_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_14_1 (1717)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1363  %r_V_4_0_14_1 = mul i16 %rhs_V_0_14_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_14_3 (1725)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1371  %r_V_4_0_14_3 = mul i16 %rhs_V_0_14_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_14_5 (1733)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1379  %r_V_4_0_14_5 = mul i16 %rhs_V_0_14_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_14_7 (1741)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1387  %r_V_4_0_14_7 = mul i16 %rhs_V_0_14_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_14_9 (1749)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1395  %r_V_4_0_14_9 = mul i16 %rhs_V_0_14_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_14_10 (1757)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1403  %r_V_4_0_14_10 = mul i16 %rhs_V_0_14_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_14_13 (1769)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1415  %r_V_4_0_14_13 = mul i16 %rhs_V_0_14_13, %lhs_V_2_0_0_13

ST_69: r_V_4_0_15_1 (1811)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1457  %r_V_4_0_15_1 = mul i16 %rhs_V_0_15_1, %lhs_V_2_0_0_1

ST_69: r_V_4_0_15_3 (1819)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1465  %r_V_4_0_15_3 = mul i16 %rhs_V_0_15_3, %lhs_V_2_0_0_3

ST_69: r_V_4_0_15_5 (1827)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1473  %r_V_4_0_15_5 = mul i16 %rhs_V_0_15_5, %lhs_V_2_0_0_5

ST_69: r_V_4_0_15_7 (1835)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1481  %r_V_4_0_15_7 = mul i16 %rhs_V_0_15_7, %lhs_V_2_0_0_7

ST_69: r_V_4_0_15_9 (1843)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1489  %r_V_4_0_15_9 = mul i16 %rhs_V_0_15_9, %lhs_V_2_0_0_9

ST_69: r_V_4_0_15_10 (1851)  [2/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1497  %r_V_4_0_15_10 = mul i16 %rhs_V_0_15_10, %lhs_V_2_0_0_10

ST_69: r_V_4_0_15_13 (1863)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1509  %r_V_4_0_15_13 = mul i16 %rhs_V_0_15_13, %lhs_V_2_0_0_13


 <State 70>: 6.38ns
ST_70: tmp_48_0_0_1_cast (374)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:20  %tmp_48_0_0_1_cast = sext i16 %r_V_4_0_0_1 to i17

ST_70: lhs_V_2_0_0_2 (377)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:23  %lhs_V_2_0_0_2 = sext i8 %p_Result_5_0_0_2 to i16

ST_70: rhs_V_0_0_2 (378)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:24  %rhs_V_0_0_2 = sext i8 %p_Result_6_0_0_2 to i16

ST_70: r_V_4_0_0_2 (379)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:25  %r_V_4_0_0_2 = mul i16 %rhs_V_0_0_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_0_2_cast (380)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:26  %tmp_48_0_0_2_cast = sext i16 %r_V_4_0_0_2 to i17

ST_70: tmp_48_0_0_3_cast (386)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:32  %tmp_48_0_0_3_cast = sext i16 %r_V_4_0_0_3 to i17

ST_70: lhs_V_2_0_0_4 (389)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:35  %lhs_V_2_0_0_4 = sext i8 %p_Result_5_0_0_4 to i16

ST_70: rhs_V_0_0_4 (390)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:36  %rhs_V_0_0_4 = sext i8 %p_Result_6_0_0_4 to i16

ST_70: r_V_4_0_0_4 (391)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:37  %r_V_4_0_0_4 = mul i16 %rhs_V_0_0_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_0_4_cast (392)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:38  %tmp_48_0_0_4_cast = sext i16 %r_V_4_0_0_4 to i17

ST_70: tmp_48_0_0_5_cast (398)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:44  %tmp_48_0_0_5_cast = sext i16 %r_V_4_0_0_5 to i17

ST_70: lhs_V_2_0_0_6 (401)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:47  %lhs_V_2_0_0_6 = sext i8 %p_Result_5_0_0_6 to i16

ST_70: rhs_V_0_0_6 (402)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:48  %rhs_V_0_0_6 = sext i8 %p_Result_6_0_0_6 to i16

ST_70: r_V_4_0_0_6 (403)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:49  %r_V_4_0_0_6 = mul i16 %rhs_V_0_0_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_0_6_cast (404)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:50  %tmp_48_0_0_6_cast = sext i16 %r_V_4_0_0_6 to i17

ST_70: tmp_48_0_0_7_cast (410)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:56  %tmp_48_0_0_7_cast = sext i16 %r_V_4_0_0_7 to i17

ST_70: lhs_V_2_0_0_8 (413)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:59  %lhs_V_2_0_0_8 = sext i8 %p_Result_5_0_0_8 to i16

ST_70: rhs_V_0_0_8 (414)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:60  %rhs_V_0_0_8 = sext i8 %p_Result_6_0_0_8 to i16

ST_70: r_V_4_0_0_8 (415)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:61  %r_V_4_0_0_8 = mul i16 %rhs_V_0_0_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_0_8_cast (416)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:62  %tmp_48_0_0_8_cast = sext i16 %r_V_4_0_0_8 to i17

ST_70: tmp_48_0_0_9_cast (422)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:68  %tmp_48_0_0_9_cast = sext i16 %r_V_4_0_0_9 to i17

ST_70: lhs_V_2_0_0_s (425)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:71  %lhs_V_2_0_0_s = sext i8 %p_Result_5_0_0_s to i16

ST_70: rhs_V_0_0_s (426)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:72  %rhs_V_0_0_s = sext i8 %p_Result_6_0_0_s to i16

ST_70: r_V_4_0_0_s (427)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:73  %r_V_4_0_0_s = mul i16 %rhs_V_0_0_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_0_cast (428)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:74  %tmp_48_0_0_cast = sext i16 %r_V_4_0_0_s to i17

ST_70: r_V_4_0_0_10 (433)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:79  %r_V_4_0_0_10 = mul i16 %rhs_V_0_0_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_0_13_cast (452)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:98  %tmp_48_0_0_13_cast = sext i16 %r_V_4_0_0_13 to i17

ST_70: lhs_V_2_0_0_14 (455)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:101  %lhs_V_2_0_0_14 = sext i8 %p_Result_5_0_0_14 to i16

ST_70: rhs_V_0_0_14 (456)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:102  %rhs_V_0_0_14 = sext i8 %p_Result_6_0_0_14 to i16

ST_70: r_V_4_0_0_14 (457)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:103  %r_V_4_0_0_14 = mul i16 %rhs_V_0_0_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_0_14_cast (458)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:104  %tmp_48_0_0_14_cast = sext i16 %r_V_4_0_0_14 to i17

ST_70: tmp4 (460)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:106  %tmp4 = add i17 %tmp_48_0_0_1_cast, %tmp_48_0_0_2_cast

ST_70: tmp6 (463)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:109  %tmp6 = add i17 %tmp_48_0_0_3_cast, %tmp_48_0_0_4_cast

ST_70: tmp7 (465)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:111  %tmp7 = add i17 %tmp_48_0_0_5_cast, %tmp_48_0_0_6_cast

ST_70: tmp10 (470)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:116  %tmp10 = add i17 %tmp_48_0_0_7_cast, %tmp_48_0_0_8_cast

ST_70: tmp11 (472)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:118  %tmp11 = add i17 %tmp_48_0_0_9_cast, %tmp_48_0_0_cast

ST_70: tmp15 (478)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:124  %tmp15 = add i17 %tmp_48_0_0_13_cast, %tmp_48_0_0_14_cast

ST_70: tmp_48_0_1_1_cast (496)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:142  %tmp_48_0_1_1_cast = sext i16 %r_V_4_0_1_1 to i17

ST_70: rhs_V_0_1_2 (498)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:144  %rhs_V_0_1_2 = sext i8 %p_Result_6_0_1_2 to i16

ST_70: r_V_4_0_1_2 (499)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:145  %r_V_4_0_1_2 = mul i16 %rhs_V_0_1_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_1_2_cast (500)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:146  %tmp_48_0_1_2_cast = sext i16 %r_V_4_0_1_2 to i17

ST_70: tmp_48_0_1_3_cast (504)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:150  %tmp_48_0_1_3_cast = sext i16 %r_V_4_0_1_3 to i17

ST_70: rhs_V_0_1_4 (506)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:152  %rhs_V_0_1_4 = sext i8 %p_Result_6_0_1_4 to i16

ST_70: r_V_4_0_1_4 (507)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:153  %r_V_4_0_1_4 = mul i16 %rhs_V_0_1_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_1_4_cast (508)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:154  %tmp_48_0_1_4_cast = sext i16 %r_V_4_0_1_4 to i17

ST_70: tmp_48_0_1_5_cast (512)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:158  %tmp_48_0_1_5_cast = sext i16 %r_V_4_0_1_5 to i17

ST_70: rhs_V_0_1_6 (514)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:160  %rhs_V_0_1_6 = sext i8 %p_Result_6_0_1_6 to i16

ST_70: r_V_4_0_1_6 (515)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:161  %r_V_4_0_1_6 = mul i16 %rhs_V_0_1_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_1_6_cast (516)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:162  %tmp_48_0_1_6_cast = sext i16 %r_V_4_0_1_6 to i17

ST_70: tmp_48_0_1_7_cast (520)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:166  %tmp_48_0_1_7_cast = sext i16 %r_V_4_0_1_7 to i17

ST_70: rhs_V_0_1_8 (522)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:168  %rhs_V_0_1_8 = sext i8 %p_Result_6_0_1_8 to i16

ST_70: r_V_4_0_1_8 (523)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:169  %r_V_4_0_1_8 = mul i16 %rhs_V_0_1_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_1_8_cast (524)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:170  %tmp_48_0_1_8_cast = sext i16 %r_V_4_0_1_8 to i17

ST_70: tmp_48_0_1_9_cast (528)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:174  %tmp_48_0_1_9_cast = sext i16 %r_V_4_0_1_9 to i17

ST_70: rhs_V_0_1_s (530)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:176  %rhs_V_0_1_s = sext i8 %p_Result_6_0_1_s to i16

ST_70: r_V_4_0_1_s (531)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:177  %r_V_4_0_1_s = mul i16 %rhs_V_0_1_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_1_cast (532)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:178  %tmp_48_0_1_cast = sext i16 %r_V_4_0_1_s to i17

ST_70: r_V_4_0_1_10 (535)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:181  %r_V_4_0_1_10 = mul i16 %rhs_V_0_1_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_1_13_cast (548)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:194  %tmp_48_0_1_13_cast = sext i16 %r_V_4_0_1_13 to i17

ST_70: rhs_V_0_1_14 (550)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:196  %rhs_V_0_1_14 = sext i8 %p_Result_6_0_1_14 to i16

ST_70: r_V_4_0_1_14 (551)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:197  %r_V_4_0_1_14 = mul i16 %rhs_V_0_1_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_1_14_cast (552)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:198  %tmp_48_0_1_14_cast = sext i16 %r_V_4_0_1_14 to i17

ST_70: tmp19 (554)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:200  %tmp19 = add i17 %tmp_48_0_1_1_cast, %tmp_48_0_1_2_cast

ST_70: tmp21 (557)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:203  %tmp21 = add i17 %tmp_48_0_1_3_cast, %tmp_48_0_1_4_cast

ST_70: tmp22 (559)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:205  %tmp22 = add i17 %tmp_48_0_1_5_cast, %tmp_48_0_1_6_cast

ST_70: tmp25 (564)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:210  %tmp25 = add i17 %tmp_48_0_1_7_cast, %tmp_48_0_1_8_cast

ST_70: tmp26 (566)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:212  %tmp26 = add i17 %tmp_48_0_1_9_cast, %tmp_48_0_1_cast

ST_70: tmp30 (572)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:218  %tmp30 = add i17 %tmp_48_0_1_13_cast, %tmp_48_0_1_14_cast

ST_70: tmp_48_0_2_1_cast (590)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:236  %tmp_48_0_2_1_cast = sext i16 %r_V_4_0_2_1 to i17

ST_70: rhs_V_0_2_2 (592)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:238  %rhs_V_0_2_2 = sext i8 %p_Result_6_0_2_2 to i16

ST_70: r_V_4_0_2_2 (593)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:239  %r_V_4_0_2_2 = mul i16 %rhs_V_0_2_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_2_2_cast (594)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:240  %tmp_48_0_2_2_cast = sext i16 %r_V_4_0_2_2 to i17

ST_70: tmp_48_0_2_3_cast (598)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:244  %tmp_48_0_2_3_cast = sext i16 %r_V_4_0_2_3 to i17

ST_70: rhs_V_0_2_4 (600)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:246  %rhs_V_0_2_4 = sext i8 %p_Result_6_0_2_4 to i16

ST_70: r_V_4_0_2_4 (601)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:247  %r_V_4_0_2_4 = mul i16 %rhs_V_0_2_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_2_4_cast (602)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:248  %tmp_48_0_2_4_cast = sext i16 %r_V_4_0_2_4 to i17

ST_70: tmp_48_0_2_5_cast (606)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:252  %tmp_48_0_2_5_cast = sext i16 %r_V_4_0_2_5 to i17

ST_70: rhs_V_0_2_6 (608)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:254  %rhs_V_0_2_6 = sext i8 %p_Result_6_0_2_6 to i16

ST_70: r_V_4_0_2_6 (609)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:255  %r_V_4_0_2_6 = mul i16 %rhs_V_0_2_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_2_6_cast (610)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:256  %tmp_48_0_2_6_cast = sext i16 %r_V_4_0_2_6 to i17

ST_70: tmp_48_0_2_7_cast (614)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:260  %tmp_48_0_2_7_cast = sext i16 %r_V_4_0_2_7 to i17

ST_70: rhs_V_0_2_8 (616)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:262  %rhs_V_0_2_8 = sext i8 %p_Result_6_0_2_8 to i16

ST_70: r_V_4_0_2_8 (617)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:263  %r_V_4_0_2_8 = mul i16 %rhs_V_0_2_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_2_8_cast (618)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:264  %tmp_48_0_2_8_cast = sext i16 %r_V_4_0_2_8 to i17

ST_70: tmp_48_0_2_9_cast (622)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:268  %tmp_48_0_2_9_cast = sext i16 %r_V_4_0_2_9 to i17

ST_70: rhs_V_0_2_s (624)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:270  %rhs_V_0_2_s = sext i8 %p_Result_6_0_2_s to i16

ST_70: r_V_4_0_2_s (625)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:271  %r_V_4_0_2_s = mul i16 %rhs_V_0_2_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_2_cast (626)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:272  %tmp_48_0_2_cast = sext i16 %r_V_4_0_2_s to i17

ST_70: r_V_4_0_2_10 (629)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:275  %r_V_4_0_2_10 = mul i16 %rhs_V_0_2_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_2_13_cast (642)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:288  %tmp_48_0_2_13_cast = sext i16 %r_V_4_0_2_13 to i17

ST_70: rhs_V_0_2_14 (644)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:290  %rhs_V_0_2_14 = sext i8 %p_Result_6_0_2_14 to i16

ST_70: r_V_4_0_2_14 (645)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:291  %r_V_4_0_2_14 = mul i16 %rhs_V_0_2_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_2_14_cast (646)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:292  %tmp_48_0_2_14_cast = sext i16 %r_V_4_0_2_14 to i17

ST_70: tmp34 (648)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:294  %tmp34 = add i17 %tmp_48_0_2_1_cast, %tmp_48_0_2_2_cast

ST_70: tmp36 (651)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:297  %tmp36 = add i17 %tmp_48_0_2_3_cast, %tmp_48_0_2_4_cast

ST_70: tmp37 (653)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:299  %tmp37 = add i17 %tmp_48_0_2_5_cast, %tmp_48_0_2_6_cast

ST_70: tmp40 (658)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:304  %tmp40 = add i17 %tmp_48_0_2_7_cast, %tmp_48_0_2_8_cast

ST_70: tmp41 (660)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:306  %tmp41 = add i17 %tmp_48_0_2_9_cast, %tmp_48_0_2_cast

ST_70: tmp45 (666)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:312  %tmp45 = add i17 %tmp_48_0_2_13_cast, %tmp_48_0_2_14_cast

ST_70: tmp_48_0_3_1_cast (684)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:330  %tmp_48_0_3_1_cast = sext i16 %r_V_4_0_3_1 to i17

ST_70: rhs_V_0_3_2 (686)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:332  %rhs_V_0_3_2 = sext i8 %p_Result_6_0_3_2 to i16

ST_70: r_V_4_0_3_2 (687)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:333  %r_V_4_0_3_2 = mul i16 %rhs_V_0_3_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_3_2_cast (688)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:334  %tmp_48_0_3_2_cast = sext i16 %r_V_4_0_3_2 to i17

ST_70: tmp_48_0_3_3_cast (692)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:338  %tmp_48_0_3_3_cast = sext i16 %r_V_4_0_3_3 to i17

ST_70: rhs_V_0_3_4 (694)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:340  %rhs_V_0_3_4 = sext i8 %p_Result_6_0_3_4 to i16

ST_70: r_V_4_0_3_4 (695)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:341  %r_V_4_0_3_4 = mul i16 %rhs_V_0_3_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_3_4_cast (696)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:342  %tmp_48_0_3_4_cast = sext i16 %r_V_4_0_3_4 to i17

ST_70: tmp_48_0_3_5_cast (700)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:346  %tmp_48_0_3_5_cast = sext i16 %r_V_4_0_3_5 to i17

ST_70: rhs_V_0_3_6 (702)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:348  %rhs_V_0_3_6 = sext i8 %p_Result_6_0_3_6 to i16

ST_70: r_V_4_0_3_6 (703)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:349  %r_V_4_0_3_6 = mul i16 %rhs_V_0_3_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_3_6_cast (704)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:350  %tmp_48_0_3_6_cast = sext i16 %r_V_4_0_3_6 to i17

ST_70: tmp_48_0_3_7_cast (708)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:354  %tmp_48_0_3_7_cast = sext i16 %r_V_4_0_3_7 to i17

ST_70: rhs_V_0_3_8 (710)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:356  %rhs_V_0_3_8 = sext i8 %p_Result_6_0_3_8 to i16

ST_70: r_V_4_0_3_8 (711)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:357  %r_V_4_0_3_8 = mul i16 %rhs_V_0_3_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_3_8_cast (712)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:358  %tmp_48_0_3_8_cast = sext i16 %r_V_4_0_3_8 to i17

ST_70: tmp_48_0_3_9_cast (716)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:362  %tmp_48_0_3_9_cast = sext i16 %r_V_4_0_3_9 to i17

ST_70: rhs_V_0_3_s (718)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:364  %rhs_V_0_3_s = sext i8 %p_Result_6_0_3_s to i16

ST_70: r_V_4_0_3_s (719)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:365  %r_V_4_0_3_s = mul i16 %rhs_V_0_3_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_3_cast (720)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:366  %tmp_48_0_3_cast = sext i16 %r_V_4_0_3_s to i17

ST_70: r_V_4_0_3_10 (723)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:369  %r_V_4_0_3_10 = mul i16 %rhs_V_0_3_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_3_13_cast (736)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:382  %tmp_48_0_3_13_cast = sext i16 %r_V_4_0_3_13 to i17

ST_70: rhs_V_0_3_14 (738)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:384  %rhs_V_0_3_14 = sext i8 %p_Result_6_0_3_14 to i16

ST_70: r_V_4_0_3_14 (739)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:385  %r_V_4_0_3_14 = mul i16 %rhs_V_0_3_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_3_14_cast (740)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:386  %tmp_48_0_3_14_cast = sext i16 %r_V_4_0_3_14 to i17

ST_70: tmp49 (742)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:388  %tmp49 = add i17 %tmp_48_0_3_1_cast, %tmp_48_0_3_2_cast

ST_70: tmp51 (745)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:391  %tmp51 = add i17 %tmp_48_0_3_3_cast, %tmp_48_0_3_4_cast

ST_70: tmp52 (747)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:393  %tmp52 = add i17 %tmp_48_0_3_5_cast, %tmp_48_0_3_6_cast

ST_70: tmp55 (752)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:398  %tmp55 = add i17 %tmp_48_0_3_7_cast, %tmp_48_0_3_8_cast

ST_70: tmp56 (754)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:400  %tmp56 = add i17 %tmp_48_0_3_9_cast, %tmp_48_0_3_cast

ST_70: tmp60 (760)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:406  %tmp60 = add i17 %tmp_48_0_3_13_cast, %tmp_48_0_3_14_cast

ST_70: tmp_48_0_4_1_cast (778)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:424  %tmp_48_0_4_1_cast = sext i16 %r_V_4_0_4_1 to i17

ST_70: rhs_V_0_4_2 (780)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:426  %rhs_V_0_4_2 = sext i8 %p_Result_6_0_4_2 to i16

ST_70: r_V_4_0_4_2 (781)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:427  %r_V_4_0_4_2 = mul i16 %rhs_V_0_4_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_4_2_cast (782)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:428  %tmp_48_0_4_2_cast = sext i16 %r_V_4_0_4_2 to i17

ST_70: tmp_48_0_4_3_cast (786)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:432  %tmp_48_0_4_3_cast = sext i16 %r_V_4_0_4_3 to i17

ST_70: rhs_V_0_4_4 (788)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:434  %rhs_V_0_4_4 = sext i8 %p_Result_6_0_4_4 to i16

ST_70: r_V_4_0_4_4 (789)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:435  %r_V_4_0_4_4 = mul i16 %rhs_V_0_4_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_4_4_cast (790)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:436  %tmp_48_0_4_4_cast = sext i16 %r_V_4_0_4_4 to i17

ST_70: tmp_48_0_4_5_cast (794)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:440  %tmp_48_0_4_5_cast = sext i16 %r_V_4_0_4_5 to i17

ST_70: rhs_V_0_4_6 (796)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:442  %rhs_V_0_4_6 = sext i8 %p_Result_6_0_4_6 to i16

ST_70: r_V_4_0_4_6 (797)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:443  %r_V_4_0_4_6 = mul i16 %rhs_V_0_4_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_4_6_cast (798)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:444  %tmp_48_0_4_6_cast = sext i16 %r_V_4_0_4_6 to i17

ST_70: tmp_48_0_4_7_cast (802)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:448  %tmp_48_0_4_7_cast = sext i16 %r_V_4_0_4_7 to i17

ST_70: rhs_V_0_4_8 (804)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:450  %rhs_V_0_4_8 = sext i8 %p_Result_6_0_4_8 to i16

ST_70: r_V_4_0_4_8 (805)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:451  %r_V_4_0_4_8 = mul i16 %rhs_V_0_4_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_4_8_cast (806)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:452  %tmp_48_0_4_8_cast = sext i16 %r_V_4_0_4_8 to i17

ST_70: tmp_48_0_4_9_cast (810)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:456  %tmp_48_0_4_9_cast = sext i16 %r_V_4_0_4_9 to i17

ST_70: rhs_V_0_4_s (812)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:458  %rhs_V_0_4_s = sext i8 %p_Result_6_0_4_s to i16

ST_70: r_V_4_0_4_s (813)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:459  %r_V_4_0_4_s = mul i16 %rhs_V_0_4_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_4_cast (814)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:460  %tmp_48_0_4_cast = sext i16 %r_V_4_0_4_s to i17

ST_70: r_V_4_0_4_10 (817)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:463  %r_V_4_0_4_10 = mul i16 %rhs_V_0_4_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_4_13_cast (830)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:476  %tmp_48_0_4_13_cast = sext i16 %r_V_4_0_4_13 to i17

ST_70: rhs_V_0_4_14 (832)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:478  %rhs_V_0_4_14 = sext i8 %p_Result_6_0_4_14 to i16

ST_70: r_V_4_0_4_14 (833)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:479  %r_V_4_0_4_14 = mul i16 %rhs_V_0_4_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_4_14_cast (834)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:480  %tmp_48_0_4_14_cast = sext i16 %r_V_4_0_4_14 to i17

ST_70: tmp64 (836)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:482  %tmp64 = add i17 %tmp_48_0_4_1_cast, %tmp_48_0_4_2_cast

ST_70: tmp66 (839)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:485  %tmp66 = add i17 %tmp_48_0_4_3_cast, %tmp_48_0_4_4_cast

ST_70: tmp67 (841)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:487  %tmp67 = add i17 %tmp_48_0_4_5_cast, %tmp_48_0_4_6_cast

ST_70: tmp70 (846)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:492  %tmp70 = add i17 %tmp_48_0_4_7_cast, %tmp_48_0_4_8_cast

ST_70: tmp71 (848)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:494  %tmp71 = add i17 %tmp_48_0_4_9_cast, %tmp_48_0_4_cast

ST_70: tmp75 (854)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:500  %tmp75 = add i17 %tmp_48_0_4_13_cast, %tmp_48_0_4_14_cast

ST_70: tmp_48_0_5_1_cast (872)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:518  %tmp_48_0_5_1_cast = sext i16 %r_V_4_0_5_1 to i17

ST_70: rhs_V_0_5_2 (874)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:520  %rhs_V_0_5_2 = sext i8 %p_Result_6_0_5_2 to i16

ST_70: r_V_4_0_5_2 (875)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:521  %r_V_4_0_5_2 = mul i16 %rhs_V_0_5_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_5_2_cast (876)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:522  %tmp_48_0_5_2_cast = sext i16 %r_V_4_0_5_2 to i17

ST_70: tmp_48_0_5_3_cast (880)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:526  %tmp_48_0_5_3_cast = sext i16 %r_V_4_0_5_3 to i17

ST_70: rhs_V_0_5_4 (882)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:528  %rhs_V_0_5_4 = sext i8 %p_Result_6_0_5_4 to i16

ST_70: r_V_4_0_5_4 (883)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:529  %r_V_4_0_5_4 = mul i16 %rhs_V_0_5_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_5_4_cast (884)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:530  %tmp_48_0_5_4_cast = sext i16 %r_V_4_0_5_4 to i17

ST_70: tmp_48_0_5_5_cast (888)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:534  %tmp_48_0_5_5_cast = sext i16 %r_V_4_0_5_5 to i17

ST_70: rhs_V_0_5_6 (890)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:536  %rhs_V_0_5_6 = sext i8 %p_Result_6_0_5_6 to i16

ST_70: r_V_4_0_5_6 (891)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:537  %r_V_4_0_5_6 = mul i16 %rhs_V_0_5_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_5_6_cast (892)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:538  %tmp_48_0_5_6_cast = sext i16 %r_V_4_0_5_6 to i17

ST_70: tmp_48_0_5_7_cast (896)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:542  %tmp_48_0_5_7_cast = sext i16 %r_V_4_0_5_7 to i17

ST_70: rhs_V_0_5_8 (898)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:544  %rhs_V_0_5_8 = sext i8 %p_Result_6_0_5_8 to i16

ST_70: r_V_4_0_5_8 (899)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:545  %r_V_4_0_5_8 = mul i16 %rhs_V_0_5_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_5_8_cast (900)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:546  %tmp_48_0_5_8_cast = sext i16 %r_V_4_0_5_8 to i17

ST_70: tmp_48_0_5_9_cast (904)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:550  %tmp_48_0_5_9_cast = sext i16 %r_V_4_0_5_9 to i17

ST_70: rhs_V_0_5_s (906)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:552  %rhs_V_0_5_s = sext i8 %p_Result_6_0_5_s to i16

ST_70: r_V_4_0_5_s (907)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:553  %r_V_4_0_5_s = mul i16 %rhs_V_0_5_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_5_cast (908)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:554  %tmp_48_0_5_cast = sext i16 %r_V_4_0_5_s to i17

ST_70: r_V_4_0_5_10 (911)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:557  %r_V_4_0_5_10 = mul i16 %rhs_V_0_5_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_5_13_cast (924)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:570  %tmp_48_0_5_13_cast = sext i16 %r_V_4_0_5_13 to i17

ST_70: rhs_V_0_5_14 (926)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:572  %rhs_V_0_5_14 = sext i8 %p_Result_6_0_5_14 to i16

ST_70: r_V_4_0_5_14 (927)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:573  %r_V_4_0_5_14 = mul i16 %rhs_V_0_5_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_5_14_cast (928)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:574  %tmp_48_0_5_14_cast = sext i16 %r_V_4_0_5_14 to i17

ST_70: tmp79 (930)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:576  %tmp79 = add i17 %tmp_48_0_5_1_cast, %tmp_48_0_5_2_cast

ST_70: tmp81 (933)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:579  %tmp81 = add i17 %tmp_48_0_5_3_cast, %tmp_48_0_5_4_cast

ST_70: tmp82 (935)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:581  %tmp82 = add i17 %tmp_48_0_5_5_cast, %tmp_48_0_5_6_cast

ST_70: tmp85 (940)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:586  %tmp85 = add i17 %tmp_48_0_5_7_cast, %tmp_48_0_5_8_cast

ST_70: tmp86 (942)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:588  %tmp86 = add i17 %tmp_48_0_5_9_cast, %tmp_48_0_5_cast

ST_70: tmp90 (948)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:594  %tmp90 = add i17 %tmp_48_0_5_13_cast, %tmp_48_0_5_14_cast

ST_70: tmp_48_0_6_1_cast (966)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:612  %tmp_48_0_6_1_cast = sext i16 %r_V_4_0_6_1 to i17

ST_70: rhs_V_0_6_2 (968)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:614  %rhs_V_0_6_2 = sext i8 %p_Result_6_0_6_2 to i16

ST_70: r_V_4_0_6_2 (969)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:615  %r_V_4_0_6_2 = mul i16 %rhs_V_0_6_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_6_2_cast (970)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:616  %tmp_48_0_6_2_cast = sext i16 %r_V_4_0_6_2 to i17

ST_70: tmp_48_0_6_3_cast (974)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:620  %tmp_48_0_6_3_cast = sext i16 %r_V_4_0_6_3 to i17

ST_70: rhs_V_0_6_4 (976)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:622  %rhs_V_0_6_4 = sext i8 %p_Result_6_0_6_4 to i16

ST_70: r_V_4_0_6_4 (977)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:623  %r_V_4_0_6_4 = mul i16 %rhs_V_0_6_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_6_4_cast (978)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:624  %tmp_48_0_6_4_cast = sext i16 %r_V_4_0_6_4 to i17

ST_70: tmp_48_0_6_5_cast (982)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:628  %tmp_48_0_6_5_cast = sext i16 %r_V_4_0_6_5 to i17

ST_70: rhs_V_0_6_6 (984)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:630  %rhs_V_0_6_6 = sext i8 %p_Result_6_0_6_6 to i16

ST_70: r_V_4_0_6_6 (985)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:631  %r_V_4_0_6_6 = mul i16 %rhs_V_0_6_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_6_6_cast (986)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:632  %tmp_48_0_6_6_cast = sext i16 %r_V_4_0_6_6 to i17

ST_70: tmp_48_0_6_7_cast (990)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:636  %tmp_48_0_6_7_cast = sext i16 %r_V_4_0_6_7 to i17

ST_70: rhs_V_0_6_8 (992)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:638  %rhs_V_0_6_8 = sext i8 %p_Result_6_0_6_8 to i16

ST_70: r_V_4_0_6_8 (993)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:639  %r_V_4_0_6_8 = mul i16 %rhs_V_0_6_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_6_8_cast (994)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:640  %tmp_48_0_6_8_cast = sext i16 %r_V_4_0_6_8 to i17

ST_70: tmp_48_0_6_9_cast (998)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:644  %tmp_48_0_6_9_cast = sext i16 %r_V_4_0_6_9 to i17

ST_70: rhs_V_0_6_s (1000)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:646  %rhs_V_0_6_s = sext i8 %p_Result_6_0_6_s to i16

ST_70: r_V_4_0_6_s (1001)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:647  %r_V_4_0_6_s = mul i16 %rhs_V_0_6_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_6_cast (1002)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:648  %tmp_48_0_6_cast = sext i16 %r_V_4_0_6_s to i17

ST_70: r_V_4_0_6_10 (1005)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:651  %r_V_4_0_6_10 = mul i16 %rhs_V_0_6_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_6_13_cast (1018)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:664  %tmp_48_0_6_13_cast = sext i16 %r_V_4_0_6_13 to i17

ST_70: rhs_V_0_6_14 (1020)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:666  %rhs_V_0_6_14 = sext i8 %p_Result_6_0_6_14 to i16

ST_70: r_V_4_0_6_14 (1021)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:667  %r_V_4_0_6_14 = mul i16 %rhs_V_0_6_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_6_14_cast (1022)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:668  %tmp_48_0_6_14_cast = sext i16 %r_V_4_0_6_14 to i17

ST_70: tmp94 (1024)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:670  %tmp94 = add i17 %tmp_48_0_6_1_cast, %tmp_48_0_6_2_cast

ST_70: tmp96 (1027)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:673  %tmp96 = add i17 %tmp_48_0_6_3_cast, %tmp_48_0_6_4_cast

ST_70: tmp97 (1029)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:675  %tmp97 = add i17 %tmp_48_0_6_5_cast, %tmp_48_0_6_6_cast

ST_70: tmp100 (1034)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:680  %tmp100 = add i17 %tmp_48_0_6_7_cast, %tmp_48_0_6_8_cast

ST_70: tmp101 (1036)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:682  %tmp101 = add i17 %tmp_48_0_6_9_cast, %tmp_48_0_6_cast

ST_70: tmp105 (1042)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:688  %tmp105 = add i17 %tmp_48_0_6_13_cast, %tmp_48_0_6_14_cast

ST_70: tmp_48_0_7_1_cast (1060)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:706  %tmp_48_0_7_1_cast = sext i16 %r_V_4_0_7_1 to i17

ST_70: rhs_V_0_7_2 (1062)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:708  %rhs_V_0_7_2 = sext i8 %p_Result_6_0_7_2 to i16

ST_70: r_V_4_0_7_2 (1063)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:709  %r_V_4_0_7_2 = mul i16 %rhs_V_0_7_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_7_2_cast (1064)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:710  %tmp_48_0_7_2_cast = sext i16 %r_V_4_0_7_2 to i17

ST_70: tmp_48_0_7_3_cast (1068)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:714  %tmp_48_0_7_3_cast = sext i16 %r_V_4_0_7_3 to i17

ST_70: rhs_V_0_7_4 (1070)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:716  %rhs_V_0_7_4 = sext i8 %p_Result_6_0_7_4 to i16

ST_70: r_V_4_0_7_4 (1071)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:717  %r_V_4_0_7_4 = mul i16 %rhs_V_0_7_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_7_4_cast (1072)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:718  %tmp_48_0_7_4_cast = sext i16 %r_V_4_0_7_4 to i17

ST_70: tmp_48_0_7_5_cast (1076)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:722  %tmp_48_0_7_5_cast = sext i16 %r_V_4_0_7_5 to i17

ST_70: rhs_V_0_7_6 (1078)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:724  %rhs_V_0_7_6 = sext i8 %p_Result_6_0_7_6 to i16

ST_70: r_V_4_0_7_6 (1079)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:725  %r_V_4_0_7_6 = mul i16 %rhs_V_0_7_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_7_6_cast (1080)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:726  %tmp_48_0_7_6_cast = sext i16 %r_V_4_0_7_6 to i17

ST_70: tmp_48_0_7_7_cast (1084)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:730  %tmp_48_0_7_7_cast = sext i16 %r_V_4_0_7_7 to i17

ST_70: rhs_V_0_7_8 (1086)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:732  %rhs_V_0_7_8 = sext i8 %p_Result_6_0_7_8 to i16

ST_70: r_V_4_0_7_8 (1087)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:733  %r_V_4_0_7_8 = mul i16 %rhs_V_0_7_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_7_8_cast (1088)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:734  %tmp_48_0_7_8_cast = sext i16 %r_V_4_0_7_8 to i17

ST_70: tmp_48_0_7_9_cast (1092)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:738  %tmp_48_0_7_9_cast = sext i16 %r_V_4_0_7_9 to i17

ST_70: rhs_V_0_7_s (1094)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:740  %rhs_V_0_7_s = sext i8 %p_Result_6_0_7_s to i16

ST_70: r_V_4_0_7_s (1095)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:741  %r_V_4_0_7_s = mul i16 %rhs_V_0_7_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_7_cast (1096)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:742  %tmp_48_0_7_cast = sext i16 %r_V_4_0_7_s to i17

ST_70: r_V_4_0_7_10 (1099)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:745  %r_V_4_0_7_10 = mul i16 %rhs_V_0_7_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_7_13_cast (1112)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:758  %tmp_48_0_7_13_cast = sext i16 %r_V_4_0_7_13 to i17

ST_70: rhs_V_0_7_14 (1114)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:760  %rhs_V_0_7_14 = sext i8 %p_Result_6_0_7_14 to i16

ST_70: r_V_4_0_7_14 (1115)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:761  %r_V_4_0_7_14 = mul i16 %rhs_V_0_7_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_7_14_cast (1116)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:762  %tmp_48_0_7_14_cast = sext i16 %r_V_4_0_7_14 to i17

ST_70: tmp109 (1118)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:764  %tmp109 = add i17 %tmp_48_0_7_1_cast, %tmp_48_0_7_2_cast

ST_70: tmp111 (1121)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:767  %tmp111 = add i17 %tmp_48_0_7_3_cast, %tmp_48_0_7_4_cast

ST_70: tmp112 (1123)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:769  %tmp112 = add i17 %tmp_48_0_7_5_cast, %tmp_48_0_7_6_cast

ST_70: tmp115 (1128)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:774  %tmp115 = add i17 %tmp_48_0_7_7_cast, %tmp_48_0_7_8_cast

ST_70: tmp116 (1130)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:776  %tmp116 = add i17 %tmp_48_0_7_9_cast, %tmp_48_0_7_cast

ST_70: tmp120 (1136)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:782  %tmp120 = add i17 %tmp_48_0_7_13_cast, %tmp_48_0_7_14_cast

ST_70: tmp_48_0_8_1_cast (1154)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:800  %tmp_48_0_8_1_cast = sext i16 %r_V_4_0_8_1 to i17

ST_70: rhs_V_0_8_2 (1156)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:802  %rhs_V_0_8_2 = sext i8 %p_Result_6_0_8_2 to i16

ST_70: r_V_4_0_8_2 (1157)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:803  %r_V_4_0_8_2 = mul i16 %rhs_V_0_8_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_8_2_cast (1158)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:804  %tmp_48_0_8_2_cast = sext i16 %r_V_4_0_8_2 to i17

ST_70: tmp_48_0_8_3_cast (1162)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:808  %tmp_48_0_8_3_cast = sext i16 %r_V_4_0_8_3 to i17

ST_70: rhs_V_0_8_4 (1164)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:810  %rhs_V_0_8_4 = sext i8 %p_Result_6_0_8_4 to i16

ST_70: r_V_4_0_8_4 (1165)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:811  %r_V_4_0_8_4 = mul i16 %rhs_V_0_8_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_8_4_cast (1166)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:812  %tmp_48_0_8_4_cast = sext i16 %r_V_4_0_8_4 to i17

ST_70: tmp_48_0_8_5_cast (1170)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:816  %tmp_48_0_8_5_cast = sext i16 %r_V_4_0_8_5 to i17

ST_70: rhs_V_0_8_6 (1172)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:818  %rhs_V_0_8_6 = sext i8 %p_Result_6_0_8_6 to i16

ST_70: r_V_4_0_8_6 (1173)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:819  %r_V_4_0_8_6 = mul i16 %rhs_V_0_8_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_8_6_cast (1174)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:820  %tmp_48_0_8_6_cast = sext i16 %r_V_4_0_8_6 to i17

ST_70: tmp_48_0_8_7_cast (1178)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:824  %tmp_48_0_8_7_cast = sext i16 %r_V_4_0_8_7 to i17

ST_70: rhs_V_0_8_8 (1180)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:826  %rhs_V_0_8_8 = sext i8 %p_Result_6_0_8_8 to i16

ST_70: r_V_4_0_8_8 (1181)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:827  %r_V_4_0_8_8 = mul i16 %rhs_V_0_8_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_8_8_cast (1182)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:828  %tmp_48_0_8_8_cast = sext i16 %r_V_4_0_8_8 to i17

ST_70: tmp_48_0_8_9_cast (1186)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:832  %tmp_48_0_8_9_cast = sext i16 %r_V_4_0_8_9 to i17

ST_70: rhs_V_0_8_s (1188)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:834  %rhs_V_0_8_s = sext i8 %p_Result_6_0_8_s to i16

ST_70: r_V_4_0_8_s (1189)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:835  %r_V_4_0_8_s = mul i16 %rhs_V_0_8_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_8_cast (1190)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:836  %tmp_48_0_8_cast = sext i16 %r_V_4_0_8_s to i17

ST_70: r_V_4_0_8_10 (1193)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:839  %r_V_4_0_8_10 = mul i16 %rhs_V_0_8_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_8_13_cast (1206)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:852  %tmp_48_0_8_13_cast = sext i16 %r_V_4_0_8_13 to i17

ST_70: rhs_V_0_8_14 (1208)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:854  %rhs_V_0_8_14 = sext i8 %p_Result_6_0_8_14 to i16

ST_70: r_V_4_0_8_14 (1209)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:855  %r_V_4_0_8_14 = mul i16 %rhs_V_0_8_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_8_14_cast (1210)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:856  %tmp_48_0_8_14_cast = sext i16 %r_V_4_0_8_14 to i17

ST_70: tmp124 (1212)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:858  %tmp124 = add i17 %tmp_48_0_8_1_cast, %tmp_48_0_8_2_cast

ST_70: tmp126 (1215)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:861  %tmp126 = add i17 %tmp_48_0_8_3_cast, %tmp_48_0_8_4_cast

ST_70: tmp127 (1217)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:863  %tmp127 = add i17 %tmp_48_0_8_5_cast, %tmp_48_0_8_6_cast

ST_70: tmp130 (1222)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:868  %tmp130 = add i17 %tmp_48_0_8_7_cast, %tmp_48_0_8_8_cast

ST_70: tmp131 (1224)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:870  %tmp131 = add i17 %tmp_48_0_8_9_cast, %tmp_48_0_8_cast

ST_70: tmp135 (1230)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:876  %tmp135 = add i17 %tmp_48_0_8_13_cast, %tmp_48_0_8_14_cast

ST_70: tmp_48_0_9_1_cast (1248)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:894  %tmp_48_0_9_1_cast = sext i16 %r_V_4_0_9_1 to i17

ST_70: rhs_V_0_9_2 (1250)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:896  %rhs_V_0_9_2 = sext i8 %p_Result_6_0_9_2 to i16

ST_70: r_V_4_0_9_2 (1251)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:897  %r_V_4_0_9_2 = mul i16 %rhs_V_0_9_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_9_2_cast (1252)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:898  %tmp_48_0_9_2_cast = sext i16 %r_V_4_0_9_2 to i17

ST_70: tmp_48_0_9_3_cast (1256)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:902  %tmp_48_0_9_3_cast = sext i16 %r_V_4_0_9_3 to i17

ST_70: rhs_V_0_9_4 (1258)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:904  %rhs_V_0_9_4 = sext i8 %p_Result_6_0_9_4 to i16

ST_70: r_V_4_0_9_4 (1259)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:905  %r_V_4_0_9_4 = mul i16 %rhs_V_0_9_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_9_4_cast (1260)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:906  %tmp_48_0_9_4_cast = sext i16 %r_V_4_0_9_4 to i17

ST_70: tmp_48_0_9_5_cast (1264)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:910  %tmp_48_0_9_5_cast = sext i16 %r_V_4_0_9_5 to i17

ST_70: rhs_V_0_9_6 (1266)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:912  %rhs_V_0_9_6 = sext i8 %p_Result_6_0_9_6 to i16

ST_70: r_V_4_0_9_6 (1267)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:913  %r_V_4_0_9_6 = mul i16 %rhs_V_0_9_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_9_6_cast (1268)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:914  %tmp_48_0_9_6_cast = sext i16 %r_V_4_0_9_6 to i17

ST_70: tmp_48_0_9_7_cast (1272)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:918  %tmp_48_0_9_7_cast = sext i16 %r_V_4_0_9_7 to i17

ST_70: rhs_V_0_9_8 (1274)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:920  %rhs_V_0_9_8 = sext i8 %p_Result_6_0_9_8 to i16

ST_70: r_V_4_0_9_8 (1275)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:921  %r_V_4_0_9_8 = mul i16 %rhs_V_0_9_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_9_8_cast (1276)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:922  %tmp_48_0_9_8_cast = sext i16 %r_V_4_0_9_8 to i17

ST_70: tmp_48_0_9_9_cast (1280)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:926  %tmp_48_0_9_9_cast = sext i16 %r_V_4_0_9_9 to i17

ST_70: rhs_V_0_9_s (1282)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:928  %rhs_V_0_9_s = sext i8 %p_Result_6_0_9_s to i16

ST_70: r_V_4_0_9_s (1283)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:929  %r_V_4_0_9_s = mul i16 %rhs_V_0_9_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_9_cast (1284)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:930  %tmp_48_0_9_cast = sext i16 %r_V_4_0_9_s to i17

ST_70: r_V_4_0_9_10 (1287)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:933  %r_V_4_0_9_10 = mul i16 %rhs_V_0_9_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_9_13_cast (1300)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:946  %tmp_48_0_9_13_cast = sext i16 %r_V_4_0_9_13 to i17

ST_70: rhs_V_0_9_14 (1302)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:948  %rhs_V_0_9_14 = sext i8 %p_Result_6_0_9_14 to i16

ST_70: r_V_4_0_9_14 (1303)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:949  %r_V_4_0_9_14 = mul i16 %rhs_V_0_9_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_9_14_cast (1304)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:950  %tmp_48_0_9_14_cast = sext i16 %r_V_4_0_9_14 to i17

ST_70: tmp139 (1306)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:952  %tmp139 = add i17 %tmp_48_0_9_1_cast, %tmp_48_0_9_2_cast

ST_70: tmp141 (1309)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:955  %tmp141 = add i17 %tmp_48_0_9_3_cast, %tmp_48_0_9_4_cast

ST_70: tmp142 (1311)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:957  %tmp142 = add i17 %tmp_48_0_9_5_cast, %tmp_48_0_9_6_cast

ST_70: tmp145 (1316)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:962  %tmp145 = add i17 %tmp_48_0_9_7_cast, %tmp_48_0_9_8_cast

ST_70: tmp146 (1318)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:964  %tmp146 = add i17 %tmp_48_0_9_9_cast, %tmp_48_0_9_cast

ST_70: tmp150 (1324)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:970  %tmp150 = add i17 %tmp_48_0_9_13_cast, %tmp_48_0_9_14_cast

ST_70: tmp_48_0_10_1_cast (1342)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:988  %tmp_48_0_10_1_cast = sext i16 %r_V_4_0_10_1 to i17

ST_70: rhs_V_0_10_2 (1344)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:990  %rhs_V_0_10_2 = sext i8 %p_Result_6_0_10_2 to i16

ST_70: r_V_4_0_10_2 (1345)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:991  %r_V_4_0_10_2 = mul i16 %rhs_V_0_10_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_10_2_cast (1346)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:992  %tmp_48_0_10_2_cast = sext i16 %r_V_4_0_10_2 to i17

ST_70: tmp_48_0_10_3_cast (1350)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:996  %tmp_48_0_10_3_cast = sext i16 %r_V_4_0_10_3 to i17

ST_70: rhs_V_0_10_4 (1352)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:998  %rhs_V_0_10_4 = sext i8 %p_Result_6_0_10_4 to i16

ST_70: r_V_4_0_10_4 (1353)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:999  %r_V_4_0_10_4 = mul i16 %rhs_V_0_10_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_10_4_cast (1354)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1000  %tmp_48_0_10_4_cast = sext i16 %r_V_4_0_10_4 to i17

ST_70: tmp_48_0_10_5_cast (1358)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1004  %tmp_48_0_10_5_cast = sext i16 %r_V_4_0_10_5 to i17

ST_70: rhs_V_0_10_6 (1360)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1006  %rhs_V_0_10_6 = sext i8 %p_Result_6_0_10_6 to i16

ST_70: r_V_4_0_10_6 (1361)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1007  %r_V_4_0_10_6 = mul i16 %rhs_V_0_10_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_10_6_cast (1362)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1008  %tmp_48_0_10_6_cast = sext i16 %r_V_4_0_10_6 to i17

ST_70: tmp_48_0_10_7_cast (1366)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1012  %tmp_48_0_10_7_cast = sext i16 %r_V_4_0_10_7 to i17

ST_70: rhs_V_0_10_8 (1368)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1014  %rhs_V_0_10_8 = sext i8 %p_Result_6_0_10_8 to i16

ST_70: r_V_4_0_10_8 (1369)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1015  %r_V_4_0_10_8 = mul i16 %rhs_V_0_10_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_10_8_cast (1370)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1016  %tmp_48_0_10_8_cast = sext i16 %r_V_4_0_10_8 to i17

ST_70: tmp_48_0_10_9_cast (1374)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1020  %tmp_48_0_10_9_cast = sext i16 %r_V_4_0_10_9 to i17

ST_70: rhs_V_0_10_s (1376)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1022  %rhs_V_0_10_s = sext i8 %p_Result_6_0_10_s to i16

ST_70: r_V_4_0_10_s (1377)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1023  %r_V_4_0_10_s = mul i16 %rhs_V_0_10_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_10_cast (1378)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1024  %tmp_48_0_10_cast = sext i16 %r_V_4_0_10_s to i17

ST_70: r_V_4_0_10_10 (1381)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1027  %r_V_4_0_10_10 = mul i16 %rhs_V_0_10_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_10_13_cast (1394)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1040  %tmp_48_0_10_13_cast = sext i16 %r_V_4_0_10_13 to i17

ST_70: rhs_V_0_10_14 (1396)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1042  %rhs_V_0_10_14 = sext i8 %p_Result_6_0_10_14 to i16

ST_70: r_V_4_0_10_14 (1397)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1043  %r_V_4_0_10_14 = mul i16 %rhs_V_0_10_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_10_14_cast (1398)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1044  %tmp_48_0_10_14_cast = sext i16 %r_V_4_0_10_14 to i17

ST_70: tmp154 (1400)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1046  %tmp154 = add i17 %tmp_48_0_10_1_cast, %tmp_48_0_10_2_cast

ST_70: tmp156 (1403)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1049  %tmp156 = add i17 %tmp_48_0_10_3_cast, %tmp_48_0_10_4_cast

ST_70: tmp157 (1405)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1051  %tmp157 = add i17 %tmp_48_0_10_5_cast, %tmp_48_0_10_6_cast

ST_70: tmp160 (1410)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1056  %tmp160 = add i17 %tmp_48_0_10_7_cast, %tmp_48_0_10_8_cast

ST_70: tmp161 (1412)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1058  %tmp161 = add i17 %tmp_48_0_10_9_cast, %tmp_48_0_10_cast

ST_70: tmp165 (1418)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1064  %tmp165 = add i17 %tmp_48_0_10_13_cast, %tmp_48_0_10_14_cast

ST_70: tmp_48_0_11_1_cast (1436)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1082  %tmp_48_0_11_1_cast = sext i16 %r_V_4_0_11_1 to i17

ST_70: rhs_V_0_11_2 (1438)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1084  %rhs_V_0_11_2 = sext i8 %p_Result_6_0_11_2 to i16

ST_70: r_V_4_0_11_2 (1439)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1085  %r_V_4_0_11_2 = mul i16 %rhs_V_0_11_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_11_2_cast (1440)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1086  %tmp_48_0_11_2_cast = sext i16 %r_V_4_0_11_2 to i17

ST_70: tmp_48_0_11_3_cast (1444)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1090  %tmp_48_0_11_3_cast = sext i16 %r_V_4_0_11_3 to i17

ST_70: rhs_V_0_11_4 (1446)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1092  %rhs_V_0_11_4 = sext i8 %p_Result_6_0_11_4 to i16

ST_70: r_V_4_0_11_4 (1447)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1093  %r_V_4_0_11_4 = mul i16 %rhs_V_0_11_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_11_4_cast (1448)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1094  %tmp_48_0_11_4_cast = sext i16 %r_V_4_0_11_4 to i17

ST_70: tmp_48_0_11_5_cast (1452)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1098  %tmp_48_0_11_5_cast = sext i16 %r_V_4_0_11_5 to i17

ST_70: rhs_V_0_11_6 (1454)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1100  %rhs_V_0_11_6 = sext i8 %p_Result_6_0_11_6 to i16

ST_70: r_V_4_0_11_6 (1455)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1101  %r_V_4_0_11_6 = mul i16 %rhs_V_0_11_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_11_6_cast (1456)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1102  %tmp_48_0_11_6_cast = sext i16 %r_V_4_0_11_6 to i17

ST_70: tmp_48_0_11_7_cast (1460)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1106  %tmp_48_0_11_7_cast = sext i16 %r_V_4_0_11_7 to i17

ST_70: rhs_V_0_11_8 (1462)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1108  %rhs_V_0_11_8 = sext i8 %p_Result_6_0_11_8 to i16

ST_70: r_V_4_0_11_8 (1463)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1109  %r_V_4_0_11_8 = mul i16 %rhs_V_0_11_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_11_8_cast (1464)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1110  %tmp_48_0_11_8_cast = sext i16 %r_V_4_0_11_8 to i17

ST_70: tmp_48_0_11_9_cast (1468)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1114  %tmp_48_0_11_9_cast = sext i16 %r_V_4_0_11_9 to i17

ST_70: rhs_V_0_11_s (1470)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1116  %rhs_V_0_11_s = sext i8 %p_Result_6_0_11_s to i16

ST_70: r_V_4_0_11_s (1471)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1117  %r_V_4_0_11_s = mul i16 %rhs_V_0_11_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_11_cast (1472)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1118  %tmp_48_0_11_cast = sext i16 %r_V_4_0_11_s to i17

ST_70: r_V_4_0_11_10 (1475)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1121  %r_V_4_0_11_10 = mul i16 %rhs_V_0_11_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_11_13_cast (1488)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1134  %tmp_48_0_11_13_cast = sext i16 %r_V_4_0_11_13 to i17

ST_70: rhs_V_0_11_14 (1490)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1136  %rhs_V_0_11_14 = sext i8 %p_Result_6_0_11_14 to i16

ST_70: r_V_4_0_11_14 (1491)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1137  %r_V_4_0_11_14 = mul i16 %rhs_V_0_11_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_11_14_cast (1492)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1138  %tmp_48_0_11_14_cast = sext i16 %r_V_4_0_11_14 to i17

ST_70: tmp169 (1494)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1140  %tmp169 = add i17 %tmp_48_0_11_1_cast, %tmp_48_0_11_2_cast

ST_70: tmp171 (1497)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1143  %tmp171 = add i17 %tmp_48_0_11_3_cast, %tmp_48_0_11_4_cast

ST_70: tmp172 (1499)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1145  %tmp172 = add i17 %tmp_48_0_11_5_cast, %tmp_48_0_11_6_cast

ST_70: tmp175 (1504)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1150  %tmp175 = add i17 %tmp_48_0_11_7_cast, %tmp_48_0_11_8_cast

ST_70: tmp176 (1506)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1152  %tmp176 = add i17 %tmp_48_0_11_9_cast, %tmp_48_0_11_cast

ST_70: tmp180 (1512)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1158  %tmp180 = add i17 %tmp_48_0_11_13_cast, %tmp_48_0_11_14_cast

ST_70: tmp_48_0_12_1_cast (1530)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1176  %tmp_48_0_12_1_cast = sext i16 %r_V_4_0_12_1 to i17

ST_70: rhs_V_0_12_2 (1532)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1178  %rhs_V_0_12_2 = sext i8 %p_Result_6_0_12_2 to i16

ST_70: r_V_4_0_12_2 (1533)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1179  %r_V_4_0_12_2 = mul i16 %rhs_V_0_12_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_12_2_cast (1534)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1180  %tmp_48_0_12_2_cast = sext i16 %r_V_4_0_12_2 to i17

ST_70: tmp_48_0_12_3_cast (1538)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1184  %tmp_48_0_12_3_cast = sext i16 %r_V_4_0_12_3 to i17

ST_70: rhs_V_0_12_4 (1540)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1186  %rhs_V_0_12_4 = sext i8 %p_Result_6_0_12_4 to i16

ST_70: r_V_4_0_12_4 (1541)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1187  %r_V_4_0_12_4 = mul i16 %rhs_V_0_12_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_12_4_cast (1542)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1188  %tmp_48_0_12_4_cast = sext i16 %r_V_4_0_12_4 to i17

ST_70: tmp_48_0_12_5_cast (1546)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1192  %tmp_48_0_12_5_cast = sext i16 %r_V_4_0_12_5 to i17

ST_70: rhs_V_0_12_6 (1548)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1194  %rhs_V_0_12_6 = sext i8 %p_Result_6_0_12_6 to i16

ST_70: r_V_4_0_12_6 (1549)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1195  %r_V_4_0_12_6 = mul i16 %rhs_V_0_12_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_12_6_cast (1550)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1196  %tmp_48_0_12_6_cast = sext i16 %r_V_4_0_12_6 to i17

ST_70: tmp_48_0_12_7_cast (1554)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1200  %tmp_48_0_12_7_cast = sext i16 %r_V_4_0_12_7 to i17

ST_70: rhs_V_0_12_8 (1556)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1202  %rhs_V_0_12_8 = sext i8 %p_Result_6_0_12_8 to i16

ST_70: r_V_4_0_12_8 (1557)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1203  %r_V_4_0_12_8 = mul i16 %rhs_V_0_12_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_12_8_cast (1558)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1204  %tmp_48_0_12_8_cast = sext i16 %r_V_4_0_12_8 to i17

ST_70: tmp_48_0_12_9_cast (1562)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1208  %tmp_48_0_12_9_cast = sext i16 %r_V_4_0_12_9 to i17

ST_70: rhs_V_0_12_s (1564)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1210  %rhs_V_0_12_s = sext i8 %p_Result_6_0_12_s to i16

ST_70: r_V_4_0_12_s (1565)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1211  %r_V_4_0_12_s = mul i16 %rhs_V_0_12_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_12_cast (1566)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1212  %tmp_48_0_12_cast = sext i16 %r_V_4_0_12_s to i17

ST_70: r_V_4_0_12_10 (1569)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1215  %r_V_4_0_12_10 = mul i16 %rhs_V_0_12_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_12_13_cast (1582)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1228  %tmp_48_0_12_13_cast = sext i16 %r_V_4_0_12_13 to i17

ST_70: rhs_V_0_12_14 (1584)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1230  %rhs_V_0_12_14 = sext i8 %p_Result_6_0_12_14 to i16

ST_70: r_V_4_0_12_14 (1585)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1231  %r_V_4_0_12_14 = mul i16 %rhs_V_0_12_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_12_14_cast (1586)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1232  %tmp_48_0_12_14_cast = sext i16 %r_V_4_0_12_14 to i17

ST_70: tmp184 (1588)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1234  %tmp184 = add i17 %tmp_48_0_12_1_cast, %tmp_48_0_12_2_cast

ST_70: tmp186 (1591)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1237  %tmp186 = add i17 %tmp_48_0_12_3_cast, %tmp_48_0_12_4_cast

ST_70: tmp187 (1593)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1239  %tmp187 = add i17 %tmp_48_0_12_5_cast, %tmp_48_0_12_6_cast

ST_70: tmp190 (1598)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1244  %tmp190 = add i17 %tmp_48_0_12_7_cast, %tmp_48_0_12_8_cast

ST_70: tmp191 (1600)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1246  %tmp191 = add i17 %tmp_48_0_12_9_cast, %tmp_48_0_12_cast

ST_70: tmp195 (1606)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1252  %tmp195 = add i17 %tmp_48_0_12_13_cast, %tmp_48_0_12_14_cast

ST_70: tmp_48_0_13_1_cast (1624)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1270  %tmp_48_0_13_1_cast = sext i16 %r_V_4_0_13_1 to i17

ST_70: rhs_V_0_13_2 (1626)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1272  %rhs_V_0_13_2 = sext i8 %p_Result_6_0_13_2 to i16

ST_70: r_V_4_0_13_2 (1627)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1273  %r_V_4_0_13_2 = mul i16 %rhs_V_0_13_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_13_2_cast (1628)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1274  %tmp_48_0_13_2_cast = sext i16 %r_V_4_0_13_2 to i17

ST_70: tmp_48_0_13_3_cast (1632)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1278  %tmp_48_0_13_3_cast = sext i16 %r_V_4_0_13_3 to i17

ST_70: rhs_V_0_13_4 (1634)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1280  %rhs_V_0_13_4 = sext i8 %p_Result_6_0_13_4 to i16

ST_70: r_V_4_0_13_4 (1635)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1281  %r_V_4_0_13_4 = mul i16 %rhs_V_0_13_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_13_4_cast (1636)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1282  %tmp_48_0_13_4_cast = sext i16 %r_V_4_0_13_4 to i17

ST_70: tmp_48_0_13_5_cast (1640)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1286  %tmp_48_0_13_5_cast = sext i16 %r_V_4_0_13_5 to i17

ST_70: rhs_V_0_13_6 (1642)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1288  %rhs_V_0_13_6 = sext i8 %p_Result_6_0_13_6 to i16

ST_70: r_V_4_0_13_6 (1643)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1289  %r_V_4_0_13_6 = mul i16 %rhs_V_0_13_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_13_6_cast (1644)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1290  %tmp_48_0_13_6_cast = sext i16 %r_V_4_0_13_6 to i17

ST_70: tmp_48_0_13_7_cast (1648)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1294  %tmp_48_0_13_7_cast = sext i16 %r_V_4_0_13_7 to i17

ST_70: rhs_V_0_13_8 (1650)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1296  %rhs_V_0_13_8 = sext i8 %p_Result_6_0_13_8 to i16

ST_70: r_V_4_0_13_8 (1651)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1297  %r_V_4_0_13_8 = mul i16 %rhs_V_0_13_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_13_8_cast (1652)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1298  %tmp_48_0_13_8_cast = sext i16 %r_V_4_0_13_8 to i17

ST_70: tmp_48_0_13_9_cast (1656)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1302  %tmp_48_0_13_9_cast = sext i16 %r_V_4_0_13_9 to i17

ST_70: rhs_V_0_13_s (1658)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1304  %rhs_V_0_13_s = sext i8 %p_Result_6_0_13_s to i16

ST_70: r_V_4_0_13_s (1659)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1305  %r_V_4_0_13_s = mul i16 %rhs_V_0_13_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_13_cast (1660)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1306  %tmp_48_0_13_cast = sext i16 %r_V_4_0_13_s to i17

ST_70: r_V_4_0_13_10 (1663)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1309  %r_V_4_0_13_10 = mul i16 %rhs_V_0_13_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_13_13_cast (1676)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1322  %tmp_48_0_13_13_cast = sext i16 %r_V_4_0_13_13 to i17

ST_70: rhs_V_0_13_14 (1678)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1324  %rhs_V_0_13_14 = sext i8 %p_Result_6_0_13_14 to i16

ST_70: r_V_4_0_13_14 (1679)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1325  %r_V_4_0_13_14 = mul i16 %rhs_V_0_13_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_13_14_cast (1680)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1326  %tmp_48_0_13_14_cast = sext i16 %r_V_4_0_13_14 to i17

ST_70: tmp199 (1682)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1328  %tmp199 = add i17 %tmp_48_0_13_1_cast, %tmp_48_0_13_2_cast

ST_70: tmp201 (1685)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1331  %tmp201 = add i17 %tmp_48_0_13_3_cast, %tmp_48_0_13_4_cast

ST_70: tmp202 (1687)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1333  %tmp202 = add i17 %tmp_48_0_13_5_cast, %tmp_48_0_13_6_cast

ST_70: tmp205 (1692)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1338  %tmp205 = add i17 %tmp_48_0_13_7_cast, %tmp_48_0_13_8_cast

ST_70: tmp206 (1694)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1340  %tmp206 = add i17 %tmp_48_0_13_9_cast, %tmp_48_0_13_cast

ST_70: tmp210 (1700)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1346  %tmp210 = add i17 %tmp_48_0_13_13_cast, %tmp_48_0_13_14_cast

ST_70: tmp_48_0_14_1_cast (1718)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1364  %tmp_48_0_14_1_cast = sext i16 %r_V_4_0_14_1 to i17

ST_70: rhs_V_0_14_2 (1720)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1366  %rhs_V_0_14_2 = sext i8 %p_Result_6_0_14_2 to i16

ST_70: r_V_4_0_14_2 (1721)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1367  %r_V_4_0_14_2 = mul i16 %rhs_V_0_14_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_14_2_cast (1722)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1368  %tmp_48_0_14_2_cast = sext i16 %r_V_4_0_14_2 to i17

ST_70: tmp_48_0_14_3_cast (1726)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1372  %tmp_48_0_14_3_cast = sext i16 %r_V_4_0_14_3 to i17

ST_70: rhs_V_0_14_4 (1728)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1374  %rhs_V_0_14_4 = sext i8 %p_Result_6_0_14_4 to i16

ST_70: r_V_4_0_14_4 (1729)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1375  %r_V_4_0_14_4 = mul i16 %rhs_V_0_14_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_14_4_cast (1730)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1376  %tmp_48_0_14_4_cast = sext i16 %r_V_4_0_14_4 to i17

ST_70: tmp_48_0_14_5_cast (1734)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1380  %tmp_48_0_14_5_cast = sext i16 %r_V_4_0_14_5 to i17

ST_70: rhs_V_0_14_6 (1736)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1382  %rhs_V_0_14_6 = sext i8 %p_Result_6_0_14_6 to i16

ST_70: r_V_4_0_14_6 (1737)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1383  %r_V_4_0_14_6 = mul i16 %rhs_V_0_14_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_14_6_cast (1738)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1384  %tmp_48_0_14_6_cast = sext i16 %r_V_4_0_14_6 to i17

ST_70: tmp_48_0_14_7_cast (1742)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1388  %tmp_48_0_14_7_cast = sext i16 %r_V_4_0_14_7 to i17

ST_70: rhs_V_0_14_8 (1744)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1390  %rhs_V_0_14_8 = sext i8 %p_Result_6_0_14_8 to i16

ST_70: r_V_4_0_14_8 (1745)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1391  %r_V_4_0_14_8 = mul i16 %rhs_V_0_14_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_14_8_cast (1746)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1392  %tmp_48_0_14_8_cast = sext i16 %r_V_4_0_14_8 to i17

ST_70: tmp_48_0_14_9_cast (1750)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1396  %tmp_48_0_14_9_cast = sext i16 %r_V_4_0_14_9 to i17

ST_70: rhs_V_0_14_s (1752)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1398  %rhs_V_0_14_s = sext i8 %p_Result_6_0_14_s to i16

ST_70: r_V_4_0_14_s (1753)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1399  %r_V_4_0_14_s = mul i16 %rhs_V_0_14_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_14_cast (1754)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1400  %tmp_48_0_14_cast = sext i16 %r_V_4_0_14_s to i17

ST_70: r_V_4_0_14_10 (1757)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1403  %r_V_4_0_14_10 = mul i16 %rhs_V_0_14_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_14_13_cast (1770)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1416  %tmp_48_0_14_13_cast = sext i16 %r_V_4_0_14_13 to i17

ST_70: rhs_V_0_14_14 (1772)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1418  %rhs_V_0_14_14 = sext i8 %p_Result_6_0_14_14 to i16

ST_70: r_V_4_0_14_14 (1773)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1419  %r_V_4_0_14_14 = mul i16 %rhs_V_0_14_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_14_14_cast (1774)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1420  %tmp_48_0_14_14_cast = sext i16 %r_V_4_0_14_14 to i17

ST_70: tmp214 (1776)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1422  %tmp214 = add i17 %tmp_48_0_14_1_cast, %tmp_48_0_14_2_cast

ST_70: tmp216 (1779)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1425  %tmp216 = add i17 %tmp_48_0_14_3_cast, %tmp_48_0_14_4_cast

ST_70: tmp217 (1781)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1427  %tmp217 = add i17 %tmp_48_0_14_5_cast, %tmp_48_0_14_6_cast

ST_70: tmp220 (1786)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1432  %tmp220 = add i17 %tmp_48_0_14_7_cast, %tmp_48_0_14_8_cast

ST_70: tmp221 (1788)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1434  %tmp221 = add i17 %tmp_48_0_14_9_cast, %tmp_48_0_14_cast

ST_70: tmp225 (1794)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1440  %tmp225 = add i17 %tmp_48_0_14_13_cast, %tmp_48_0_14_14_cast

ST_70: tmp_48_0_15_1_cast (1812)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1458  %tmp_48_0_15_1_cast = sext i16 %r_V_4_0_15_1 to i17

ST_70: rhs_V_0_15_2 (1814)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1460  %rhs_V_0_15_2 = sext i8 %p_Result_6_0_15_2 to i16

ST_70: r_V_4_0_15_2 (1815)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1461  %r_V_4_0_15_2 = mul i16 %rhs_V_0_15_2, %lhs_V_2_0_0_2

ST_70: tmp_48_0_15_2_cast (1816)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1462  %tmp_48_0_15_2_cast = sext i16 %r_V_4_0_15_2 to i17

ST_70: tmp_48_0_15_3_cast (1820)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1466  %tmp_48_0_15_3_cast = sext i16 %r_V_4_0_15_3 to i17

ST_70: rhs_V_0_15_4 (1822)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1468  %rhs_V_0_15_4 = sext i8 %p_Result_6_0_15_4 to i16

ST_70: r_V_4_0_15_4 (1823)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1469  %r_V_4_0_15_4 = mul i16 %rhs_V_0_15_4, %lhs_V_2_0_0_4

ST_70: tmp_48_0_15_4_cast (1824)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1470  %tmp_48_0_15_4_cast = sext i16 %r_V_4_0_15_4 to i17

ST_70: tmp_48_0_15_5_cast (1828)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1474  %tmp_48_0_15_5_cast = sext i16 %r_V_4_0_15_5 to i17

ST_70: rhs_V_0_15_6 (1830)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1476  %rhs_V_0_15_6 = sext i8 %p_Result_6_0_15_6 to i16

ST_70: r_V_4_0_15_6 (1831)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1477  %r_V_4_0_15_6 = mul i16 %rhs_V_0_15_6, %lhs_V_2_0_0_6

ST_70: tmp_48_0_15_6_cast (1832)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1478  %tmp_48_0_15_6_cast = sext i16 %r_V_4_0_15_6 to i17

ST_70: tmp_48_0_15_7_cast (1836)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1482  %tmp_48_0_15_7_cast = sext i16 %r_V_4_0_15_7 to i17

ST_70: rhs_V_0_15_8 (1838)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1484  %rhs_V_0_15_8 = sext i8 %p_Result_6_0_15_8 to i16

ST_70: r_V_4_0_15_8 (1839)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1485  %r_V_4_0_15_8 = mul i16 %rhs_V_0_15_8, %lhs_V_2_0_0_8

ST_70: tmp_48_0_15_8_cast (1840)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1486  %tmp_48_0_15_8_cast = sext i16 %r_V_4_0_15_8 to i17

ST_70: tmp_48_0_15_9_cast (1844)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1490  %tmp_48_0_15_9_cast = sext i16 %r_V_4_0_15_9 to i17

ST_70: rhs_V_0_15_s (1846)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1492  %rhs_V_0_15_s = sext i8 %p_Result_6_0_15_s to i16

ST_70: r_V_4_0_15_s (1847)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1493  %r_V_4_0_15_s = mul i16 %rhs_V_0_15_s, %lhs_V_2_0_0_s

ST_70: tmp_48_0_15_cast (1848)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1494  %tmp_48_0_15_cast = sext i16 %r_V_4_0_15_s to i17

ST_70: r_V_4_0_15_10 (1851)  [1/3] 5.51ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1497  %r_V_4_0_15_10 = mul i16 %rhs_V_0_15_10, %lhs_V_2_0_0_10

ST_70: tmp_48_0_15_13_cast (1864)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1510  %tmp_48_0_15_13_cast = sext i16 %r_V_4_0_15_13 to i17

ST_70: rhs_V_0_15_14 (1866)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1512  %rhs_V_0_15_14 = sext i8 %p_Result_6_0_15_14 to i16

ST_70: r_V_4_0_15_14 (1867)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1513  %r_V_4_0_15_14 = mul i16 %rhs_V_0_15_14, %lhs_V_2_0_0_14

ST_70: tmp_48_0_15_14_cast (1868)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1514  %tmp_48_0_15_14_cast = sext i16 %r_V_4_0_15_14 to i17

ST_70: tmp229 (1870)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1516  %tmp229 = add i17 %tmp_48_0_15_1_cast, %tmp_48_0_15_2_cast

ST_70: tmp231 (1873)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1519  %tmp231 = add i17 %tmp_48_0_15_3_cast, %tmp_48_0_15_4_cast

ST_70: tmp232 (1875)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1521  %tmp232 = add i17 %tmp_48_0_15_5_cast, %tmp_48_0_15_6_cast

ST_70: tmp235 (1880)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1526  %tmp235 = add i17 %tmp_48_0_15_7_cast, %tmp_48_0_15_8_cast

ST_70: tmp236 (1882)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1528  %tmp236 = add i17 %tmp_48_0_15_9_cast, %tmp_48_0_15_cast

ST_70: tmp240 (1888)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1534  %tmp240 = add i17 %tmp_48_0_15_13_cast, %tmp_48_0_15_14_cast


 <State 71>: 6.38ns
ST_71: tmp_48_0_0_10_cast (434)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:80  %tmp_48_0_0_10_cast = sext i16 %r_V_4_0_0_10 to i17

ST_71: lhs_V_2_0_0_11 (437)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:83  %lhs_V_2_0_0_11 = sext i8 %p_Result_5_0_0_11 to i16

ST_71: rhs_V_0_0_11 (438)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:84  %rhs_V_0_0_11 = sext i8 %p_Result_6_0_0_11 to i16

ST_71: r_V_4_0_0_11 (439)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:85  %r_V_4_0_0_11 = mul i16 %rhs_V_0_0_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_0_11_cast (440)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:86  %tmp_48_0_0_11_cast = sext i16 %r_V_4_0_0_11 to i17

ST_71: lhs_V_2_0_0_12 (443)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:89  %lhs_V_2_0_0_12 = sext i8 %p_Result_5_0_0_12 to i16

ST_71: rhs_V_0_0_12 (444)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:90  %rhs_V_0_0_12 = sext i8 %p_Result_6_0_0_12 to i16

ST_71: r_V_4_0_0_12 (445)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:91  %r_V_4_0_0_12 = mul i16 %rhs_V_0_0_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_0_12_cast (446)  [1/1] 0.00ns  loc: ../../src/vta.cc:103
.preheader802.preheader:92  %tmp_48_0_0_12_cast = sext i16 %r_V_4_0_0_12 to i17

ST_71: tmp4_cast (461)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:107  %tmp4_cast = sext i17 %tmp4 to i32

ST_71: tmp2 (462)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:108  %tmp2 = add i32 %tmp4_cast, %tmp3

ST_71: tmp6_cast (464)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:110  %tmp6_cast = sext i17 %tmp6 to i18

ST_71: tmp7_cast (466)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:112  %tmp7_cast = sext i17 %tmp7 to i18

ST_71: tmp5 (467)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:113  %tmp5 = add i18 %tmp7_cast, %tmp6_cast

ST_71: tmp10_cast (471)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:117  %tmp10_cast = sext i17 %tmp10 to i18

ST_71: tmp11_cast (473)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:119  %tmp11_cast = sext i17 %tmp11 to i18

ST_71: tmp9 (474)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:120  %tmp9 = add i18 %tmp11_cast, %tmp10_cast

ST_71: tmp13 (476)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:122  %tmp13 = add i17 %tmp_48_0_0_10_cast, %tmp_48_0_0_11_cast

ST_71: tmp14 (479)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:125  %tmp14 = add i17 %tmp15, %tmp_48_0_0_12_cast

ST_71: tmp_48_0_1_10_cast (536)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:182  %tmp_48_0_1_10_cast = sext i16 %r_V_4_0_1_10 to i17

ST_71: rhs_V_0_1_11 (538)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:184  %rhs_V_0_1_11 = sext i8 %p_Result_6_0_1_11 to i16

ST_71: r_V_4_0_1_11 (539)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:185  %r_V_4_0_1_11 = mul i16 %rhs_V_0_1_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_1_11_cast (540)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:186  %tmp_48_0_1_11_cast = sext i16 %r_V_4_0_1_11 to i17

ST_71: rhs_V_0_1_12 (542)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:188  %rhs_V_0_1_12 = sext i8 %p_Result_6_0_1_12 to i16

ST_71: r_V_4_0_1_12 (543)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:189  %r_V_4_0_1_12 = mul i16 %rhs_V_0_1_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_1_12_cast (544)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:190  %tmp_48_0_1_12_cast = sext i16 %r_V_4_0_1_12 to i17

ST_71: tmp19_cast (555)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:201  %tmp19_cast = sext i17 %tmp19 to i32

ST_71: tmp17 (556)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:202  %tmp17 = add i32 %tmp19_cast, %tmp18

ST_71: tmp21_cast (558)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:204  %tmp21_cast = sext i17 %tmp21 to i18

ST_71: tmp22_cast (560)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:206  %tmp22_cast = sext i17 %tmp22 to i18

ST_71: tmp20 (561)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:207  %tmp20 = add i18 %tmp22_cast, %tmp21_cast

ST_71: tmp25_cast (565)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:211  %tmp25_cast = sext i17 %tmp25 to i18

ST_71: tmp26_cast (567)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:213  %tmp26_cast = sext i17 %tmp26 to i18

ST_71: tmp24 (568)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:214  %tmp24 = add i18 %tmp26_cast, %tmp25_cast

ST_71: tmp28 (570)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:216  %tmp28 = add i17 %tmp_48_0_1_10_cast, %tmp_48_0_1_11_cast

ST_71: tmp29 (573)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:219  %tmp29 = add i17 %tmp30, %tmp_48_0_1_12_cast

ST_71: tmp_48_0_2_10_cast (630)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:276  %tmp_48_0_2_10_cast = sext i16 %r_V_4_0_2_10 to i17

ST_71: rhs_V_0_2_11 (632)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:278  %rhs_V_0_2_11 = sext i8 %p_Result_6_0_2_11 to i16

ST_71: r_V_4_0_2_11 (633)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:279  %r_V_4_0_2_11 = mul i16 %rhs_V_0_2_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_2_11_cast (634)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:280  %tmp_48_0_2_11_cast = sext i16 %r_V_4_0_2_11 to i17

ST_71: rhs_V_0_2_12 (636)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:282  %rhs_V_0_2_12 = sext i8 %p_Result_6_0_2_12 to i16

ST_71: r_V_4_0_2_12 (637)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:283  %r_V_4_0_2_12 = mul i16 %rhs_V_0_2_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_2_12_cast (638)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:284  %tmp_48_0_2_12_cast = sext i16 %r_V_4_0_2_12 to i17

ST_71: tmp34_cast (649)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:295  %tmp34_cast = sext i17 %tmp34 to i32

ST_71: tmp32 (650)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:296  %tmp32 = add i32 %tmp34_cast, %tmp33

ST_71: tmp36_cast (652)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:298  %tmp36_cast = sext i17 %tmp36 to i18

ST_71: tmp37_cast (654)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:300  %tmp37_cast = sext i17 %tmp37 to i18

ST_71: tmp35 (655)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:301  %tmp35 = add i18 %tmp37_cast, %tmp36_cast

ST_71: tmp40_cast (659)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:305  %tmp40_cast = sext i17 %tmp40 to i18

ST_71: tmp41_cast (661)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:307  %tmp41_cast = sext i17 %tmp41 to i18

ST_71: tmp39 (662)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:308  %tmp39 = add i18 %tmp41_cast, %tmp40_cast

ST_71: tmp43 (664)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:310  %tmp43 = add i17 %tmp_48_0_2_10_cast, %tmp_48_0_2_11_cast

ST_71: tmp44 (667)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:313  %tmp44 = add i17 %tmp45, %tmp_48_0_2_12_cast

ST_71: tmp_48_0_3_10_cast (724)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:370  %tmp_48_0_3_10_cast = sext i16 %r_V_4_0_3_10 to i17

ST_71: rhs_V_0_3_11 (726)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:372  %rhs_V_0_3_11 = sext i8 %p_Result_6_0_3_11 to i16

ST_71: r_V_4_0_3_11 (727)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:373  %r_V_4_0_3_11 = mul i16 %rhs_V_0_3_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_3_11_cast (728)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:374  %tmp_48_0_3_11_cast = sext i16 %r_V_4_0_3_11 to i17

ST_71: rhs_V_0_3_12 (730)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:376  %rhs_V_0_3_12 = sext i8 %p_Result_6_0_3_12 to i16

ST_71: r_V_4_0_3_12 (731)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:377  %r_V_4_0_3_12 = mul i16 %rhs_V_0_3_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_3_12_cast (732)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:378  %tmp_48_0_3_12_cast = sext i16 %r_V_4_0_3_12 to i17

ST_71: tmp49_cast (743)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:389  %tmp49_cast = sext i17 %tmp49 to i32

ST_71: tmp47 (744)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:390  %tmp47 = add i32 %tmp49_cast, %tmp48

ST_71: tmp51_cast (746)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:392  %tmp51_cast = sext i17 %tmp51 to i18

ST_71: tmp52_cast (748)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:394  %tmp52_cast = sext i17 %tmp52 to i18

ST_71: tmp50 (749)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:395  %tmp50 = add i18 %tmp52_cast, %tmp51_cast

ST_71: tmp55_cast (753)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:399  %tmp55_cast = sext i17 %tmp55 to i18

ST_71: tmp56_cast (755)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:401  %tmp56_cast = sext i17 %tmp56 to i18

ST_71: tmp54 (756)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:402  %tmp54 = add i18 %tmp56_cast, %tmp55_cast

ST_71: tmp58 (758)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:404  %tmp58 = add i17 %tmp_48_0_3_10_cast, %tmp_48_0_3_11_cast

ST_71: tmp59 (761)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:407  %tmp59 = add i17 %tmp60, %tmp_48_0_3_12_cast

ST_71: tmp_48_0_4_10_cast (818)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:464  %tmp_48_0_4_10_cast = sext i16 %r_V_4_0_4_10 to i17

ST_71: rhs_V_0_4_11 (820)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:466  %rhs_V_0_4_11 = sext i8 %p_Result_6_0_4_11 to i16

ST_71: r_V_4_0_4_11 (821)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:467  %r_V_4_0_4_11 = mul i16 %rhs_V_0_4_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_4_11_cast (822)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:468  %tmp_48_0_4_11_cast = sext i16 %r_V_4_0_4_11 to i17

ST_71: rhs_V_0_4_12 (824)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:470  %rhs_V_0_4_12 = sext i8 %p_Result_6_0_4_12 to i16

ST_71: r_V_4_0_4_12 (825)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:471  %r_V_4_0_4_12 = mul i16 %rhs_V_0_4_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_4_12_cast (826)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:472  %tmp_48_0_4_12_cast = sext i16 %r_V_4_0_4_12 to i17

ST_71: tmp64_cast (837)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:483  %tmp64_cast = sext i17 %tmp64 to i32

ST_71: tmp62 (838)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:484  %tmp62 = add i32 %tmp64_cast, %tmp63

ST_71: tmp66_cast (840)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:486  %tmp66_cast = sext i17 %tmp66 to i18

ST_71: tmp67_cast (842)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:488  %tmp67_cast = sext i17 %tmp67 to i18

ST_71: tmp65 (843)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:489  %tmp65 = add i18 %tmp67_cast, %tmp66_cast

ST_71: tmp70_cast (847)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:493  %tmp70_cast = sext i17 %tmp70 to i18

ST_71: tmp71_cast (849)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:495  %tmp71_cast = sext i17 %tmp71 to i18

ST_71: tmp69 (850)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:496  %tmp69 = add i18 %tmp71_cast, %tmp70_cast

ST_71: tmp73 (852)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:498  %tmp73 = add i17 %tmp_48_0_4_10_cast, %tmp_48_0_4_11_cast

ST_71: tmp74 (855)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:501  %tmp74 = add i17 %tmp75, %tmp_48_0_4_12_cast

ST_71: tmp_48_0_5_10_cast (912)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:558  %tmp_48_0_5_10_cast = sext i16 %r_V_4_0_5_10 to i17

ST_71: rhs_V_0_5_11 (914)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:560  %rhs_V_0_5_11 = sext i8 %p_Result_6_0_5_11 to i16

ST_71: r_V_4_0_5_11 (915)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:561  %r_V_4_0_5_11 = mul i16 %rhs_V_0_5_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_5_11_cast (916)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:562  %tmp_48_0_5_11_cast = sext i16 %r_V_4_0_5_11 to i17

ST_71: rhs_V_0_5_12 (918)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:564  %rhs_V_0_5_12 = sext i8 %p_Result_6_0_5_12 to i16

ST_71: r_V_4_0_5_12 (919)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:565  %r_V_4_0_5_12 = mul i16 %rhs_V_0_5_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_5_12_cast (920)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:566  %tmp_48_0_5_12_cast = sext i16 %r_V_4_0_5_12 to i17

ST_71: tmp79_cast (931)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:577  %tmp79_cast = sext i17 %tmp79 to i32

ST_71: tmp77 (932)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:578  %tmp77 = add i32 %tmp79_cast, %tmp78

ST_71: tmp81_cast (934)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:580  %tmp81_cast = sext i17 %tmp81 to i18

ST_71: tmp82_cast (936)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:582  %tmp82_cast = sext i17 %tmp82 to i18

ST_71: tmp80 (937)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:583  %tmp80 = add i18 %tmp82_cast, %tmp81_cast

ST_71: tmp85_cast (941)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:587  %tmp85_cast = sext i17 %tmp85 to i18

ST_71: tmp86_cast (943)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:589  %tmp86_cast = sext i17 %tmp86 to i18

ST_71: tmp84 (944)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:590  %tmp84 = add i18 %tmp86_cast, %tmp85_cast

ST_71: tmp88 (946)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:592  %tmp88 = add i17 %tmp_48_0_5_10_cast, %tmp_48_0_5_11_cast

ST_71: tmp89 (949)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:595  %tmp89 = add i17 %tmp90, %tmp_48_0_5_12_cast

ST_71: tmp_48_0_6_10_cast (1006)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:652  %tmp_48_0_6_10_cast = sext i16 %r_V_4_0_6_10 to i17

ST_71: rhs_V_0_6_11 (1008)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:654  %rhs_V_0_6_11 = sext i8 %p_Result_6_0_6_11 to i16

ST_71: r_V_4_0_6_11 (1009)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:655  %r_V_4_0_6_11 = mul i16 %rhs_V_0_6_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_6_11_cast (1010)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:656  %tmp_48_0_6_11_cast = sext i16 %r_V_4_0_6_11 to i17

ST_71: rhs_V_0_6_12 (1012)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:658  %rhs_V_0_6_12 = sext i8 %p_Result_6_0_6_12 to i16

ST_71: r_V_4_0_6_12 (1013)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:659  %r_V_4_0_6_12 = mul i16 %rhs_V_0_6_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_6_12_cast (1014)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:660  %tmp_48_0_6_12_cast = sext i16 %r_V_4_0_6_12 to i17

ST_71: tmp94_cast (1025)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:671  %tmp94_cast = sext i17 %tmp94 to i32

ST_71: tmp92 (1026)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:672  %tmp92 = add i32 %tmp94_cast, %tmp93

ST_71: tmp96_cast (1028)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:674  %tmp96_cast = sext i17 %tmp96 to i18

ST_71: tmp97_cast (1030)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:676  %tmp97_cast = sext i17 %tmp97 to i18

ST_71: tmp95 (1031)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:677  %tmp95 = add i18 %tmp97_cast, %tmp96_cast

ST_71: tmp100_cast (1035)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:681  %tmp100_cast = sext i17 %tmp100 to i18

ST_71: tmp101_cast (1037)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:683  %tmp101_cast = sext i17 %tmp101 to i18

ST_71: tmp99 (1038)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:684  %tmp99 = add i18 %tmp101_cast, %tmp100_cast

ST_71: tmp103 (1040)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:686  %tmp103 = add i17 %tmp_48_0_6_10_cast, %tmp_48_0_6_11_cast

ST_71: tmp104 (1043)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:689  %tmp104 = add i17 %tmp105, %tmp_48_0_6_12_cast

ST_71: tmp_48_0_7_10_cast (1100)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:746  %tmp_48_0_7_10_cast = sext i16 %r_V_4_0_7_10 to i17

ST_71: rhs_V_0_7_11 (1102)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:748  %rhs_V_0_7_11 = sext i8 %p_Result_6_0_7_11 to i16

ST_71: r_V_4_0_7_11 (1103)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:749  %r_V_4_0_7_11 = mul i16 %rhs_V_0_7_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_7_11_cast (1104)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:750  %tmp_48_0_7_11_cast = sext i16 %r_V_4_0_7_11 to i17

ST_71: rhs_V_0_7_12 (1106)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:752  %rhs_V_0_7_12 = sext i8 %p_Result_6_0_7_12 to i16

ST_71: r_V_4_0_7_12 (1107)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:753  %r_V_4_0_7_12 = mul i16 %rhs_V_0_7_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_7_12_cast (1108)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:754  %tmp_48_0_7_12_cast = sext i16 %r_V_4_0_7_12 to i17

ST_71: tmp109_cast (1119)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:765  %tmp109_cast = sext i17 %tmp109 to i32

ST_71: tmp107 (1120)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:766  %tmp107 = add i32 %tmp109_cast, %tmp108

ST_71: tmp111_cast (1122)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:768  %tmp111_cast = sext i17 %tmp111 to i18

ST_71: tmp112_cast (1124)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:770  %tmp112_cast = sext i17 %tmp112 to i18

ST_71: tmp110 (1125)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:771  %tmp110 = add i18 %tmp112_cast, %tmp111_cast

ST_71: tmp115_cast (1129)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:775  %tmp115_cast = sext i17 %tmp115 to i18

ST_71: tmp116_cast (1131)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:777  %tmp116_cast = sext i17 %tmp116 to i18

ST_71: tmp114 (1132)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:778  %tmp114 = add i18 %tmp116_cast, %tmp115_cast

ST_71: tmp118 (1134)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:780  %tmp118 = add i17 %tmp_48_0_7_10_cast, %tmp_48_0_7_11_cast

ST_71: tmp119 (1137)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:783  %tmp119 = add i17 %tmp120, %tmp_48_0_7_12_cast

ST_71: tmp_48_0_8_10_cast (1194)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:840  %tmp_48_0_8_10_cast = sext i16 %r_V_4_0_8_10 to i17

ST_71: rhs_V_0_8_11 (1196)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:842  %rhs_V_0_8_11 = sext i8 %p_Result_6_0_8_11 to i16

ST_71: r_V_4_0_8_11 (1197)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:843  %r_V_4_0_8_11 = mul i16 %rhs_V_0_8_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_8_11_cast (1198)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:844  %tmp_48_0_8_11_cast = sext i16 %r_V_4_0_8_11 to i17

ST_71: rhs_V_0_8_12 (1200)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:846  %rhs_V_0_8_12 = sext i8 %p_Result_6_0_8_12 to i16

ST_71: r_V_4_0_8_12 (1201)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:847  %r_V_4_0_8_12 = mul i16 %rhs_V_0_8_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_8_12_cast (1202)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:848  %tmp_48_0_8_12_cast = sext i16 %r_V_4_0_8_12 to i17

ST_71: tmp124_cast (1213)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:859  %tmp124_cast = sext i17 %tmp124 to i32

ST_71: tmp122 (1214)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:860  %tmp122 = add i32 %tmp124_cast, %tmp123

ST_71: tmp126_cast (1216)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:862  %tmp126_cast = sext i17 %tmp126 to i18

ST_71: tmp127_cast (1218)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:864  %tmp127_cast = sext i17 %tmp127 to i18

ST_71: tmp125 (1219)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:865  %tmp125 = add i18 %tmp127_cast, %tmp126_cast

ST_71: tmp130_cast (1223)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:869  %tmp130_cast = sext i17 %tmp130 to i18

ST_71: tmp131_cast (1225)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:871  %tmp131_cast = sext i17 %tmp131 to i18

ST_71: tmp129 (1226)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:872  %tmp129 = add i18 %tmp131_cast, %tmp130_cast

ST_71: tmp133 (1228)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:874  %tmp133 = add i17 %tmp_48_0_8_10_cast, %tmp_48_0_8_11_cast

ST_71: tmp134 (1231)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:877  %tmp134 = add i17 %tmp135, %tmp_48_0_8_12_cast

ST_71: tmp_48_0_9_10_cast (1288)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:934  %tmp_48_0_9_10_cast = sext i16 %r_V_4_0_9_10 to i17

ST_71: rhs_V_0_9_11 (1290)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:936  %rhs_V_0_9_11 = sext i8 %p_Result_6_0_9_11 to i16

ST_71: r_V_4_0_9_11 (1291)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:937  %r_V_4_0_9_11 = mul i16 %rhs_V_0_9_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_9_11_cast (1292)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:938  %tmp_48_0_9_11_cast = sext i16 %r_V_4_0_9_11 to i17

ST_71: rhs_V_0_9_12 (1294)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:940  %rhs_V_0_9_12 = sext i8 %p_Result_6_0_9_12 to i16

ST_71: r_V_4_0_9_12 (1295)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:941  %r_V_4_0_9_12 = mul i16 %rhs_V_0_9_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_9_12_cast (1296)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:942  %tmp_48_0_9_12_cast = sext i16 %r_V_4_0_9_12 to i17

ST_71: tmp139_cast (1307)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:953  %tmp139_cast = sext i17 %tmp139 to i32

ST_71: tmp137 (1308)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:954  %tmp137 = add i32 %tmp139_cast, %tmp138

ST_71: tmp141_cast (1310)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:956  %tmp141_cast = sext i17 %tmp141 to i18

ST_71: tmp142_cast (1312)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:958  %tmp142_cast = sext i17 %tmp142 to i18

ST_71: tmp140 (1313)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:959  %tmp140 = add i18 %tmp142_cast, %tmp141_cast

ST_71: tmp145_cast (1317)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:963  %tmp145_cast = sext i17 %tmp145 to i18

ST_71: tmp146_cast (1319)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:965  %tmp146_cast = sext i17 %tmp146 to i18

ST_71: tmp144 (1320)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:966  %tmp144 = add i18 %tmp146_cast, %tmp145_cast

ST_71: tmp148 (1322)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:968  %tmp148 = add i17 %tmp_48_0_9_10_cast, %tmp_48_0_9_11_cast

ST_71: tmp149 (1325)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:971  %tmp149 = add i17 %tmp150, %tmp_48_0_9_12_cast

ST_71: tmp_48_0_10_10_cast (1382)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1028  %tmp_48_0_10_10_cast = sext i16 %r_V_4_0_10_10 to i17

ST_71: rhs_V_0_10_11 (1384)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1030  %rhs_V_0_10_11 = sext i8 %p_Result_6_0_10_11 to i16

ST_71: r_V_4_0_10_11 (1385)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1031  %r_V_4_0_10_11 = mul i16 %rhs_V_0_10_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_10_11_cast (1386)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1032  %tmp_48_0_10_11_cast = sext i16 %r_V_4_0_10_11 to i17

ST_71: rhs_V_0_10_12 (1388)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1034  %rhs_V_0_10_12 = sext i8 %p_Result_6_0_10_12 to i16

ST_71: r_V_4_0_10_12 (1389)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1035  %r_V_4_0_10_12 = mul i16 %rhs_V_0_10_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_10_12_cast (1390)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1036  %tmp_48_0_10_12_cast = sext i16 %r_V_4_0_10_12 to i17

ST_71: tmp154_cast (1401)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1047  %tmp154_cast = sext i17 %tmp154 to i32

ST_71: tmp152 (1402)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1048  %tmp152 = add i32 %tmp154_cast, %tmp153

ST_71: tmp156_cast (1404)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1050  %tmp156_cast = sext i17 %tmp156 to i18

ST_71: tmp157_cast (1406)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1052  %tmp157_cast = sext i17 %tmp157 to i18

ST_71: tmp155 (1407)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1053  %tmp155 = add i18 %tmp157_cast, %tmp156_cast

ST_71: tmp160_cast (1411)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1057  %tmp160_cast = sext i17 %tmp160 to i18

ST_71: tmp161_cast (1413)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1059  %tmp161_cast = sext i17 %tmp161 to i18

ST_71: tmp159 (1414)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1060  %tmp159 = add i18 %tmp161_cast, %tmp160_cast

ST_71: tmp163 (1416)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1062  %tmp163 = add i17 %tmp_48_0_10_10_cast, %tmp_48_0_10_11_cast

ST_71: tmp164 (1419)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1065  %tmp164 = add i17 %tmp165, %tmp_48_0_10_12_cast

ST_71: tmp_48_0_11_10_cast (1476)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1122  %tmp_48_0_11_10_cast = sext i16 %r_V_4_0_11_10 to i17

ST_71: rhs_V_0_11_11 (1478)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1124  %rhs_V_0_11_11 = sext i8 %p_Result_6_0_11_11 to i16

ST_71: r_V_4_0_11_11 (1479)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1125  %r_V_4_0_11_11 = mul i16 %rhs_V_0_11_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_11_11_cast (1480)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1126  %tmp_48_0_11_11_cast = sext i16 %r_V_4_0_11_11 to i17

ST_71: rhs_V_0_11_12 (1482)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1128  %rhs_V_0_11_12 = sext i8 %p_Result_6_0_11_12 to i16

ST_71: r_V_4_0_11_12 (1483)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1129  %r_V_4_0_11_12 = mul i16 %rhs_V_0_11_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_11_12_cast (1484)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1130  %tmp_48_0_11_12_cast = sext i16 %r_V_4_0_11_12 to i17

ST_71: tmp169_cast (1495)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1141  %tmp169_cast = sext i17 %tmp169 to i32

ST_71: tmp167 (1496)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1142  %tmp167 = add i32 %tmp169_cast, %tmp168

ST_71: tmp171_cast (1498)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1144  %tmp171_cast = sext i17 %tmp171 to i18

ST_71: tmp172_cast (1500)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1146  %tmp172_cast = sext i17 %tmp172 to i18

ST_71: tmp170 (1501)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1147  %tmp170 = add i18 %tmp172_cast, %tmp171_cast

ST_71: tmp175_cast (1505)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1151  %tmp175_cast = sext i17 %tmp175 to i18

ST_71: tmp176_cast (1507)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1153  %tmp176_cast = sext i17 %tmp176 to i18

ST_71: tmp174 (1508)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1154  %tmp174 = add i18 %tmp176_cast, %tmp175_cast

ST_71: tmp178 (1510)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1156  %tmp178 = add i17 %tmp_48_0_11_10_cast, %tmp_48_0_11_11_cast

ST_71: tmp179 (1513)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1159  %tmp179 = add i17 %tmp180, %tmp_48_0_11_12_cast

ST_71: tmp_48_0_12_10_cast (1570)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1216  %tmp_48_0_12_10_cast = sext i16 %r_V_4_0_12_10 to i17

ST_71: rhs_V_0_12_11 (1572)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1218  %rhs_V_0_12_11 = sext i8 %p_Result_6_0_12_11 to i16

ST_71: r_V_4_0_12_11 (1573)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1219  %r_V_4_0_12_11 = mul i16 %rhs_V_0_12_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_12_11_cast (1574)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1220  %tmp_48_0_12_11_cast = sext i16 %r_V_4_0_12_11 to i17

ST_71: rhs_V_0_12_12 (1576)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1222  %rhs_V_0_12_12 = sext i8 %p_Result_6_0_12_12 to i16

ST_71: r_V_4_0_12_12 (1577)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1223  %r_V_4_0_12_12 = mul i16 %rhs_V_0_12_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_12_12_cast (1578)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1224  %tmp_48_0_12_12_cast = sext i16 %r_V_4_0_12_12 to i17

ST_71: tmp184_cast (1589)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1235  %tmp184_cast = sext i17 %tmp184 to i32

ST_71: tmp182 (1590)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1236  %tmp182 = add i32 %tmp184_cast, %tmp183

ST_71: tmp186_cast (1592)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1238  %tmp186_cast = sext i17 %tmp186 to i18

ST_71: tmp187_cast (1594)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1240  %tmp187_cast = sext i17 %tmp187 to i18

ST_71: tmp185 (1595)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1241  %tmp185 = add i18 %tmp187_cast, %tmp186_cast

ST_71: tmp190_cast (1599)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1245  %tmp190_cast = sext i17 %tmp190 to i18

ST_71: tmp191_cast (1601)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1247  %tmp191_cast = sext i17 %tmp191 to i18

ST_71: tmp189 (1602)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1248  %tmp189 = add i18 %tmp191_cast, %tmp190_cast

ST_71: tmp193 (1604)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1250  %tmp193 = add i17 %tmp_48_0_12_10_cast, %tmp_48_0_12_11_cast

ST_71: tmp194 (1607)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1253  %tmp194 = add i17 %tmp195, %tmp_48_0_12_12_cast

ST_71: tmp_48_0_13_10_cast (1664)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1310  %tmp_48_0_13_10_cast = sext i16 %r_V_4_0_13_10 to i17

ST_71: rhs_V_0_13_11 (1666)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1312  %rhs_V_0_13_11 = sext i8 %p_Result_6_0_13_11 to i16

ST_71: r_V_4_0_13_11 (1667)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1313  %r_V_4_0_13_11 = mul i16 %rhs_V_0_13_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_13_11_cast (1668)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1314  %tmp_48_0_13_11_cast = sext i16 %r_V_4_0_13_11 to i17

ST_71: rhs_V_0_13_12 (1670)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1316  %rhs_V_0_13_12 = sext i8 %p_Result_6_0_13_12 to i16

ST_71: r_V_4_0_13_12 (1671)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1317  %r_V_4_0_13_12 = mul i16 %rhs_V_0_13_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_13_12_cast (1672)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1318  %tmp_48_0_13_12_cast = sext i16 %r_V_4_0_13_12 to i17

ST_71: tmp199_cast (1683)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1329  %tmp199_cast = sext i17 %tmp199 to i32

ST_71: tmp197 (1684)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1330  %tmp197 = add i32 %tmp199_cast, %tmp198

ST_71: tmp201_cast (1686)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1332  %tmp201_cast = sext i17 %tmp201 to i18

ST_71: tmp202_cast (1688)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1334  %tmp202_cast = sext i17 %tmp202 to i18

ST_71: tmp200 (1689)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1335  %tmp200 = add i18 %tmp202_cast, %tmp201_cast

ST_71: tmp205_cast (1693)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1339  %tmp205_cast = sext i17 %tmp205 to i18

ST_71: tmp206_cast (1695)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1341  %tmp206_cast = sext i17 %tmp206 to i18

ST_71: tmp204 (1696)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1342  %tmp204 = add i18 %tmp206_cast, %tmp205_cast

ST_71: tmp208 (1698)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1344  %tmp208 = add i17 %tmp_48_0_13_10_cast, %tmp_48_0_13_11_cast

ST_71: tmp209 (1701)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1347  %tmp209 = add i17 %tmp210, %tmp_48_0_13_12_cast

ST_71: tmp_48_0_14_10_cast (1758)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1404  %tmp_48_0_14_10_cast = sext i16 %r_V_4_0_14_10 to i17

ST_71: rhs_V_0_14_11 (1760)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1406  %rhs_V_0_14_11 = sext i8 %p_Result_6_0_14_11 to i16

ST_71: r_V_4_0_14_11 (1761)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1407  %r_V_4_0_14_11 = mul i16 %rhs_V_0_14_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_14_11_cast (1762)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1408  %tmp_48_0_14_11_cast = sext i16 %r_V_4_0_14_11 to i17

ST_71: rhs_V_0_14_12 (1764)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1410  %rhs_V_0_14_12 = sext i8 %p_Result_6_0_14_12 to i16

ST_71: r_V_4_0_14_12 (1765)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1411  %r_V_4_0_14_12 = mul i16 %rhs_V_0_14_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_14_12_cast (1766)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1412  %tmp_48_0_14_12_cast = sext i16 %r_V_4_0_14_12 to i17

ST_71: tmp214_cast (1777)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1423  %tmp214_cast = sext i17 %tmp214 to i32

ST_71: tmp212 (1778)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1424  %tmp212 = add i32 %tmp214_cast, %tmp213

ST_71: tmp216_cast (1780)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1426  %tmp216_cast = sext i17 %tmp216 to i18

ST_71: tmp217_cast (1782)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1428  %tmp217_cast = sext i17 %tmp217 to i18

ST_71: tmp215 (1783)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1429  %tmp215 = add i18 %tmp217_cast, %tmp216_cast

ST_71: tmp220_cast (1787)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1433  %tmp220_cast = sext i17 %tmp220 to i18

ST_71: tmp221_cast (1789)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1435  %tmp221_cast = sext i17 %tmp221 to i18

ST_71: tmp219 (1790)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1436  %tmp219 = add i18 %tmp221_cast, %tmp220_cast

ST_71: tmp223 (1792)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1438  %tmp223 = add i17 %tmp_48_0_14_10_cast, %tmp_48_0_14_11_cast

ST_71: tmp224 (1795)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1441  %tmp224 = add i17 %tmp225, %tmp_48_0_14_12_cast

ST_71: tmp_48_0_15_10_cast (1852)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1498  %tmp_48_0_15_10_cast = sext i16 %r_V_4_0_15_10 to i17

ST_71: rhs_V_0_15_11 (1854)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1500  %rhs_V_0_15_11 = sext i8 %p_Result_6_0_15_11 to i16

ST_71: r_V_4_0_15_11 (1855)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1501  %r_V_4_0_15_11 = mul i16 %rhs_V_0_15_11, %lhs_V_2_0_0_11

ST_71: tmp_48_0_15_11_cast (1856)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1502  %tmp_48_0_15_11_cast = sext i16 %r_V_4_0_15_11 to i17

ST_71: rhs_V_0_15_12 (1858)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1504  %rhs_V_0_15_12 = sext i8 %p_Result_6_0_15_12 to i16

ST_71: r_V_4_0_15_12 (1859)  [1/1] 3.36ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1505  %r_V_4_0_15_12 = mul i16 %rhs_V_0_15_12, %lhs_V_2_0_0_12

ST_71: tmp_48_0_15_12_cast (1860)  [1/1] 0.00ns  loc: ../../src/vta.cc:104
.preheader802.preheader:1506  %tmp_48_0_15_12_cast = sext i16 %r_V_4_0_15_12 to i17

ST_71: tmp229_cast (1871)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1517  %tmp229_cast = sext i17 %tmp229 to i32

ST_71: tmp227 (1872)  [1/1] 3.44ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1518  %tmp227 = add i32 %tmp229_cast, %tmp228

ST_71: tmp231_cast (1874)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1520  %tmp231_cast = sext i17 %tmp231 to i18

ST_71: tmp232_cast (1876)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1522  %tmp232_cast = sext i17 %tmp232 to i18

ST_71: tmp230 (1877)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1523  %tmp230 = add i18 %tmp232_cast, %tmp231_cast

ST_71: tmp235_cast (1881)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1527  %tmp235_cast = sext i17 %tmp235 to i18

ST_71: tmp236_cast (1883)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1529  %tmp236_cast = sext i17 %tmp236 to i18

ST_71: tmp234 (1884)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1530  %tmp234 = add i18 %tmp236_cast, %tmp235_cast

ST_71: tmp238 (1886)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1532  %tmp238 = add i17 %tmp_48_0_15_10_cast, %tmp_48_0_15_11_cast

ST_71: tmp239 (1889)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1535  %tmp239 = add i17 %tmp240, %tmp_48_0_15_12_cast


 <State 72>: 6.01ns
ST_72: tmp9_cast (475)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:121  %tmp9_cast = sext i18 %tmp9 to i19

ST_72: tmp13_cast (477)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:123  %tmp13_cast = sext i17 %tmp13 to i18

ST_72: tmp14_cast (480)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:126  %tmp14_cast = sext i17 %tmp14 to i18

ST_72: tmp12 (481)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:127  %tmp12 = add i18 %tmp14_cast, %tmp13_cast

ST_72: tmp12_cast (482)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:128  %tmp12_cast = sext i18 %tmp12 to i19

ST_72: tmp8 (483)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:129  %tmp8 = add i19 %tmp12_cast, %tmp9_cast

ST_72: tmp24_cast (569)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:215  %tmp24_cast = sext i18 %tmp24 to i19

ST_72: tmp28_cast (571)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:217  %tmp28_cast = sext i17 %tmp28 to i18

ST_72: tmp29_cast (574)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:220  %tmp29_cast = sext i17 %tmp29 to i18

ST_72: tmp27 (575)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:221  %tmp27 = add i18 %tmp29_cast, %tmp28_cast

ST_72: tmp27_cast (576)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:222  %tmp27_cast = sext i18 %tmp27 to i19

ST_72: tmp23 (577)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:223  %tmp23 = add i19 %tmp27_cast, %tmp24_cast

ST_72: tmp39_cast (663)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:309  %tmp39_cast = sext i18 %tmp39 to i19

ST_72: tmp43_cast (665)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:311  %tmp43_cast = sext i17 %tmp43 to i18

ST_72: tmp44_cast (668)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:314  %tmp44_cast = sext i17 %tmp44 to i18

ST_72: tmp42 (669)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:315  %tmp42 = add i18 %tmp44_cast, %tmp43_cast

ST_72: tmp42_cast (670)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:316  %tmp42_cast = sext i18 %tmp42 to i19

ST_72: tmp38 (671)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:317  %tmp38 = add i19 %tmp42_cast, %tmp39_cast

ST_72: tmp54_cast (757)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:403  %tmp54_cast = sext i18 %tmp54 to i19

ST_72: tmp58_cast (759)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:405  %tmp58_cast = sext i17 %tmp58 to i18

ST_72: tmp59_cast (762)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:408  %tmp59_cast = sext i17 %tmp59 to i18

ST_72: tmp57 (763)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:409  %tmp57 = add i18 %tmp59_cast, %tmp58_cast

ST_72: tmp57_cast (764)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:410  %tmp57_cast = sext i18 %tmp57 to i19

ST_72: tmp53 (765)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:411  %tmp53 = add i19 %tmp57_cast, %tmp54_cast

ST_72: tmp69_cast (851)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:497  %tmp69_cast = sext i18 %tmp69 to i19

ST_72: tmp73_cast (853)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:499  %tmp73_cast = sext i17 %tmp73 to i18

ST_72: tmp74_cast (856)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:502  %tmp74_cast = sext i17 %tmp74 to i18

ST_72: tmp72 (857)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:503  %tmp72 = add i18 %tmp74_cast, %tmp73_cast

ST_72: tmp72_cast (858)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:504  %tmp72_cast = sext i18 %tmp72 to i19

ST_72: tmp68 (859)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:505  %tmp68 = add i19 %tmp72_cast, %tmp69_cast

ST_72: tmp84_cast (945)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:591  %tmp84_cast = sext i18 %tmp84 to i19

ST_72: tmp88_cast (947)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:593  %tmp88_cast = sext i17 %tmp88 to i18

ST_72: tmp89_cast (950)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:596  %tmp89_cast = sext i17 %tmp89 to i18

ST_72: tmp87 (951)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:597  %tmp87 = add i18 %tmp89_cast, %tmp88_cast

ST_72: tmp87_cast (952)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:598  %tmp87_cast = sext i18 %tmp87 to i19

ST_72: tmp83 (953)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:599  %tmp83 = add i19 %tmp87_cast, %tmp84_cast

ST_72: tmp99_cast (1039)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:685  %tmp99_cast = sext i18 %tmp99 to i19

ST_72: tmp103_cast (1041)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:687  %tmp103_cast = sext i17 %tmp103 to i18

ST_72: tmp104_cast (1044)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:690  %tmp104_cast = sext i17 %tmp104 to i18

ST_72: tmp102 (1045)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:691  %tmp102 = add i18 %tmp104_cast, %tmp103_cast

ST_72: tmp102_cast (1046)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:692  %tmp102_cast = sext i18 %tmp102 to i19

ST_72: tmp98 (1047)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:693  %tmp98 = add i19 %tmp102_cast, %tmp99_cast

ST_72: tmp114_cast (1133)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:779  %tmp114_cast = sext i18 %tmp114 to i19

ST_72: tmp118_cast (1135)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:781  %tmp118_cast = sext i17 %tmp118 to i18

ST_72: tmp119_cast (1138)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:784  %tmp119_cast = sext i17 %tmp119 to i18

ST_72: tmp117 (1139)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:785  %tmp117 = add i18 %tmp119_cast, %tmp118_cast

ST_72: tmp117_cast (1140)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:786  %tmp117_cast = sext i18 %tmp117 to i19

ST_72: tmp113 (1141)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:787  %tmp113 = add i19 %tmp117_cast, %tmp114_cast

ST_72: tmp129_cast (1227)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:873  %tmp129_cast = sext i18 %tmp129 to i19

ST_72: tmp133_cast (1229)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:875  %tmp133_cast = sext i17 %tmp133 to i18

ST_72: tmp134_cast (1232)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:878  %tmp134_cast = sext i17 %tmp134 to i18

ST_72: tmp132 (1233)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:879  %tmp132 = add i18 %tmp134_cast, %tmp133_cast

ST_72: tmp132_cast (1234)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:880  %tmp132_cast = sext i18 %tmp132 to i19

ST_72: tmp128 (1235)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:881  %tmp128 = add i19 %tmp132_cast, %tmp129_cast

ST_72: tmp144_cast (1321)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:967  %tmp144_cast = sext i18 %tmp144 to i19

ST_72: tmp148_cast (1323)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:969  %tmp148_cast = sext i17 %tmp148 to i18

ST_72: tmp149_cast (1326)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:972  %tmp149_cast = sext i17 %tmp149 to i18

ST_72: tmp147 (1327)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:973  %tmp147 = add i18 %tmp149_cast, %tmp148_cast

ST_72: tmp147_cast (1328)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:974  %tmp147_cast = sext i18 %tmp147 to i19

ST_72: tmp143 (1329)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:975  %tmp143 = add i19 %tmp147_cast, %tmp144_cast

ST_72: tmp159_cast (1415)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1061  %tmp159_cast = sext i18 %tmp159 to i19

ST_72: tmp163_cast (1417)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1063  %tmp163_cast = sext i17 %tmp163 to i18

ST_72: tmp164_cast (1420)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1066  %tmp164_cast = sext i17 %tmp164 to i18

ST_72: tmp162 (1421)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1067  %tmp162 = add i18 %tmp164_cast, %tmp163_cast

ST_72: tmp162_cast (1422)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1068  %tmp162_cast = sext i18 %tmp162 to i19

ST_72: tmp158 (1423)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1069  %tmp158 = add i19 %tmp162_cast, %tmp159_cast

ST_72: tmp174_cast (1509)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1155  %tmp174_cast = sext i18 %tmp174 to i19

ST_72: tmp178_cast (1511)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1157  %tmp178_cast = sext i17 %tmp178 to i18

ST_72: tmp179_cast (1514)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1160  %tmp179_cast = sext i17 %tmp179 to i18

ST_72: tmp177 (1515)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1161  %tmp177 = add i18 %tmp179_cast, %tmp178_cast

ST_72: tmp177_cast (1516)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1162  %tmp177_cast = sext i18 %tmp177 to i19

ST_72: tmp173 (1517)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1163  %tmp173 = add i19 %tmp177_cast, %tmp174_cast

ST_72: tmp189_cast (1603)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1249  %tmp189_cast = sext i18 %tmp189 to i19

ST_72: tmp193_cast (1605)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1251  %tmp193_cast = sext i17 %tmp193 to i18

ST_72: tmp194_cast (1608)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1254  %tmp194_cast = sext i17 %tmp194 to i18

ST_72: tmp192 (1609)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1255  %tmp192 = add i18 %tmp194_cast, %tmp193_cast

ST_72: tmp192_cast (1610)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1256  %tmp192_cast = sext i18 %tmp192 to i19

ST_72: tmp188 (1611)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1257  %tmp188 = add i19 %tmp192_cast, %tmp189_cast

ST_72: tmp204_cast (1697)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1343  %tmp204_cast = sext i18 %tmp204 to i19

ST_72: tmp208_cast (1699)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1345  %tmp208_cast = sext i17 %tmp208 to i18

ST_72: tmp209_cast (1702)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1348  %tmp209_cast = sext i17 %tmp209 to i18

ST_72: tmp207 (1703)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1349  %tmp207 = add i18 %tmp209_cast, %tmp208_cast

ST_72: tmp207_cast (1704)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1350  %tmp207_cast = sext i18 %tmp207 to i19

ST_72: tmp203 (1705)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1351  %tmp203 = add i19 %tmp207_cast, %tmp204_cast

ST_72: tmp219_cast (1791)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1437  %tmp219_cast = sext i18 %tmp219 to i19

ST_72: tmp223_cast (1793)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1439  %tmp223_cast = sext i17 %tmp223 to i18

ST_72: tmp224_cast (1796)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1442  %tmp224_cast = sext i17 %tmp224 to i18

ST_72: tmp222 (1797)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1443  %tmp222 = add i18 %tmp224_cast, %tmp223_cast

ST_72: tmp222_cast (1798)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1444  %tmp222_cast = sext i18 %tmp222 to i19

ST_72: tmp218 (1799)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1445  %tmp218 = add i19 %tmp222_cast, %tmp219_cast

ST_72: tmp234_cast (1885)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1531  %tmp234_cast = sext i18 %tmp234 to i19

ST_72: tmp238_cast (1887)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1533  %tmp238_cast = sext i17 %tmp238 to i18

ST_72: tmp239_cast (1890)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1536  %tmp239_cast = sext i17 %tmp239 to i18

ST_72: tmp237 (1891)  [1/1] 2.99ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1537  %tmp237 = add i18 %tmp239_cast, %tmp238_cast

ST_72: tmp237_cast (1892)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1538  %tmp237_cast = sext i18 %tmp237 to i19

ST_72: tmp233 (1893)  [1/1] 3.02ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1539  %tmp233 = add i19 %tmp237_cast, %tmp234_cast


 <State 73>: 4.37ns
ST_73: tmp5_cast (468)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:114  %tmp5_cast = sext i18 %tmp5 to i32

ST_73: tmp1 (469)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:115  %tmp1 = add i32 %tmp5_cast, %tmp2

ST_73: tmp8_cast (484)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:130  %tmp8_cast = sext i19 %tmp8 to i32

ST_73: temp_V_1_0_0_s (485)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:131  %temp_V_1_0_0_s = add i32 %tmp8_cast, %tmp1

ST_73: tmp20_cast (562)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:208  %tmp20_cast = sext i18 %tmp20 to i32

ST_73: tmp16 (563)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:209  %tmp16 = add i32 %tmp20_cast, %tmp17

ST_73: tmp23_cast (578)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:224  %tmp23_cast = sext i19 %tmp23 to i32

ST_73: temp_V_1_0_1_s (579)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:225  %temp_V_1_0_1_s = add i32 %tmp23_cast, %tmp16

ST_73: tmp35_cast (656)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:302  %tmp35_cast = sext i18 %tmp35 to i32

ST_73: tmp31 (657)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:303  %tmp31 = add i32 %tmp35_cast, %tmp32

ST_73: tmp38_cast (672)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:318  %tmp38_cast = sext i19 %tmp38 to i32

ST_73: temp_V_1_0_2_s (673)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:319  %temp_V_1_0_2_s = add i32 %tmp38_cast, %tmp31

ST_73: tmp50_cast (750)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:396  %tmp50_cast = sext i18 %tmp50 to i32

ST_73: tmp46 (751)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:397  %tmp46 = add i32 %tmp50_cast, %tmp47

ST_73: tmp53_cast (766)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:412  %tmp53_cast = sext i19 %tmp53 to i32

ST_73: temp_V_1_0_3_s (767)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:413  %temp_V_1_0_3_s = add i32 %tmp53_cast, %tmp46

ST_73: tmp65_cast (844)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:490  %tmp65_cast = sext i18 %tmp65 to i32

ST_73: tmp61 (845)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:491  %tmp61 = add i32 %tmp65_cast, %tmp62

ST_73: tmp68_cast (860)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:506  %tmp68_cast = sext i19 %tmp68 to i32

ST_73: temp_V_1_0_4_s (861)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:507  %temp_V_1_0_4_s = add i32 %tmp68_cast, %tmp61

ST_73: tmp80_cast (938)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:584  %tmp80_cast = sext i18 %tmp80 to i32

ST_73: tmp76 (939)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:585  %tmp76 = add i32 %tmp80_cast, %tmp77

ST_73: tmp83_cast (954)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:600  %tmp83_cast = sext i19 %tmp83 to i32

ST_73: temp_V_1_0_5_s (955)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:601  %temp_V_1_0_5_s = add i32 %tmp83_cast, %tmp76

ST_73: tmp95_cast (1032)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:678  %tmp95_cast = sext i18 %tmp95 to i32

ST_73: tmp91 (1033)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:679  %tmp91 = add i32 %tmp95_cast, %tmp92

ST_73: tmp98_cast (1048)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:694  %tmp98_cast = sext i19 %tmp98 to i32

ST_73: temp_V_1_0_6_s (1049)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:695  %temp_V_1_0_6_s = add i32 %tmp98_cast, %tmp91

ST_73: tmp110_cast (1126)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:772  %tmp110_cast = sext i18 %tmp110 to i32

ST_73: tmp106 (1127)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:773  %tmp106 = add i32 %tmp110_cast, %tmp107

ST_73: tmp113_cast (1142)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:788  %tmp113_cast = sext i19 %tmp113 to i32

ST_73: temp_V_1_0_7_s (1143)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:789  %temp_V_1_0_7_s = add i32 %tmp113_cast, %tmp106

ST_73: tmp125_cast (1220)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:866  %tmp125_cast = sext i18 %tmp125 to i32

ST_73: tmp121 (1221)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:867  %tmp121 = add i32 %tmp125_cast, %tmp122

ST_73: tmp128_cast (1236)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:882  %tmp128_cast = sext i19 %tmp128 to i32

ST_73: temp_V_1_0_8_s (1237)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:883  %temp_V_1_0_8_s = add i32 %tmp128_cast, %tmp121

ST_73: tmp140_cast (1314)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:960  %tmp140_cast = sext i18 %tmp140 to i32

ST_73: tmp136 (1315)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:961  %tmp136 = add i32 %tmp140_cast, %tmp137

ST_73: tmp143_cast (1330)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:976  %tmp143_cast = sext i19 %tmp143 to i32

ST_73: temp_V_1_0_9_s (1331)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:977  %temp_V_1_0_9_s = add i32 %tmp143_cast, %tmp136

ST_73: tmp155_cast (1408)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1054  %tmp155_cast = sext i18 %tmp155 to i32

ST_73: tmp151 (1409)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1055  %tmp151 = add i32 %tmp155_cast, %tmp152

ST_73: tmp158_cast (1424)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1070  %tmp158_cast = sext i19 %tmp158 to i32

ST_73: temp_V_1_0_10_s (1425)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1071  %temp_V_1_0_10_s = add i32 %tmp158_cast, %tmp151

ST_73: tmp170_cast (1502)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1148  %tmp170_cast = sext i18 %tmp170 to i32

ST_73: tmp166 (1503)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1149  %tmp166 = add i32 %tmp170_cast, %tmp167

ST_73: tmp173_cast (1518)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1164  %tmp173_cast = sext i19 %tmp173 to i32

ST_73: temp_V_1_0_11_s (1519)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1165  %temp_V_1_0_11_s = add i32 %tmp173_cast, %tmp166

ST_73: tmp185_cast (1596)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1242  %tmp185_cast = sext i18 %tmp185 to i32

ST_73: tmp181 (1597)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1243  %tmp181 = add i32 %tmp185_cast, %tmp182

ST_73: tmp188_cast (1612)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1258  %tmp188_cast = sext i19 %tmp188 to i32

ST_73: temp_V_1_0_12_s (1613)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1259  %temp_V_1_0_12_s = add i32 %tmp188_cast, %tmp181

ST_73: tmp200_cast (1690)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1336  %tmp200_cast = sext i18 %tmp200 to i32

ST_73: tmp196 (1691)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1337  %tmp196 = add i32 %tmp200_cast, %tmp197

ST_73: tmp203_cast (1706)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1352  %tmp203_cast = sext i19 %tmp203 to i32

ST_73: temp_V_1_0_13_s (1707)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1353  %temp_V_1_0_13_s = add i32 %tmp203_cast, %tmp196

ST_73: tmp215_cast (1784)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1430  %tmp215_cast = sext i18 %tmp215 to i32

ST_73: tmp211 (1785)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1431  %tmp211 = add i32 %tmp215_cast, %tmp212

ST_73: tmp218_cast (1800)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1446  %tmp218_cast = sext i19 %tmp218 to i32

ST_73: temp_V_1_0_14_s (1801)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1447  %temp_V_1_0_14_s = add i32 %tmp218_cast, %tmp211

ST_73: tmp230_cast (1878)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1524  %tmp230_cast = sext i18 %tmp230 to i32

ST_73: tmp226 (1879)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1525  %tmp226 = add i32 %tmp230_cast, %tmp227

ST_73: tmp233_cast (1894)  [1/1] 0.00ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1540  %tmp233_cast = sext i19 %tmp233 to i32

ST_73: temp_V_1_0_15_s (1895)  [1/1] 2.19ns  loc: ../../src/vta.cc:105
.preheader802.preheader:1541  %temp_V_1_0_15_s = add i32 %tmp233_cast, %tmp226


 <State 74>: 3.25ns
ST_74: p_Result_0_s (1896)  [1/1] 0.00ns  loc: ../../src/vta.cc:108
.preheader802.preheader:1542  %p_Result_0_s = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %temp_V_1_0_15_s, i32 %temp_V_1_0_14_s, i32 %temp_V_1_0_13_s, i32 %temp_V_1_0_12_s, i32 %temp_V_1_0_11_s, i32 %temp_V_1_0_10_s, i32 %temp_V_1_0_9_s, i32 %temp_V_1_0_8_s, i32 %temp_V_1_0_7_s, i32 %temp_V_1_0_6_s, i32 %temp_V_1_0_5_s, i32 %temp_V_1_0_4_s, i32 %temp_V_1_0_3_s, i32 %temp_V_1_0_2_s, i32 %temp_V_1_0_1_s, i32 %temp_V_1_0_0_s)

ST_74: StgValue_2194 (1897)  [1/1] 3.25ns  loc: ../../src/vta.cc:108
.preheader802.preheader:1543  store i512 %p_Result_0_s, i512* %acc_mem_0_V_addr_2, align 64

ST_74: StgValue_2195 (1898)  [1/1] 0.00ns
.preheader802.preheader:1544  br label %.loopexit


 <State 75>: 0.00ns
ST_75: StgValue_2196 (1908)  [1/1] 0.00ns
.loopexit805.loopexit:0  br label %.loopexit805

ST_75: StgValue_2197 (1910)  [1/1] 0.00ns
.loopexit805:0  br label %16



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0.875ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'outputs_V' [12]  (1 ns)

 <State 2>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('ins_port_addr') [31]  (0 ns)
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 3>: 6.12ns
The critical path consists of the following:
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 4>: 6.12ns
The critical path consists of the following:
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 5>: 6.12ns
The critical path consists of the following:
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 6>: 6.12ns
The critical path consists of the following:
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 7>: 6.12ns
The critical path consists of the following:
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 8>: 6.12ns
The critical path consists of the following:
	bus request on port 'ins_port' (../../src/vta.cc:41) [69]  (6.12 ns)

 <State 9>: 6.12ns
The critical path consists of the following:
	bus read on port 'ins_port' (../../src/vta.cc:41) [79]  (6.12 ns)

 <State 10>: 6.21ns
The critical path consists of the following:
	'icmp' operation ('tmp_s', ../../src/vta.cc:51) [88]  (2.07 ns)
	blocking operation 4.14 ns on control path)

 <State 11>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('wide_port_addr', ../../src/vta.cc:72) [94]  (0 ns)
	bus request on port 'wide_port' (../../src/vta.cc:74) [97]  (6.12 ns)

 <State 12>: 5.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond', ../../src/vta.cc:50) [101]  (3.01 ns)
	blocking operation 2.07 ns on control path)

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('acc_mem_0_V_addr', ../../src/vta.cc:74) [112]  (0 ns)
	'load' operation ('acc_mem_0_V_load', ../../src/vta.cc:74) on array 'acc_mem[0].V', ../../src/vta.cc:32 [113]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('acc_mem_0_V_load', ../../src/vta.cc:74) on array 'acc_mem[0].V', ../../src/vta.cc:32 [113]  (3.25 ns)

 <State 15>: 6.12ns
The critical path consists of the following:
	bus write on port 'wide_port' (../../src/vta.cc:74) [114]  (6.12 ns)

 <State 16>: 6.12ns
The critical path consists of the following:
	bus access on port 'wide_port' (../../src/vta.cc:74) [118]  (6.12 ns)

 <State 17>: 6.12ns
The critical path consists of the following:
	bus access on port 'wide_port' (../../src/vta.cc:74) [118]  (6.12 ns)

 <State 18>: 6.12ns
The critical path consists of the following:
	bus access on port 'wide_port' (../../src/vta.cc:74) [118]  (6.12 ns)

 <State 19>: 6.12ns
The critical path consists of the following:
	bus access on port 'wide_port' (../../src/vta.cc:74) [118]  (6.12 ns)

 <State 20>: 6.12ns
The critical path consists of the following:
	bus access on port 'wide_port' (../../src/vta.cc:74) [118]  (6.12 ns)

 <State 21>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('wide_port_addr_1', ../../src/vta.cc:67) [136]  (0 ns)
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 22>: 6.12ns
The critical path consists of the following:
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 23>: 6.12ns
The critical path consists of the following:
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 24>: 6.12ns
The critical path consists of the following:
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 25>: 6.12ns
The critical path consists of the following:
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 26>: 6.12ns
The critical path consists of the following:
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 27>: 6.12ns
The critical path consists of the following:
	bus request on port 'wide_port' (../../src/vta.cc:68) [139]  (6.12 ns)

 <State 28>: 5.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond5', ../../src/vta.cc:50) [143]  (3.01 ns)
	blocking operation 2.07 ns on control path)

 <State 29>: 6.12ns
The critical path consists of the following:
	bus read on port 'wide_port' (../../src/vta.cc:68) [152]  (6.12 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('acc_mem_0_V_addr_3', ../../src/vta.cc:68) [155]  (0 ns)
	'store' operation (../../src/vta.cc:68) of variable 'wide_port_addr_1_rea', ../../src/vta.cc:68 on array 'acc_mem[0].V', ../../src/vta.cc:32 [156]  (3.25 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('narrow_port_addr_1', ../../src/vta.cc:63) [168]  (0 ns)
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 33>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 34>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 35>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 36>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 37>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 38>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:64) [173]  (6.12 ns)

 <State 39>: 5.15ns
The critical path consists of the following:
	'icmp' operation ('exitcond4', ../../src/vta.cc:64) [177]  (3.08 ns)
	blocking operation 2.07 ns on control path)

 <State 40>: 6.12ns
The critical path consists of the following:
	bus read on port 'narrow_port' (../../src/vta.cc:64) [186]  (6.12 ns)

 <State 41>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wgt_mem_5_V_addr_1', ../../src/vta.cc:64) [196]  (0 ns)
	'store' operation (../../src/vta.cc:64) of variable 'narrow_port_addr_1_r_1', ../../src/vta.cc:64 on array 'wgt_mem[5].V', ../../src/vta.cc:31 [236]  (3.25 ns)

 <State 42>: 6.12ns
The critical path consists of the following:
	'getelementptr' operation ('narrow_port_addr', ../../src/vta.cc:59) [267]  (0 ns)
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 43>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 44>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 45>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 46>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 47>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 48>: 6.12ns
The critical path consists of the following:
	bus request on port 'narrow_port' (../../src/vta.cc:60) [270]  (6.12 ns)

 <State 49>: 5.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond3', ../../src/vta.cc:50) [274]  (3.01 ns)
	blocking operation 2.07 ns on control path)

 <State 50>: 6.12ns
The critical path consists of the following:
	bus read on port 'narrow_port' (../../src/vta.cc:60) [283]  (6.12 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('inp_mem_0_V_addr_1', ../../src/vta.cc:60) [286]  (0 ns)
	'store' operation (../../src/vta.cc:60) of variable 'narrow_port_addr_rea', ../../src/vta.cc:60 on array 'inp_mem[0].V', ../../src/vta.cc:30 [287]  (3.25 ns)

 <State 52>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 53>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 54>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 55>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 56>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 57>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 58>: 6.12ns
The critical path consists of the following:
	bus request on port 'uop_port' (../../src/vta.cc:56) [301]  (6.12 ns)

 <State 59>: 5.08ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', ../../src/vta.cc:50) [305]  (3.01 ns)
	blocking operation 2.07 ns on control path)

 <State 60>: 6.12ns
The critical path consists of the following:
	bus read on port 'uop_port' (../../src/vta.cc:56) [314]  (6.12 ns)

 <State 61>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('uop_mem_addr_1', ../../src/vta.cc:56) [317]  (0 ns)
	'store' operation (../../src/vta.cc:56) of variable 'uop_port_addr_read', ../../src/vta.cc:56 on array 'uop_mem', ../../src/vta.cc:29 [318]  (3.25 ns)

 <State 62>: 4.14ns
The critical path consists of the following:
	'icmp' operation ('tmp_1', ../../src/vta.cc:76) [328]  (2.07 ns)
	blocking operation 2.07 ns on control path)

 <State 63>: 5.33ns
The critical path consists of the following:
	'icmp' operation ('tmp_12', ../../src/vta.cc:82) [339]  (3.26 ns)
	blocking operation 2.07 ns on control path)

 <State 64>: 3.25ns
The critical path consists of the following:
	'load' operation ('uop_mem_load', ../../src/vta.cc:88) on array 'uop_mem', ../../src/vta.cc:29 [347]  (3.25 ns)

 <State 65>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('acc_mem_0_V_addr_1', ../../src/vta.cc:94) [1900]  (0 ns)
	'store' operation (../../src/vta.cc:94) of constant 0 on array 'acc_mem[0].V', ../../src/vta.cc:32 [1901]  (3.25 ns)

 <State 66>: 3.25ns
The critical path consists of the following:
	'load' operation ('inp_mem_0_V_load', ../../src/vta.cc:103) on array 'inp_mem[0].V', ../../src/vta.cc:30 [358]  (3.25 ns)

 <State 67>: 6.38ns
The critical path consists of the following:
	'mul' operation ('r_V_4_0_8', ../../src/vta.cc:105) [1149]  (3.36 ns)
	'add' operation ('tmp123', ../../src/vta.cc:105) [1211]  (3.02 ns)

 <State 68>: 5.51ns
The critical path consists of the following:
	'mul' operation ('r_V_4_0_0_1', ../../src/vta.cc:105) [373]  (5.51 ns)

 <State 69>: 5.51ns
The critical path consists of the following:
	'mul' operation ('r_V_4_0_0_1', ../../src/vta.cc:105) [373]  (5.51 ns)

 <State 70>: 6.38ns
The critical path consists of the following:
	'mul' operation ('r_V_4_0_3_2', ../../src/vta.cc:105) [687]  (3.36 ns)
	'add' operation ('tmp49', ../../src/vta.cc:105) [742]  (3.02 ns)

 <State 71>: 6.38ns
The critical path consists of the following:
	'mul' operation ('r_V_4_0_0_11', ../../src/vta.cc:105) [439]  (3.36 ns)
	'add' operation ('tmp13', ../../src/vta.cc:105) [476]  (3.02 ns)

 <State 72>: 6.01ns
The critical path consists of the following:
	'add' operation ('tmp12', ../../src/vta.cc:105) [481]  (2.99 ns)
	'add' operation ('tmp8', ../../src/vta.cc:105) [483]  (3.02 ns)

 <State 73>: 4.37ns
The critical path consists of the following:
	'add' operation ('tmp1', ../../src/vta.cc:105) [469]  (2.19 ns)
	'add' operation ('temp_V_1_0_0_s', ../../src/vta.cc:105) [485]  (2.19 ns)

 <State 74>: 3.25ns
The critical path consists of the following:
	'store' operation (../../src/vta.cc:108) of variable 'p_Result_0_s', ../../src/vta.cc:108 on array 'acc_mem[0].V', ../../src/vta.cc:32 [1897]  (3.25 ns)

 <State 75>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
