[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/InterfBinding/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/InterfBinding/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<37:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1>
  n<> u<112> t<Source_text> p<113> c<29> l<1:1> el<36:10>
    n<> u<29> t<Description> p<112> c<28> s<36> l<1:1> el<8:11>
      n<> u<28> t<Package_declaration> p<29> c<2> l<1:1> el<8:11>
        n<> u<2> t<PACKAGE> p<28> s<3> l<1:1> el<1:8>
        n<pack> u<3> t<STRING_CONST> p<28> s<26> l<1:9> el<1:13>
        n<> u<26> t<Package_item> p<28> c<25> s<27> l<2:1> el<6:20>
          n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<2:1> el<6:20>
            n<> u<24> t<Data_declaration> p<25> c<23> l<2:1> el<6:20>
              n<> u<23> t<Type_declaration> p<24> c<21> l<2:1> el<6:20>
                n<> u<21> t<Data_type> p<23> c<5> s<22> l<2:9> el<6:2>
                  n<> u<5> t<Struct_union> p<21> c<4> s<6> l<2:9> el<2:15>
                    n<> u<4> t<Struct_keyword> p<5> l<2:9> el<2:15>
                  n<> u<6> t<Packed_keyword> p<21> s<13> l<2:16> el<2:22>
                  n<> u<13> t<Struct_union_member> p<21> c<9> s<20> l<4:5> el<4:17>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<4:5> el<4:10>
                      n<> u<8> t<Data_type> p<9> c<7> l<4:5> el<4:10>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<4:5> el<4:10>
                    n<> u<12> t<Variable_decl_assignment_list> p<13> c<11> l<4:11> el<4:16>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<4:11> el<4:16>
                        n<stall> u<10> t<STRING_CONST> p<11> l<4:11> el<4:16>
                  n<> u<20> t<Struct_union_member> p<21> c<16> l<5:5> el<5:17>
                    n<> u<16> t<Data_type_or_void> p<20> c<15> s<19> l<5:5> el<5:10>
                      n<> u<15> t<Data_type> p<16> c<14> l<5:5> el<5:10>
                        n<> u<14> t<IntVec_TypeLogic> p<15> l<5:5> el<5:10>
                    n<> u<19> t<Variable_decl_assignment_list> p<20> c<18> l<5:11> el<5:16>
                      n<> u<18> t<Variable_decl_assignment> p<19> c<17> l<5:11> el<5:16>
                        n<clear> u<17> t<STRING_CONST> p<18> l<5:11> el<5:16>
                n<PipelineControll> u<22> t<STRING_CONST> p<23> l<6:3> el<6:19>
        n<> u<27> t<ENDPACKAGE> p<28> l<8:1> el<8:11>
    n<> u<36> t<Description> p<112> c<35> s<79> l<10:1> el<10:16>
      n<> u<35> t<Package_item> p<36> c<34> l<10:1> el<10:16>
        n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<10:1> el<10:16>
          n<> u<33> t<Data_declaration> p<34> c<32> l<10:1> el<10:16>
            n<> u<32> t<Package_import_declaration> p<33> c<31> l<10:1> el<10:16>
              n<> u<31> t<Package_import_item> p<32> c<30> l<10:8> el<10:15>
                n<pack> u<30> t<STRING_CONST> p<31> l<10:8> el<10:12>
    n<> u<79> t<Description> p<112> c<78> s<111> l<12:1> el<25:13>
      n<> u<78> t<Interface_declaration> p<79> c<57> l<12:1> el<25:13>
        n<> u<57> t<Interface_ansi_header> p<78> c<37> s<67> l<12:1> el<16:6>
          n<> u<37> t<INTERFACE> p<57> s<39> l<12:1> el<12:10>
          n<ControllerIF> u<39> t<Interface_identifier> p<57> c<38> s<40> l<12:11> el<12:23>
            n<ControllerIF> u<38> t<STRING_CONST> p<39> l<12:11> el<12:23>
          n<> u<40> t<Package_import_declaration_list> p<57> s<56> l<12:23> el<12:23>
          n<> u<56> t<Port_declaration_list> p<57> c<48> l<12:23> el<16:5>
            n<> u<48> t<Ansi_port_declaration> p<56> c<46> s<55> l<13:4> el<14:17>
              n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<13:4> el<14:13>
                n<> u<41> t<PortDir_Inp> p<46> s<45> l<13:4> el<13:9>
                n<> u<45> t<Net_port_type> p<46> c<44> l<14:8> el<14:13>
                  n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<14:8> el<14:13>
                    n<> u<43> t<Data_type> p<44> c<42> l<14:8> el<14:13>
                      n<> u<42> t<IntVec_TypeLogic> p<43> l<14:8> el<14:13>
              n<clk> u<47> t<STRING_CONST> p<48> l<14:14> el<14:17>
            n<> u<55> t<Ansi_port_declaration> p<56> c<53> l<15:8> el<15:17>
              n<> u<53> t<Net_port_header> p<55> c<52> s<54> l<15:8> el<15:13>
                n<> u<52> t<Net_port_type> p<53> c<51> l<15:8> el<15:13>
                  n<> u<51> t<Data_type_or_implicit> p<52> c<50> l<15:8> el<15:13>
                    n<> u<50> t<Data_type> p<51> c<49> l<15:8> el<15:13>
                      n<> u<49> t<IntVec_TypeLogic> p<50> l<15:8> el<15:13>
              n<rst> u<54> t<STRING_CONST> p<55> l<15:14> el<15:17>
        n<> u<67> t<Non_port_interface_item> p<78> c<66> s<76> l<18:4> el<18:29>
          n<> u<66> t<Interface_or_generate_item> p<67> c<65> l<18:4> el<18:29>
            n<> u<65> t<Module_common_item> p<66> c<64> l<18:4> el<18:29>
              n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<18:4> el<18:29>
                n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<18:4> el<18:29>
                  n<> u<62> t<Net_declaration> p<63> c<58> l<18:4> el<18:29>
                    n<PipelineControll> u<58> t<STRING_CONST> p<62> s<61> l<18:4> el<18:20>
                    n<> u<61> t<Net_decl_assignment_list> p<62> c<60> l<18:21> el<18:28>
                      n<> u<60> t<Net_decl_assignment> p<61> c<59> l<18:21> el<18:28>
                        n<backEnd> u<59> t<STRING_CONST> p<60> l<18:21> el<18:28>
        n<> u<76> t<Non_port_interface_item> p<78> c<75> s<77> l<20:4> el<23:9>
          n<> u<75> t<Interface_or_generate_item> p<76> c<74> l<20:4> el<23:9>
            n<> u<74> t<Modport_item> p<75> c<68> l<20:12> el<23:8>
              n<BypassNetwork> u<68> t<STRING_CONST> p<74> s<73> l<20:12> el<20:25>
              n<> u<73> t<Modport_ports_declaration> p<74> c<72> l<21:7> el<22:18>
                n<> u<72> t<Modport_simple_ports_declaration> p<73> c<69> l<21:7> el<22:18>
                  n<> u<69> t<PortDir_Inp> p<72> s<71> l<21:7> el<21:12>
                  n<> u<71> t<Modport_simple_port> p<72> c<70> l<22:11> el<22:18>
                    n<backEnd> u<70> t<STRING_CONST> p<71> l<22:11> el<22:18>
        n<> u<77> t<ENDINTERFACE> p<78> l<25:1> el<25:13>
    n<> u<111> t<Description> p<112> c<110> l<29:1> el<36:10>
      n<> u<110> t<Module_declaration> p<111> c<90> l<29:1> el<36:10>
        n<> u<90> t<Module_ansi_header> p<110> c<80> s<108> l<29:1> el<31:3>
          n<module> u<80> t<Module_keyword> p<90> s<81> l<29:1> el<29:7>
          n<BypassNetwork> u<81> t<STRING_CONST> p<90> s<82> l<29:8> el<29:21>
          n<> u<82> t<Package_import_declaration_list> p<90> s<89> l<29:21> el<29:21>
          n<> u<89> t<Port_declaration_list> p<90> c<88> l<29:21> el<31:2>
            n<> u<88> t<Ansi_port_declaration> p<89> c<86> l<30:5> el<30:36>
              n<> u<86> t<Interface_port_header> p<88> c<85> s<87> l<30:5> el<30:31>
                n<ControllerIF.BypassNetwork> u<85> t<Interface_identifier> p<86> c<83> l<30:5> el<30:31>
                  n<ControllerIF> u<83> t<STRING_CONST> p<85> s<84> l<30:5> el<30:17>
                  n<BypassNetwork> u<84> t<STRING_CONST> p<85> l<30:18> el<30:31>
              n<ctrl> u<87> t<STRING_CONST> p<88> l<30:32> el<30:36>
        n<> u<108> t<Non_port_module_item> p<110> c<107> s<109> l<33:2> el<33:26>
          n<> u<107> t<Module_or_generate_item> p<108> c<106> l<33:2> el<33:26>
            n<> u<106> t<Module_common_item> p<107> c<105> l<33:2> el<33:26>
              n<> u<105> t<Continuous_assign> p<106> c<104> l<33:2> el<33:26>
                n<> u<104> t<Net_assignment_list> p<105> c<103> l<33:9> el<33:25>
                  n<> u<103> t<Net_assignment> p<104> c<95> l<33:9> el<33:25>
                    n<> u<95> t<Net_lvalue> p<103> c<92> s<102> l<33:9> el<33:10>
                      n<> u<92> t<Ps_or_hierarchical_identifier> p<95> c<91> s<94> l<33:9> el<33:10>
                        n<o> u<91> t<STRING_CONST> p<92> l<33:9> el<33:10>
                      n<> u<94> t<Constant_select> p<95> c<93> l<33:11> el<33:11>
                        n<> u<93> t<Constant_bit_select> p<94> l<33:11> el<33:11>
                    n<> u<102> t<Expression> p<103> c<101> l<33:13> el<33:25>
                      n<> u<101> t<Primary> p<102> c<100> l<33:13> el<33:25>
                        n<> u<100> t<Complex_func_call> p<101> c<96> l<33:13> el<33:25>
                          n<ctrl> u<96> t<STRING_CONST> p<100> s<97> l<33:13> el<33:17>
                          n<backEnd> u<97> t<STRING_CONST> p<100> s<99> l<33:18> el<33:25>
                          n<> u<99> t<Select> p<100> c<98> l<33:25> el<33:25>
                            n<> u<98> t<Bit_select> p<99> l<33:25> el<33:25>
        n<> u<109> t<ENDMODULE> p<110> l<36:1> el<36:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:1:1: No timescale set for "pack".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:12:1: No timescale set for "ControllerIF".
[WRN:PA0205] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:29:1: No timescale set for "BypassNetwork".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:29:1: Compile module "work@BypassNetwork".
[INF:CP0304] ${SURELOG_DIR}/tests/InterfBinding/dut.sv:12:1: Compile interface "work@ControllerIF".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               1
ContAssign                                             1
Design                                                 1
HierPath                                               1
IODecl                                                 1
Identifier                                             8
ImportTypespec                                         1
Interface                                              1
InterfaceTypespec                                      2
LogicNet                                               3
LogicTypespec                                          6
Modport                                                1
Module                                                 1
ModuleTypespec                                         1
Package                                                1
Port                                                   3
RefObj                                                 5
RefTypespec                                           10
SourceFile                                             1
StructTypespec                                         1
TypedefTypespec                                        1
TypespecMember                                         2
Variable                                               3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/InterfBinding/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllPackages:
\_Package: pack (pack), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pack)
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
    |vpiName:pack
  |vpiTypedef:
  \_TypedefTypespec: (pack::PipelineControll), line:6:3, endln:6:19
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
    |vpiName:
    \_Identifier: (pack::PipelineControll)
      |vpiParent:
      \_TypedefTypespec: (pack::PipelineControll), line:6:3, endln:6:19
      |vpiName:pack::PipelineControll
    |vpiTypedefAlias:
    \_RefTypespec: (pack::PipelineControll), line:2:9, endln:6:2
      |vpiParent:
      \_TypedefTypespec: (pack::PipelineControll), line:6:3, endln:6:19
      |vpiFullName:pack::PipelineControll
      |vpiActual:
      \_StructTypespec: , line:2:9, endln:6:2
  |vpiTypedef:
  \_StructTypespec: , line:2:9, endln:6:2
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (stall), line:4:11, endln:4:16
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:6:2
      |vpiName:stall
      |vpiTypespec:
      \_RefTypespec: (pack::stall), line:4:5, endln:4:10
        |vpiParent:
        \_TypespecMember: (stall), line:4:11, endln:4:16
        |vpiFullName:pack::stall
        |vpiActual:
        \_LogicTypespec: , line:4:5, endln:4:10
    |vpiTypespecMember:
    \_TypespecMember: (clear), line:5:11, endln:5:16
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:6:2
      |vpiName:clear
      |vpiTypespec:
      \_RefTypespec: (pack::clear), line:5:5, endln:5:10
        |vpiParent:
        \_TypespecMember: (clear), line:5:11, endln:5:16
        |vpiFullName:pack::clear
        |vpiActual:
        \_LogicTypespec: , line:4:5, endln:4:10
  |vpiTypedef:
  \_LogicTypespec: , line:4:5, endln:4:10
    |vpiParent:
    \_Package: pack (pack), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:1:1, endln:8:11
  |vpiImportTypespec:
  \_TypedefTypespec: (pack::PipelineControll), line:6:3, endln:6:19
  |vpiImportTypespec:
  \_StructTypespec: , line:2:9, endln:6:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:5, endln:4:10
  |vpiDefName:pack
|vpiAllInterfaces:
\_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@ControllerIF)
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:work@ControllerIF
  |vpiVariable:
  \_Variable: (work@ControllerIF.clk), line:14:14, endln:14:17
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiTypespec:
    \_RefTypespec: (work@ControllerIF.clk), line:14:8, endln:14:13
      |vpiParent:
      \_Variable: (work@ControllerIF.clk), line:14:14, endln:14:17
      |vpiFullName:work@ControllerIF.clk
      |vpiActual:
      \_LogicTypespec: , line:14:8, endln:14:13
    |vpiName:clk
    |vpiFullName:work@ControllerIF.clk
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@ControllerIF.backEnd), line:18:21, endln:18:28
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiTypespec:
    \_RefTypespec: (work@ControllerIF.backEnd.pack::PipelineControll), line:18:4, endln:18:20
      |vpiParent:
      \_Variable: (work@ControllerIF.backEnd), line:18:21, endln:18:28
      |vpiName:pack::PipelineControll
      |vpiFullName:work@ControllerIF.backEnd.pack::PipelineControll
      |vpiActual:
      \_TypedefTypespec: (pack::PipelineControll), line:6:3, endln:6:19
    |vpiName:backEnd
    |vpiFullName:work@ControllerIF.backEnd
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariable:
  \_Variable: (work@ControllerIF.rst), line:15:14, endln:15:17
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiTypespec:
    \_RefTypespec: (work@ControllerIF.rst), line:15:8, endln:15:13
      |vpiParent:
      \_Variable: (work@ControllerIF.rst), line:15:14, endln:15:17
      |vpiFullName:work@ControllerIF.rst
      |vpiActual:
      \_LogicTypespec: , line:14:8, endln:14:13
    |vpiName:rst
    |vpiFullName:work@ControllerIF.rst
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_LogicTypespec: , line:14:8, endln:14:13
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
  |vpiImportTypespec:
  \_LogicTypespec: , line:14:8, endln:14:13
  |vpiImportTypespec:
  \_Variable: (work@ControllerIF.clk), line:14:14, endln:14:17
  |vpiImportTypespec:
  \_Variable: (work@ControllerIF.backEnd), line:18:21, endln:18:28
  |vpiImportTypespec:
  \_Variable: (work@ControllerIF.rst), line:15:14, endln:15:17
  |vpiImportTypespec:
  \_LogicNet: (work@ControllerIF.clk), line:14:14, endln:14:17
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:clk
    |vpiFullName:work@ControllerIF.clk
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@ControllerIF.backEnd), line:18:21, endln:18:28
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiTypespec:
    \_RefTypespec: (work@ControllerIF.backEnd.pack::PipelineControll), line:18:4, endln:18:20
      |vpiParent:
      \_LogicNet: (work@ControllerIF.backEnd), line:18:21, endln:18:28
      |vpiName:pack::PipelineControll
      |vpiFullName:work@ControllerIF.backEnd.pack::PipelineControll
      |vpiActual:
      \_TypedefTypespec: (pack::PipelineControll), line:6:3, endln:6:19
    |vpiName:backEnd
    |vpiFullName:work@ControllerIF.backEnd
  |vpiImportTypespec:
  \_LogicNet: (work@ControllerIF.rst), line:15:14, endln:15:17
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:rst
    |vpiFullName:work@ControllerIF.rst
    |vpiNetType:36
  |vpiDefName:work@ControllerIF
  |vpiNet:
  \_LogicNet: (work@ControllerIF.clk), line:14:14, endln:14:17
  |vpiNet:
  \_LogicNet: (work@ControllerIF.backEnd), line:18:21, endln:18:28
  |vpiNet:
  \_LogicNet: (work@ControllerIF.rst), line:15:14, endln:15:17
  |vpiModport:
  \_Modport: (work@ControllerIF.BypassNetwork), line:20:12, endln:23:8
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:
    \_Identifier: (work@ControllerIF.BypassNetwork)
      |vpiParent:
      \_Modport: (work@ControllerIF.BypassNetwork), line:20:12, endln:23:8
      |vpiName:work@ControllerIF.BypassNetwork
    |vpiIODecl:
    \_IODecl: (backEnd), line:22:11, endln:22:18
      |vpiParent:
      \_Modport: (work@ControllerIF.BypassNetwork), line:20:12, endln:23:8
      |vpiDirection:1
      |vpiName:backEnd
    |vpiInterface:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
  |vpiPort:
  \_Port: (clk), line:14:14, endln:14:17
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ControllerIF.clk.clk), line:14:14, endln:14:17
      |vpiParent:
      \_Port: (clk), line:14:14, endln:14:17
      |vpiName:clk
      |vpiFullName:work@ControllerIF.clk.clk
      |vpiActual:
      \_LogicNet: (work@ControllerIF.clk), line:14:14, endln:14:17
    |vpiTypespec:
    \_RefTypespec: (work@ControllerIF.clk), line:14:8, endln:14:13
      |vpiParent:
      \_Port: (clk), line:14:14, endln:14:17
      |vpiFullName:work@ControllerIF.clk
      |vpiActual:
      \_LogicTypespec: , line:14:8, endln:14:13
  |vpiPort:
  \_Port: (rst), line:15:14, endln:15:17
    |vpiParent:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
    |vpiName:rst
    |vpiDirection:1
    |vpiLowConn:
    \_RefObj: (work@ControllerIF.rst.rst), line:15:14, endln:15:17
      |vpiParent:
      \_Port: (rst), line:15:14, endln:15:17
      |vpiName:rst
      |vpiFullName:work@ControllerIF.rst.rst
      |vpiActual:
      \_LogicNet: (work@ControllerIF.rst), line:15:14, endln:15:17
    |vpiTypespec:
    \_RefTypespec: (work@ControllerIF.rst), line:15:8, endln:15:13
      |vpiParent:
      \_Port: (rst), line:15:14, endln:15:17
      |vpiFullName:work@ControllerIF.rst
      |vpiActual:
      \_LogicTypespec: , line:14:8, endln:14:13
|vpiAllModules:
\_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@BypassNetwork)
    |vpiParent:
    \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:work@BypassNetwork
  |vpiTypedef:
  \_InterfaceTypespec: (ControllerIF), line:30:5, endln:30:17
    |vpiParent:
    \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:
    \_Identifier: (ControllerIF)
      |vpiParent:
      \_InterfaceTypespec: (ControllerIF), line:30:5, endln:30:17
      |vpiName:ControllerIF
    |vpiInterface:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
  |vpiTypedef:
  \_InterfaceTypespec: (work@ControllerIF.BypassNetwork), line:30:18, endln:30:31
    |vpiParent:
    \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:
    \_Identifier: (work@ControllerIF.BypassNetwork)
      |vpiParent:
      \_InterfaceTypespec: (work@ControllerIF.BypassNetwork), line:30:18, endln:30:31
      |vpiName:work@ControllerIF.BypassNetwork
    |vpiModport:
    \_Modport: (work@ControllerIF.BypassNetwork), line:20:12, endln:23:8
    |vpiInterface:
    \_Interface: work@ControllerIF (work@ControllerIF), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:12:1, endln:25:13
  |vpiImportTypespec:
  \_InterfaceTypespec: (ControllerIF), line:30:5, endln:30:17
  |vpiImportTypespec:
  \_InterfaceTypespec: (work@ControllerIF.BypassNetwork), line:30:18, endln:30:31
  |vpiImportTypespec:
  \_LogicNet: (work@BypassNetwork.o), line:33:9, endln:33:10
    |vpiParent:
    \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:o
    |vpiFullName:work@BypassNetwork.o
    |vpiNetType:1
  |vpiDefName:work@BypassNetwork
  |vpiNet:
  \_LogicNet: (work@BypassNetwork.o), line:33:9, endln:33:10
  |vpiPort:
  \_Port: (ctrl), line:30:32, endln:30:36
    |vpiParent:
    \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiName:ctrl
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@BypassNetwork.ctrl.work@ControllerIF.BypassNetwork), line:30:5, endln:30:17
      |vpiParent:
      \_Port: (ctrl), line:30:32, endln:30:36
      |vpiName:work@ControllerIF.BypassNetwork
      |vpiFullName:work@BypassNetwork.ctrl.work@ControllerIF.BypassNetwork
      |vpiActual:
      \_InterfaceTypespec: (work@ControllerIF.BypassNetwork), line:30:18, endln:30:31
  |vpiContAssign:
  \_ContAssign: , line:33:9, endln:33:25
    |vpiParent:
    \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
    |vpiRhs:
    \_HierPath: (ctrl.backEnd), line:33:13, endln:33:25
      |vpiParent:
      \_ContAssign: , line:33:9, endln:33:25
      |vpiActual:
      \_RefObj: (ctrl), line:33:13, endln:33:17
        |vpiParent:
        \_HierPath: (ctrl.backEnd), line:33:13, endln:33:25
        |vpiName:ctrl
        |vpiActual:
        \_Port: (ctrl), line:30:32, endln:30:36
      |vpiActual:
      \_RefObj: (work@BypassNetwork.backEnd), line:33:18, endln:33:25
        |vpiParent:
        \_HierPath: (ctrl.backEnd), line:33:13, endln:33:25
        |vpiName:backEnd
        |vpiFullName:work@BypassNetwork.backEnd
        |vpiActual:
        \_LogicNet: (work@ControllerIF.backEnd), line:18:21, endln:18:28
      |vpiName:ctrl.backEnd
    |vpiLhs:
    \_RefObj: (work@BypassNetwork.o), line:33:9, endln:33:10
      |vpiParent:
      \_ContAssign: , line:33:9, endln:33:25
      |vpiName:o
      |vpiFullName:work@BypassNetwork.o
      |vpiActual:
      \_LogicNet: (work@BypassNetwork.o), line:33:9, endln:33:10
|vpiTypedef:
\_ImportTypespec: (pack), line:10:8, endln:10:15
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pack)
    |vpiParent:
    \_ImportTypespec: (pack), line:10:8, endln:10:15
    |vpiName:pack
  |vpiImportTypespecItem:
  \_Constant: , line:10:8, endln:10:15
    |vpiParent:
    \_ImportTypespec: (pack), line:10:8, endln:10:15
    |vpiDecompile:*
    |vpiSize:8
    |STRING:*
    |vpiConstType:8
|vpiTypedef:
\_ModuleTypespec: (BypassNetwork)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:BypassNetwork
  |vpiModule:
  \_Module: work@BypassNetwork (work@BypassNetwork), file:${SURELOG_DIR}/tests/InterfBinding/dut.sv, line:29:1, endln:36:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
