
MyPCWheelSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bf68  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  0800c078  0800c078  0001c078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c10c  0800c10c  00020638  2**0
                  CONTENTS
  4 .ARM          00000000  0800c10c  0800c10c  00020638  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c10c  0800c10c  00020638  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c10c  0800c10c  0001c10c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c110  0800c110  0001c110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000638  20000000  0800c114  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001250  20000638  0800c74c  00020638  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001888  0800c74c  00021888  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020638  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c49  00000000  00000000  00020661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041ce  00000000  00000000  000372aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b0  00000000  00000000  0003b478  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b0  00000000  00000000  0003cb28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c574  00000000  00000000  0003dbd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001812e  00000000  00000000  0005a14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094f38  00000000  00000000  0007227a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      0000003c  00000000  00000000  001071b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a48  00000000  00000000  001071f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000c1  00000000  00000000  0010cc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000006f  00000000  00000000  0010ccf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__aeabi_dmul>:
 8000110:	b570      	push	{r4, r5, r6, lr}
 8000112:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000116:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800011a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800011e:	bf1d      	ittte	ne
 8000120:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000124:	ea94 0f0c 	teqne	r4, ip
 8000128:	ea95 0f0c 	teqne	r5, ip
 800012c:	f000 f8de 	bleq	80002ec <__aeabi_dmul+0x1dc>
 8000130:	442c      	add	r4, r5
 8000132:	ea81 0603 	eor.w	r6, r1, r3
 8000136:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800013a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800013e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000142:	bf18      	it	ne
 8000144:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000148:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800014c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000150:	d038      	beq.n	80001c4 <__aeabi_dmul+0xb4>
 8000152:	fba0 ce02 	umull	ip, lr, r0, r2
 8000156:	f04f 0500 	mov.w	r5, #0
 800015a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800015e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000162:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000166:	f04f 0600 	mov.w	r6, #0
 800016a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800016e:	f09c 0f00 	teq	ip, #0
 8000172:	bf18      	it	ne
 8000174:	f04e 0e01 	orrne.w	lr, lr, #1
 8000178:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800017c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000180:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000184:	d204      	bcs.n	8000190 <__aeabi_dmul+0x80>
 8000186:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800018a:	416d      	adcs	r5, r5
 800018c:	eb46 0606 	adc.w	r6, r6, r6
 8000190:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000194:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000198:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800019c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80001a8:	bf88      	it	hi
 80001aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80001ae:	d81e      	bhi.n	80001ee <__aeabi_dmul+0xde>
 80001b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80001b4:	bf08      	it	eq
 80001b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80001ba:	f150 0000 	adcs.w	r0, r0, #0
 80001be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80001c2:	bd70      	pop	{r4, r5, r6, pc}
 80001c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80001c8:	ea46 0101 	orr.w	r1, r6, r1
 80001cc:	ea40 0002 	orr.w	r0, r0, r2
 80001d0:	ea81 0103 	eor.w	r1, r1, r3
 80001d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80001d8:	bfc2      	ittt	gt
 80001da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80001de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80001e2:	bd70      	popgt	{r4, r5, r6, pc}
 80001e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80001e8:	f04f 0e00 	mov.w	lr, #0
 80001ec:	3c01      	subs	r4, #1
 80001ee:	f300 80ab 	bgt.w	8000348 <__aeabi_dmul+0x238>
 80001f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80001f6:	bfde      	ittt	le
 80001f8:	2000      	movle	r0, #0
 80001fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80001fe:	bd70      	pople	{r4, r5, r6, pc}
 8000200:	f1c4 0400 	rsb	r4, r4, #0
 8000204:	3c20      	subs	r4, #32
 8000206:	da35      	bge.n	8000274 <__aeabi_dmul+0x164>
 8000208:	340c      	adds	r4, #12
 800020a:	dc1b      	bgt.n	8000244 <__aeabi_dmul+0x134>
 800020c:	f104 0414 	add.w	r4, r4, #20
 8000210:	f1c4 0520 	rsb	r5, r4, #32
 8000214:	fa00 f305 	lsl.w	r3, r0, r5
 8000218:	fa20 f004 	lsr.w	r0, r0, r4
 800021c:	fa01 f205 	lsl.w	r2, r1, r5
 8000220:	ea40 0002 	orr.w	r0, r0, r2
 8000224:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000228:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800022c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000230:	fa21 f604 	lsr.w	r6, r1, r4
 8000234:	eb42 0106 	adc.w	r1, r2, r6
 8000238:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800023c:	bf08      	it	eq
 800023e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000242:	bd70      	pop	{r4, r5, r6, pc}
 8000244:	f1c4 040c 	rsb	r4, r4, #12
 8000248:	f1c4 0520 	rsb	r5, r4, #32
 800024c:	fa00 f304 	lsl.w	r3, r0, r4
 8000250:	fa20 f005 	lsr.w	r0, r0, r5
 8000254:	fa01 f204 	lsl.w	r2, r1, r4
 8000258:	ea40 0002 	orr.w	r0, r0, r2
 800025c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000260:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000264:	f141 0100 	adc.w	r1, r1, #0
 8000268:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800026c:	bf08      	it	eq
 800026e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000272:	bd70      	pop	{r4, r5, r6, pc}
 8000274:	f1c4 0520 	rsb	r5, r4, #32
 8000278:	fa00 f205 	lsl.w	r2, r0, r5
 800027c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000280:	fa20 f304 	lsr.w	r3, r0, r4
 8000284:	fa01 f205 	lsl.w	r2, r1, r5
 8000288:	ea43 0302 	orr.w	r3, r3, r2
 800028c:	fa21 f004 	lsr.w	r0, r1, r4
 8000290:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000294:	fa21 f204 	lsr.w	r2, r1, r4
 8000298:	ea20 0002 	bic.w	r0, r0, r2
 800029c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002a4:	bf08      	it	eq
 80002a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002aa:	bd70      	pop	{r4, r5, r6, pc}
 80002ac:	f094 0f00 	teq	r4, #0
 80002b0:	d10f      	bne.n	80002d2 <__aeabi_dmul+0x1c2>
 80002b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80002b6:	0040      	lsls	r0, r0, #1
 80002b8:	eb41 0101 	adc.w	r1, r1, r1
 80002bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80002c0:	bf08      	it	eq
 80002c2:	3c01      	subeq	r4, #1
 80002c4:	d0f7      	beq.n	80002b6 <__aeabi_dmul+0x1a6>
 80002c6:	ea41 0106 	orr.w	r1, r1, r6
 80002ca:	f095 0f00 	teq	r5, #0
 80002ce:	bf18      	it	ne
 80002d0:	4770      	bxne	lr
 80002d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80002d6:	0052      	lsls	r2, r2, #1
 80002d8:	eb43 0303 	adc.w	r3, r3, r3
 80002dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80002e0:	bf08      	it	eq
 80002e2:	3d01      	subeq	r5, #1
 80002e4:	d0f7      	beq.n	80002d6 <__aeabi_dmul+0x1c6>
 80002e6:	ea43 0306 	orr.w	r3, r3, r6
 80002ea:	4770      	bx	lr
 80002ec:	ea94 0f0c 	teq	r4, ip
 80002f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80002f4:	bf18      	it	ne
 80002f6:	ea95 0f0c 	teqne	r5, ip
 80002fa:	d00c      	beq.n	8000316 <__aeabi_dmul+0x206>
 80002fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000300:	bf18      	it	ne
 8000302:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000306:	d1d1      	bne.n	80002ac <__aeabi_dmul+0x19c>
 8000308:	ea81 0103 	eor.w	r1, r1, r3
 800030c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000310:	f04f 0000 	mov.w	r0, #0
 8000314:	bd70      	pop	{r4, r5, r6, pc}
 8000316:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800031a:	bf06      	itte	eq
 800031c:	4610      	moveq	r0, r2
 800031e:	4619      	moveq	r1, r3
 8000320:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000324:	d019      	beq.n	800035a <__aeabi_dmul+0x24a>
 8000326:	ea94 0f0c 	teq	r4, ip
 800032a:	d102      	bne.n	8000332 <__aeabi_dmul+0x222>
 800032c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000330:	d113      	bne.n	800035a <__aeabi_dmul+0x24a>
 8000332:	ea95 0f0c 	teq	r5, ip
 8000336:	d105      	bne.n	8000344 <__aeabi_dmul+0x234>
 8000338:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800033c:	bf1c      	itt	ne
 800033e:	4610      	movne	r0, r2
 8000340:	4619      	movne	r1, r3
 8000342:	d10a      	bne.n	800035a <__aeabi_dmul+0x24a>
 8000344:	ea81 0103 	eor.w	r1, r1, r3
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000350:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000354:	f04f 0000 	mov.w	r0, #0
 8000358:	bd70      	pop	{r4, r5, r6, pc}
 800035a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800035e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000362:	bd70      	pop	{r4, r5, r6, pc}

08000364 <__aeabi_fmul>:
 8000364:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000368:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800036c:	bf1e      	ittt	ne
 800036e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000372:	ea92 0f0c 	teqne	r2, ip
 8000376:	ea93 0f0c 	teqne	r3, ip
 800037a:	d06f      	beq.n	800045c <__aeabi_fmul+0xf8>
 800037c:	441a      	add	r2, r3
 800037e:	ea80 0c01 	eor.w	ip, r0, r1
 8000382:	0240      	lsls	r0, r0, #9
 8000384:	bf18      	it	ne
 8000386:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038a:	d01e      	beq.n	80003ca <__aeabi_fmul+0x66>
 800038c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000390:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000394:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000398:	fba0 3101 	umull	r3, r1, r0, r1
 800039c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003a0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003a4:	bf3e      	ittt	cc
 80003a6:	0049      	lslcc	r1, r1, #1
 80003a8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003ac:	005b      	lslcc	r3, r3, #1
 80003ae:	ea40 0001 	orr.w	r0, r0, r1
 80003b2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003b6:	2afd      	cmp	r2, #253	; 0xfd
 80003b8:	d81d      	bhi.n	80003f6 <__aeabi_fmul+0x92>
 80003ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003be:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c2:	bf08      	it	eq
 80003c4:	f020 0001 	biceq.w	r0, r0, #1
 80003c8:	4770      	bx	lr
 80003ca:	f090 0f00 	teq	r0, #0
 80003ce:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003d2:	bf08      	it	eq
 80003d4:	0249      	lsleq	r1, r1, #9
 80003d6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003da:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003de:	3a7f      	subs	r2, #127	; 0x7f
 80003e0:	bfc2      	ittt	gt
 80003e2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003e6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ea:	4770      	bxgt	lr
 80003ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003f0:	f04f 0300 	mov.w	r3, #0
 80003f4:	3a01      	subs	r2, #1
 80003f6:	dc5d      	bgt.n	80004b4 <__aeabi_fmul+0x150>
 80003f8:	f112 0f19 	cmn.w	r2, #25
 80003fc:	bfdc      	itt	le
 80003fe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000402:	4770      	bxle	lr
 8000404:	f1c2 0200 	rsb	r2, r2, #0
 8000408:	0041      	lsls	r1, r0, #1
 800040a:	fa21 f102 	lsr.w	r1, r1, r2
 800040e:	f1c2 0220 	rsb	r2, r2, #32
 8000412:	fa00 fc02 	lsl.w	ip, r0, r2
 8000416:	ea5f 0031 	movs.w	r0, r1, rrx
 800041a:	f140 0000 	adc.w	r0, r0, #0
 800041e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000422:	bf08      	it	eq
 8000424:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000428:	4770      	bx	lr
 800042a:	f092 0f00 	teq	r2, #0
 800042e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000432:	bf02      	ittt	eq
 8000434:	0040      	lsleq	r0, r0, #1
 8000436:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800043a:	3a01      	subeq	r2, #1
 800043c:	d0f9      	beq.n	8000432 <__aeabi_fmul+0xce>
 800043e:	ea40 000c 	orr.w	r0, r0, ip
 8000442:	f093 0f00 	teq	r3, #0
 8000446:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800044a:	bf02      	ittt	eq
 800044c:	0049      	lsleq	r1, r1, #1
 800044e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000452:	3b01      	subeq	r3, #1
 8000454:	d0f9      	beq.n	800044a <__aeabi_fmul+0xe6>
 8000456:	ea41 010c 	orr.w	r1, r1, ip
 800045a:	e78f      	b.n	800037c <__aeabi_fmul+0x18>
 800045c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000460:	ea92 0f0c 	teq	r2, ip
 8000464:	bf18      	it	ne
 8000466:	ea93 0f0c 	teqne	r3, ip
 800046a:	d00a      	beq.n	8000482 <__aeabi_fmul+0x11e>
 800046c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000470:	bf18      	it	ne
 8000472:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000476:	d1d8      	bne.n	800042a <__aeabi_fmul+0xc6>
 8000478:	ea80 0001 	eor.w	r0, r0, r1
 800047c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000480:	4770      	bx	lr
 8000482:	f090 0f00 	teq	r0, #0
 8000486:	bf17      	itett	ne
 8000488:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800048c:	4608      	moveq	r0, r1
 800048e:	f091 0f00 	teqne	r1, #0
 8000492:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000496:	d014      	beq.n	80004c2 <__aeabi_fmul+0x15e>
 8000498:	ea92 0f0c 	teq	r2, ip
 800049c:	d101      	bne.n	80004a2 <__aeabi_fmul+0x13e>
 800049e:	0242      	lsls	r2, r0, #9
 80004a0:	d10f      	bne.n	80004c2 <__aeabi_fmul+0x15e>
 80004a2:	ea93 0f0c 	teq	r3, ip
 80004a6:	d103      	bne.n	80004b0 <__aeabi_fmul+0x14c>
 80004a8:	024b      	lsls	r3, r1, #9
 80004aa:	bf18      	it	ne
 80004ac:	4608      	movne	r0, r1
 80004ae:	d108      	bne.n	80004c2 <__aeabi_fmul+0x15e>
 80004b0:	ea80 0001 	eor.w	r0, r0, r1
 80004b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004b8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004c0:	4770      	bx	lr
 80004c2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004c6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004ca:	4770      	bx	lr

080004cc <__aeabi_drsub>:
 80004cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e002      	b.n	80004d8 <__adddf3>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dsub>:
 80004d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004d8 <__adddf3>:
 80004d8:	b530      	push	{r4, r5, lr}
 80004da:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004de:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004e2:	ea94 0f05 	teq	r4, r5
 80004e6:	bf08      	it	eq
 80004e8:	ea90 0f02 	teqeq	r0, r2
 80004ec:	bf1f      	itttt	ne
 80004ee:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004f2:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004fe:	f000 80e2 	beq.w	80006c6 <__adddf3+0x1ee>
 8000502:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000506:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800050a:	bfb8      	it	lt
 800050c:	426d      	neglt	r5, r5
 800050e:	dd0c      	ble.n	800052a <__adddf3+0x52>
 8000510:	442c      	add	r4, r5
 8000512:	ea80 0202 	eor.w	r2, r0, r2
 8000516:	ea81 0303 	eor.w	r3, r1, r3
 800051a:	ea82 0000 	eor.w	r0, r2, r0
 800051e:	ea83 0101 	eor.w	r1, r3, r1
 8000522:	ea80 0202 	eor.w	r2, r0, r2
 8000526:	ea81 0303 	eor.w	r3, r1, r3
 800052a:	2d36      	cmp	r5, #54	; 0x36
 800052c:	bf88      	it	hi
 800052e:	bd30      	pophi	{r4, r5, pc}
 8000530:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000534:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000538:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800053c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000540:	d002      	beq.n	8000548 <__adddf3+0x70>
 8000542:	4240      	negs	r0, r0
 8000544:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000548:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800054c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000550:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000554:	d002      	beq.n	800055c <__adddf3+0x84>
 8000556:	4252      	negs	r2, r2
 8000558:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800055c:	ea94 0f05 	teq	r4, r5
 8000560:	f000 80a7 	beq.w	80006b2 <__adddf3+0x1da>
 8000564:	f1a4 0401 	sub.w	r4, r4, #1
 8000568:	f1d5 0e20 	rsbs	lr, r5, #32
 800056c:	db0d      	blt.n	800058a <__adddf3+0xb2>
 800056e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000572:	fa22 f205 	lsr.w	r2, r2, r5
 8000576:	1880      	adds	r0, r0, r2
 8000578:	f141 0100 	adc.w	r1, r1, #0
 800057c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000580:	1880      	adds	r0, r0, r2
 8000582:	fa43 f305 	asr.w	r3, r3, r5
 8000586:	4159      	adcs	r1, r3
 8000588:	e00e      	b.n	80005a8 <__adddf3+0xd0>
 800058a:	f1a5 0520 	sub.w	r5, r5, #32
 800058e:	f10e 0e20 	add.w	lr, lr, #32
 8000592:	2a01      	cmp	r2, #1
 8000594:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000598:	bf28      	it	cs
 800059a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800059e:	fa43 f305 	asr.w	r3, r3, r5
 80005a2:	18c0      	adds	r0, r0, r3
 80005a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ac:	d507      	bpl.n	80005be <__adddf3+0xe6>
 80005ae:	f04f 0e00 	mov.w	lr, #0
 80005b2:	f1dc 0c00 	rsbs	ip, ip, #0
 80005b6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005ba:	eb6e 0101 	sbc.w	r1, lr, r1
 80005be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005c2:	d31b      	bcc.n	80005fc <__adddf3+0x124>
 80005c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005c8:	d30c      	bcc.n	80005e4 <__adddf3+0x10c>
 80005ca:	0849      	lsrs	r1, r1, #1
 80005cc:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005d4:	f104 0401 	add.w	r4, r4, #1
 80005d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e0:	f080 809a 	bcs.w	8000718 <__adddf3+0x240>
 80005e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005e8:	bf08      	it	eq
 80005ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005ee:	f150 0000 	adcs.w	r0, r0, #0
 80005f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f6:	ea41 0105 	orr.w	r1, r1, r5
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000600:	4140      	adcs	r0, r0
 8000602:	eb41 0101 	adc.w	r1, r1, r1
 8000606:	3c01      	subs	r4, #1
 8000608:	bf28      	it	cs
 800060a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800060e:	d2e9      	bcs.n	80005e4 <__adddf3+0x10c>
 8000610:	f091 0f00 	teq	r1, #0
 8000614:	bf04      	itt	eq
 8000616:	4601      	moveq	r1, r0
 8000618:	2000      	moveq	r0, #0
 800061a:	fab1 f381 	clz	r3, r1
 800061e:	bf08      	it	eq
 8000620:	3320      	addeq	r3, #32
 8000622:	f1a3 030b 	sub.w	r3, r3, #11
 8000626:	f1b3 0220 	subs.w	r2, r3, #32
 800062a:	da0c      	bge.n	8000646 <__adddf3+0x16e>
 800062c:	320c      	adds	r2, #12
 800062e:	dd08      	ble.n	8000642 <__adddf3+0x16a>
 8000630:	f102 0c14 	add.w	ip, r2, #20
 8000634:	f1c2 020c 	rsb	r2, r2, #12
 8000638:	fa01 f00c 	lsl.w	r0, r1, ip
 800063c:	fa21 f102 	lsr.w	r1, r1, r2
 8000640:	e00c      	b.n	800065c <__adddf3+0x184>
 8000642:	f102 0214 	add.w	r2, r2, #20
 8000646:	bfd8      	it	le
 8000648:	f1c2 0c20 	rsble	ip, r2, #32
 800064c:	fa01 f102 	lsl.w	r1, r1, r2
 8000650:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000654:	bfdc      	itt	le
 8000656:	ea41 010c 	orrle.w	r1, r1, ip
 800065a:	4090      	lslle	r0, r2
 800065c:	1ae4      	subs	r4, r4, r3
 800065e:	bfa2      	ittt	ge
 8000660:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000664:	4329      	orrge	r1, r5
 8000666:	bd30      	popge	{r4, r5, pc}
 8000668:	ea6f 0404 	mvn.w	r4, r4
 800066c:	3c1f      	subs	r4, #31
 800066e:	da1c      	bge.n	80006aa <__adddf3+0x1d2>
 8000670:	340c      	adds	r4, #12
 8000672:	dc0e      	bgt.n	8000692 <__adddf3+0x1ba>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0220 	rsb	r2, r4, #32
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f302 	lsl.w	r3, r1, r2
 8000684:	ea40 0003 	orr.w	r0, r0, r3
 8000688:	fa21 f304 	lsr.w	r3, r1, r4
 800068c:	ea45 0103 	orr.w	r1, r5, r3
 8000690:	bd30      	pop	{r4, r5, pc}
 8000692:	f1c4 040c 	rsb	r4, r4, #12
 8000696:	f1c4 0220 	rsb	r2, r4, #32
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 f304 	lsl.w	r3, r1, r4
 80006a2:	ea40 0003 	orr.w	r0, r0, r3
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	fa21 f004 	lsr.w	r0, r1, r4
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	f094 0f00 	teq	r4, #0
 80006b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006ba:	bf06      	itte	eq
 80006bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c0:	3401      	addeq	r4, #1
 80006c2:	3d01      	subne	r5, #1
 80006c4:	e74e      	b.n	8000564 <__adddf3+0x8c>
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf18      	it	ne
 80006cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d0:	d029      	beq.n	8000726 <__adddf3+0x24e>
 80006d2:	ea94 0f05 	teq	r4, r5
 80006d6:	bf08      	it	eq
 80006d8:	ea90 0f02 	teqeq	r0, r2
 80006dc:	d005      	beq.n	80006ea <__adddf3+0x212>
 80006de:	ea54 0c00 	orrs.w	ip, r4, r0
 80006e2:	bf04      	itt	eq
 80006e4:	4619      	moveq	r1, r3
 80006e6:	4610      	moveq	r0, r2
 80006e8:	bd30      	pop	{r4, r5, pc}
 80006ea:	ea91 0f03 	teq	r1, r3
 80006ee:	bf1e      	ittt	ne
 80006f0:	2100      	movne	r1, #0
 80006f2:	2000      	movne	r0, #0
 80006f4:	bd30      	popne	{r4, r5, pc}
 80006f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006fa:	d105      	bne.n	8000708 <__adddf3+0x230>
 80006fc:	0040      	lsls	r0, r0, #1
 80006fe:	4149      	adcs	r1, r1
 8000700:	bf28      	it	cs
 8000702:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd30      	pop	{r4, r5, pc}
 8000708:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800070c:	bf3c      	itt	cc
 800070e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000712:	bd30      	popcc	{r4, r5, pc}
 8000714:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000718:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800071c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000720:	f04f 0000 	mov.w	r0, #0
 8000724:	bd30      	pop	{r4, r5, pc}
 8000726:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800072a:	bf1a      	itte	ne
 800072c:	4619      	movne	r1, r3
 800072e:	4610      	movne	r0, r2
 8000730:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000734:	bf1c      	itt	ne
 8000736:	460b      	movne	r3, r1
 8000738:	4602      	movne	r2, r0
 800073a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800073e:	bf06      	itte	eq
 8000740:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000744:	ea91 0f03 	teqeq	r1, r3
 8000748:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800074c:	bd30      	pop	{r4, r5, pc}
 800074e:	bf00      	nop

08000750 <__aeabi_ui2d>:
 8000750:	f090 0f00 	teq	r0, #0
 8000754:	bf04      	itt	eq
 8000756:	2100      	moveq	r1, #0
 8000758:	4770      	bxeq	lr
 800075a:	b530      	push	{r4, r5, lr}
 800075c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000760:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000764:	f04f 0500 	mov.w	r5, #0
 8000768:	f04f 0100 	mov.w	r1, #0
 800076c:	e750      	b.n	8000610 <__adddf3+0x138>
 800076e:	bf00      	nop

08000770 <__aeabi_i2d>:
 8000770:	f090 0f00 	teq	r0, #0
 8000774:	bf04      	itt	eq
 8000776:	2100      	moveq	r1, #0
 8000778:	4770      	bxeq	lr
 800077a:	b530      	push	{r4, r5, lr}
 800077c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000780:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000784:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000788:	bf48      	it	mi
 800078a:	4240      	negmi	r0, r0
 800078c:	f04f 0100 	mov.w	r1, #0
 8000790:	e73e      	b.n	8000610 <__adddf3+0x138>
 8000792:	bf00      	nop

08000794 <__aeabi_f2d>:
 8000794:	0042      	lsls	r2, r0, #1
 8000796:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800079a:	ea4f 0131 	mov.w	r1, r1, rrx
 800079e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007a2:	bf1f      	itttt	ne
 80007a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b0:	4770      	bxne	lr
 80007b2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007b6:	bf08      	it	eq
 80007b8:	4770      	bxeq	lr
 80007ba:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007be:	bf04      	itt	eq
 80007c0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007c4:	4770      	bxeq	lr
 80007c6:	b530      	push	{r4, r5, lr}
 80007c8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	e71c      	b.n	8000610 <__adddf3+0x138>
 80007d6:	bf00      	nop

080007d8 <__aeabi_ul2d>:
 80007d8:	ea50 0201 	orrs.w	r2, r0, r1
 80007dc:	bf08      	it	eq
 80007de:	4770      	bxeq	lr
 80007e0:	b530      	push	{r4, r5, lr}
 80007e2:	f04f 0500 	mov.w	r5, #0
 80007e6:	e00a      	b.n	80007fe <__aeabi_l2d+0x16>

080007e8 <__aeabi_l2d>:
 80007e8:	ea50 0201 	orrs.w	r2, r0, r1
 80007ec:	bf08      	it	eq
 80007ee:	4770      	bxeq	lr
 80007f0:	b530      	push	{r4, r5, lr}
 80007f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007f6:	d502      	bpl.n	80007fe <__aeabi_l2d+0x16>
 80007f8:	4240      	negs	r0, r0
 80007fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000802:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000806:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800080a:	f43f aed8 	beq.w	80005be <__adddf3+0xe6>
 800080e:	f04f 0203 	mov.w	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000826:	f1c2 0320 	rsb	r3, r2, #32
 800082a:	fa00 fc03 	lsl.w	ip, r0, r3
 800082e:	fa20 f002 	lsr.w	r0, r0, r2
 8000832:	fa01 fe03 	lsl.w	lr, r1, r3
 8000836:	ea40 000e 	orr.w	r0, r0, lr
 800083a:	fa21 f102 	lsr.w	r1, r1, r2
 800083e:	4414      	add	r4, r2
 8000840:	e6bd      	b.n	80005be <__adddf3+0xe6>
 8000842:	bf00      	nop

08000844 <__aeabi_d2iz>:
 8000844:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000848:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800084c:	d215      	bcs.n	800087a <__aeabi_d2iz+0x36>
 800084e:	d511      	bpl.n	8000874 <__aeabi_d2iz+0x30>
 8000850:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000854:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000858:	d912      	bls.n	8000880 <__aeabi_d2iz+0x3c>
 800085a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800085e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000862:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000866:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800086a:	fa23 f002 	lsr.w	r0, r3, r2
 800086e:	bf18      	it	ne
 8000870:	4240      	negne	r0, r0
 8000872:	4770      	bx	lr
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	4770      	bx	lr
 800087a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800087e:	d105      	bne.n	800088c <__aeabi_d2iz+0x48>
 8000880:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000884:	bf08      	it	eq
 8000886:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800088a:	4770      	bx	lr
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop

08000894 <__aeabi_d2uiz>:
 8000894:	004a      	lsls	r2, r1, #1
 8000896:	d211      	bcs.n	80008bc <__aeabi_d2uiz+0x28>
 8000898:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800089c:	d211      	bcs.n	80008c2 <__aeabi_d2uiz+0x2e>
 800089e:	d50d      	bpl.n	80008bc <__aeabi_d2uiz+0x28>
 80008a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008a8:	d40e      	bmi.n	80008c8 <__aeabi_d2uiz+0x34>
 80008aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008b6:	fa23 f002 	lsr.w	r0, r3, r2
 80008ba:	4770      	bx	lr
 80008bc:	f04f 0000 	mov.w	r0, #0
 80008c0:	4770      	bx	lr
 80008c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008c6:	d102      	bne.n	80008ce <__aeabi_d2uiz+0x3a>
 80008c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008cc:	4770      	bx	lr
 80008ce:	f04f 0000 	mov.w	r0, #0
 80008d2:	4770      	bx	lr

080008d4 <__aeabi_d2f>:
 80008d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008d8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008dc:	bf24      	itt	cs
 80008de:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008e2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008e6:	d90d      	bls.n	8000904 <__aeabi_d2f+0x30>
 80008e8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80008ec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80008f0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80008f4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80008f8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80008fc:	bf08      	it	eq
 80008fe:	f020 0001 	biceq.w	r0, r0, #1
 8000902:	4770      	bx	lr
 8000904:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000908:	d121      	bne.n	800094e <__aeabi_d2f+0x7a>
 800090a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800090e:	bfbc      	itt	lt
 8000910:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000914:	4770      	bxlt	lr
 8000916:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800091e:	f1c2 0218 	rsb	r2, r2, #24
 8000922:	f1c2 0c20 	rsb	ip, r2, #32
 8000926:	fa10 f30c 	lsls.w	r3, r0, ip
 800092a:	fa20 f002 	lsr.w	r0, r0, r2
 800092e:	bf18      	it	ne
 8000930:	f040 0001 	orrne.w	r0, r0, #1
 8000934:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000938:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800093c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000940:	ea40 000c 	orr.w	r0, r0, ip
 8000944:	fa23 f302 	lsr.w	r3, r3, r2
 8000948:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800094c:	e7cc      	b.n	80008e8 <__aeabi_d2f+0x14>
 800094e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000952:	d107      	bne.n	8000964 <__aeabi_d2f+0x90>
 8000954:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000958:	bf1e      	ittt	ne
 800095a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800095e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000962:	4770      	bxne	lr
 8000964:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000968:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800096c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop

08000974 <__aeabi_frsub>:
 8000974:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000978:	e002      	b.n	8000980 <__addsf3>
 800097a:	bf00      	nop

0800097c <__aeabi_fsub>:
 800097c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000980 <__addsf3>:
 8000980:	0042      	lsls	r2, r0, #1
 8000982:	bf1f      	itttt	ne
 8000984:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000988:	ea92 0f03 	teqne	r2, r3
 800098c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000990:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000994:	d06a      	beq.n	8000a6c <__addsf3+0xec>
 8000996:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800099a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800099e:	bfc1      	itttt	gt
 80009a0:	18d2      	addgt	r2, r2, r3
 80009a2:	4041      	eorgt	r1, r0
 80009a4:	4048      	eorgt	r0, r1
 80009a6:	4041      	eorgt	r1, r0
 80009a8:	bfb8      	it	lt
 80009aa:	425b      	neglt	r3, r3
 80009ac:	2b19      	cmp	r3, #25
 80009ae:	bf88      	it	hi
 80009b0:	4770      	bxhi	lr
 80009b2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ba:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009be:	bf18      	it	ne
 80009c0:	4240      	negne	r0, r0
 80009c2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009c6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009ca:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009ce:	bf18      	it	ne
 80009d0:	4249      	negne	r1, r1
 80009d2:	ea92 0f03 	teq	r2, r3
 80009d6:	d03f      	beq.n	8000a58 <__addsf3+0xd8>
 80009d8:	f1a2 0201 	sub.w	r2, r2, #1
 80009dc:	fa41 fc03 	asr.w	ip, r1, r3
 80009e0:	eb10 000c 	adds.w	r0, r0, ip
 80009e4:	f1c3 0320 	rsb	r3, r3, #32
 80009e8:	fa01 f103 	lsl.w	r1, r1, r3
 80009ec:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80009f0:	d502      	bpl.n	80009f8 <__addsf3+0x78>
 80009f2:	4249      	negs	r1, r1
 80009f4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80009f8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80009fc:	d313      	bcc.n	8000a26 <__addsf3+0xa6>
 80009fe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a02:	d306      	bcc.n	8000a12 <__addsf3+0x92>
 8000a04:	0840      	lsrs	r0, r0, #1
 8000a06:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a0a:	f102 0201 	add.w	r2, r2, #1
 8000a0e:	2afe      	cmp	r2, #254	; 0xfe
 8000a10:	d251      	bcs.n	8000ab6 <__addsf3+0x136>
 8000a12:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a1a:	bf08      	it	eq
 8000a1c:	f020 0001 	biceq.w	r0, r0, #1
 8000a20:	ea40 0003 	orr.w	r0, r0, r3
 8000a24:	4770      	bx	lr
 8000a26:	0049      	lsls	r1, r1, #1
 8000a28:	eb40 0000 	adc.w	r0, r0, r0
 8000a2c:	3a01      	subs	r2, #1
 8000a2e:	bf28      	it	cs
 8000a30:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a34:	d2ed      	bcs.n	8000a12 <__addsf3+0x92>
 8000a36:	fab0 fc80 	clz	ip, r0
 8000a3a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a3e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a42:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a46:	bfaa      	itet	ge
 8000a48:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a4c:	4252      	neglt	r2, r2
 8000a4e:	4318      	orrge	r0, r3
 8000a50:	bfbc      	itt	lt
 8000a52:	40d0      	lsrlt	r0, r2
 8000a54:	4318      	orrlt	r0, r3
 8000a56:	4770      	bx	lr
 8000a58:	f092 0f00 	teq	r2, #0
 8000a5c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a60:	bf06      	itte	eq
 8000a62:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a66:	3201      	addeq	r2, #1
 8000a68:	3b01      	subne	r3, #1
 8000a6a:	e7b5      	b.n	80009d8 <__addsf3+0x58>
 8000a6c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a70:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a74:	bf18      	it	ne
 8000a76:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a7a:	d021      	beq.n	8000ac0 <__addsf3+0x140>
 8000a7c:	ea92 0f03 	teq	r2, r3
 8000a80:	d004      	beq.n	8000a8c <__addsf3+0x10c>
 8000a82:	f092 0f00 	teq	r2, #0
 8000a86:	bf08      	it	eq
 8000a88:	4608      	moveq	r0, r1
 8000a8a:	4770      	bx	lr
 8000a8c:	ea90 0f01 	teq	r0, r1
 8000a90:	bf1c      	itt	ne
 8000a92:	2000      	movne	r0, #0
 8000a94:	4770      	bxne	lr
 8000a96:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000a9a:	d104      	bne.n	8000aa6 <__addsf3+0x126>
 8000a9c:	0040      	lsls	r0, r0, #1
 8000a9e:	bf28      	it	cs
 8000aa0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000aa4:	4770      	bx	lr
 8000aa6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000aaa:	bf3c      	itt	cc
 8000aac:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ab0:	4770      	bxcc	lr
 8000ab2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ab6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000abe:	4770      	bx	lr
 8000ac0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ac4:	bf16      	itet	ne
 8000ac6:	4608      	movne	r0, r1
 8000ac8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000acc:	4601      	movne	r1, r0
 8000ace:	0242      	lsls	r2, r0, #9
 8000ad0:	bf06      	itte	eq
 8000ad2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000ad6:	ea90 0f01 	teqeq	r0, r1
 8000ada:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_ui2f>:
 8000ae0:	f04f 0300 	mov.w	r3, #0
 8000ae4:	e004      	b.n	8000af0 <__aeabi_i2f+0x8>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_i2f>:
 8000ae8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000aec:	bf48      	it	mi
 8000aee:	4240      	negmi	r0, r0
 8000af0:	ea5f 0c00 	movs.w	ip, r0
 8000af4:	bf08      	it	eq
 8000af6:	4770      	bxeq	lr
 8000af8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000afc:	4601      	mov	r1, r0
 8000afe:	f04f 0000 	mov.w	r0, #0
 8000b02:	e01c      	b.n	8000b3e <__aeabi_l2f+0x2a>

08000b04 <__aeabi_ul2f>:
 8000b04:	ea50 0201 	orrs.w	r2, r0, r1
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f04f 0300 	mov.w	r3, #0
 8000b10:	e00a      	b.n	8000b28 <__aeabi_l2f+0x14>
 8000b12:	bf00      	nop

08000b14 <__aeabi_l2f>:
 8000b14:	ea50 0201 	orrs.w	r2, r0, r1
 8000b18:	bf08      	it	eq
 8000b1a:	4770      	bxeq	lr
 8000b1c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b20:	d502      	bpl.n	8000b28 <__aeabi_l2f+0x14>
 8000b22:	4240      	negs	r0, r0
 8000b24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b28:	ea5f 0c01 	movs.w	ip, r1
 8000b2c:	bf02      	ittt	eq
 8000b2e:	4684      	moveq	ip, r0
 8000b30:	4601      	moveq	r1, r0
 8000b32:	2000      	moveq	r0, #0
 8000b34:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b38:	bf08      	it	eq
 8000b3a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b3e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b42:	fabc f28c 	clz	r2, ip
 8000b46:	3a08      	subs	r2, #8
 8000b48:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b4c:	db10      	blt.n	8000b70 <__aeabi_l2f+0x5c>
 8000b4e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b52:	4463      	add	r3, ip
 8000b54:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b58:	f1c2 0220 	rsb	r2, r2, #32
 8000b5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b60:	fa20 f202 	lsr.w	r2, r0, r2
 8000b64:	eb43 0002 	adc.w	r0, r3, r2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f102 0220 	add.w	r2, r2, #32
 8000b74:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b78:	f1c2 0220 	rsb	r2, r2, #32
 8000b7c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b80:	fa21 f202 	lsr.w	r2, r1, r2
 8000b84:	eb43 0002 	adc.w	r0, r3, r2
 8000b88:	bf08      	it	eq
 8000b8a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000b8e:	4770      	bx	lr

08000b90 <__do_global_dtors_aux>:
 8000b90:	b510      	push	{r4, lr}
 8000b92:	4c05      	ldr	r4, [pc, #20]	; (8000ba8 <__do_global_dtors_aux+0x18>)
 8000b94:	7823      	ldrb	r3, [r4, #0]
 8000b96:	b933      	cbnz	r3, 8000ba6 <__do_global_dtors_aux+0x16>
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <__do_global_dtors_aux+0x1c>)
 8000b9a:	b113      	cbz	r3, 8000ba2 <__do_global_dtors_aux+0x12>
 8000b9c:	4804      	ldr	r0, [pc, #16]	; (8000bb0 <__do_global_dtors_aux+0x20>)
 8000b9e:	f3af 8000 	nop.w
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	7023      	strb	r3, [r4, #0]
 8000ba6:	bd10      	pop	{r4, pc}
 8000ba8:	20000638 	.word	0x20000638
 8000bac:	00000000 	.word	0x00000000
 8000bb0:	0800c060 	.word	0x0800c060

08000bb4 <frame_dummy>:
 8000bb4:	b508      	push	{r3, lr}
 8000bb6:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <frame_dummy+0x10>)
 8000bb8:	b11b      	cbz	r3, 8000bc2 <frame_dummy+0xe>
 8000bba:	4903      	ldr	r1, [pc, #12]	; (8000bc8 <frame_dummy+0x14>)
 8000bbc:	4803      	ldr	r0, [pc, #12]	; (8000bcc <frame_dummy+0x18>)
 8000bbe:	f3af 8000 	nop.w
 8000bc2:	bd08      	pop	{r3, pc}
 8000bc4:	00000000 	.word	0x00000000
 8000bc8:	2000063c 	.word	0x2000063c
 8000bcc:	0800c060 	.word	0x0800c060

08000bd0 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b088      	sub	sp, #32
 8000bd4:	af00      	add	r7, sp, #0
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000bd6:	1d3b      	adds	r3, r7, #4
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
 8000be4:	615a      	str	r2, [r3, #20]
 8000be6:	619a      	str	r2, [r3, #24]

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000be8:	4b2c      	ldr	r3, [pc, #176]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000bea:	4a2d      	ldr	r2, [pc, #180]	; (8000ca0 <MX_ADC2_Init+0xd0>)
 8000bec:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000bee:	4b2b      	ldr	r3, [pc, #172]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000bf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bf4:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000bf6:	4b29      	ldr	r3, [pc, #164]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000bfc:	4b27      	ldr	r3, [pc, #156]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c02:	4b26      	ldr	r3, [pc, #152]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c04:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000c08:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c0a:	4b24      	ldr	r3, [pc, #144]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8000c10:	4b22      	ldr	r3, [pc, #136]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c12:	2201      	movs	r2, #1
 8000c14:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c16:	4821      	ldr	r0, [pc, #132]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c18:	f002 f886 	bl	8002d28 <HAL_ADC_Init>
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d001      	beq.n	8000c26 <MX_ADC2_Init+0x56>
  {
    Error_Handler();
 8000c22:	f001 fcb9 	bl	8002598 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedNbrOfConversion = 3;
 8000c2e:	2303      	movs	r3, #3
 8000c30:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000c32:	2300      	movs	r3, #0
 8000c34:	60fb      	str	r3, [r7, #12]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8000c36:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8000c3a:	61fb      	str	r3, [r7, #28]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	767b      	strb	r3, [r7, #25]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000c40:	2300      	movs	r3, #0
 8000c42:	763b      	strb	r3, [r7, #24]
  sConfigInjected.InjectedOffset = 0;
 8000c44:	2300      	movs	r3, #0
 8000c46:	613b      	str	r3, [r7, #16]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000c48:	1d3b      	adds	r3, r7, #4
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4813      	ldr	r0, [pc, #76]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c4e:	f002 fbb3 	bl	80033b8 <HAL_ADCEx_InjectedConfigChannel>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8000c58:	f001 fc9e 	bl	8002598 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000c60:	2302      	movs	r3, #2
 8000c62:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000c64:	1d3b      	adds	r3, r7, #4
 8000c66:	4619      	mov	r1, r3
 8000c68:	480c      	ldr	r0, [pc, #48]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c6a:	f002 fba5 	bl	80033b8 <HAL_ADCEx_InjectedConfigChannel>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_ADC2_Init+0xa8>
  {
    Error_Handler();
 8000c74:	f001 fc90 	bl	8002598 <Error_Handler>
  }
  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4805      	ldr	r0, [pc, #20]	; (8000c9c <MX_ADC2_Init+0xcc>)
 8000c86:	f002 fb97 	bl	80033b8 <HAL_ADCEx_InjectedConfigChannel>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_ADC2_Init+0xc4>
  {
    Error_Handler();
 8000c90:	f001 fc82 	bl	8002598 <Error_Handler>
  }

}
 8000c94:	bf00      	nop
 8000c96:	3720      	adds	r7, #32
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000654 	.word	0x20000654
 8000ca0:	40012800 	.word	0x40012800

08000ca4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b088      	sub	sp, #32
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 0310 	add.w	r3, r7, #16
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC2)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4a14      	ldr	r2, [pc, #80]	; (8000d10 <HAL_ADC_MspInit+0x6c>)
 8000cc0:	4293      	cmp	r3, r2
 8000cc2:	d121      	bne.n	8000d08 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 8000cc4:	4b13      	ldr	r3, [pc, #76]	; (8000d14 <HAL_ADC_MspInit+0x70>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a12      	ldr	r2, [pc, #72]	; (8000d14 <HAL_ADC_MspInit+0x70>)
 8000cca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <HAL_ADC_MspInit+0x70>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000cd8:	60fb      	str	r3, [r7, #12]
 8000cda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cdc:	4b0d      	ldr	r3, [pc, #52]	; (8000d14 <HAL_ADC_MspInit+0x70>)
 8000cde:	699b      	ldr	r3, [r3, #24]
 8000ce0:	4a0c      	ldr	r2, [pc, #48]	; (8000d14 <HAL_ADC_MspInit+0x70>)
 8000ce2:	f043 0304 	orr.w	r3, r3, #4
 8000ce6:	6193      	str	r3, [r2, #24]
 8000ce8:	4b0a      	ldr	r3, [pc, #40]	; (8000d14 <HAL_ADC_MspInit+0x70>)
 8000cea:	699b      	ldr	r3, [r3, #24]
 8000cec:	f003 0304 	and.w	r3, r3, #4
 8000cf0:	60bb      	str	r3, [r7, #8]
 8000cf2:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0-WKUP     ------> ADC2_IN0
    PA1     ------> ADC2_IN1
    PA2     ------> ADC2_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000cf4:	2307      	movs	r3, #7
 8000cf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cf8:	2303      	movs	r3, #3
 8000cfa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfc:	f107 0310 	add.w	r3, r7, #16
 8000d00:	4619      	mov	r1, r3
 8000d02:	4805      	ldr	r0, [pc, #20]	; (8000d18 <HAL_ADC_MspInit+0x74>)
 8000d04:	f002 fe00 	bl	8003908 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000d08:	bf00      	nop
 8000d0a:	3720      	adds	r7, #32
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	40012800 	.word	0x40012800
 8000d14:	40021000 	.word	0x40021000
 8000d18:	40010800 	.word	0x40010800

08000d1c <ffb_init>:


//++++++++++++++++++++++++++++++++++++++++++ FUNCTION DEFINITIONS ++++++++++++++++++++++++++++++++++++++++++++++

void ffb_init(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
	isEnabledActuator = FALSE;
 8000d22:	4b16      	ldr	r3, [pc, #88]	; (8000d7c <ffb_init+0x60>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	701a      	strb	r2, [r3, #0]
	deviceGain = 0;
 8000d28:	4b15      	ldr	r3, [pc, #84]	; (8000d80 <ffb_init+0x64>)
 8000d2a:	f04f 0200 	mov.w	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
	nextNewEffectIndex = 0;
 8000d30:	4b14      	ldr	r3, [pc, #80]	; (8000d84 <ffb_init+0x68>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	701a      	strb	r2, [r3, #0]

	for (uint8_t i = 1; i <= MAX_EFFECT_INDEX; i++)
 8000d36:	2301      	movs	r3, #1
 8000d38:	71fb      	strb	r3, [r7, #7]
 8000d3a:	e00f      	b.n	8000d5c <ffb_init+0x40>
	{
		effectStarted[i] = FALSE;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
 8000d3e:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <ffb_init+0x6c>)
 8000d40:	2100      	movs	r1, #0
 8000d42:	54d1      	strb	r1, [r2, r3]
		effect_block[i].effectType = ET_NONE;
 8000d44:	79fa      	ldrb	r2, [r7, #7]
 8000d46:	4911      	ldr	r1, [pc, #68]	; (8000d8c <ffb_init+0x70>)
 8000d48:	4613      	mov	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	1a9b      	subs	r3, r3, r2
 8000d4e:	00db      	lsls	r3, r3, #3
 8000d50:	440b      	add	r3, r1
 8000d52:	2200      	movs	r2, #0
 8000d54:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 1; i <= MAX_EFFECT_INDEX; i++)
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	3301      	adds	r3, #1
 8000d5a:	71fb      	strb	r3, [r7, #7]
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	2b28      	cmp	r3, #40	; 0x28
 8000d60:	d9ec      	bls.n	8000d3c <ffb_init+0x20>
	}

	LPWM = 0;
 8000d62:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d66:	2200      	movs	r2, #0
 8000d68:	639a      	str	r2, [r3, #56]	; 0x38
	RPWM = 0;
 8000d6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d6e:	2200      	movs	r2, #0
 8000d70:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000d72:	bf00      	nop
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	20000684 	.word	0x20000684
 8000d80:	20000688 	.word	0x20000688
 8000d84:	20000f84 	.word	0x20000f84
 8000d88:	20000f88 	.word	0x20000f88
 8000d8c:	2000068c 	.word	0x2000068c

08000d90 <ffb_setup_set_report_callback>:



void ffb_setup_set_report_callback(uint8_t *report)     // is called in usbd_custom_hid_if.c in CUSTOM_HID_OutEvent_FS()
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
	switch (report[0])
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	3b03      	subs	r3, #3
 8000d9e:	2b16      	cmp	r3, #22
 8000da0:	d871      	bhi.n	8000e86 <ffb_setup_set_report_callback+0xf6>
 8000da2:	a201      	add	r2, pc, #4	; (adr r2, 8000da8 <ffb_setup_set_report_callback+0x18>)
 8000da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000da8:	08000e05 	.word	0x08000e05
 8000dac:	08000e0d 	.word	0x08000e0d
 8000db0:	08000e15 	.word	0x08000e15
 8000db4:	08000e1d 	.word	0x08000e1d
 8000db8:	08000e25 	.word	0x08000e25
 8000dbc:	08000e2d 	.word	0x08000e2d
 8000dc0:	08000e85 	.word	0x08000e85
 8000dc4:	08000e85 	.word	0x08000e85
 8000dc8:	08000e35 	.word	0x08000e35
 8000dcc:	08000e3d 	.word	0x08000e3d
 8000dd0:	08000e45 	.word	0x08000e45
 8000dd4:	08000e85 	.word	0x08000e85
 8000dd8:	08000e6f 	.word	0x08000e6f
 8000ddc:	08000e87 	.word	0x08000e87
 8000de0:	08000e87 	.word	0x08000e87
 8000de4:	08000e87 	.word	0x08000e87
 8000de8:	08000e87 	.word	0x08000e87
 8000dec:	08000e87 	.word	0x08000e87
 8000df0:	08000e87 	.word	0x08000e87
 8000df4:	08000e87 	.word	0x08000e87
 8000df8:	08000e87 	.word	0x08000e87
 8000dfc:	08000e87 	.word	0x08000e87
 8000e00:	08000e77 	.word	0x08000e77
	{
		case 0x03: // Set Effect Report
			set_effect(report);
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f000 fc7b 	bl	8001700 <set_effect>
			break;
 8000e0a:	e03c      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x04: // Set Envelope Report
			set_envelope(report);
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f000 fd8d 	bl	800192c <set_envelope>
			break;
 8000e12:	e038      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x05: // Set Condition Report
			set_condition(report);
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f000 fdd9 	bl	80019cc <set_condition>
			break;
 8000e1a:	e034      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x06: // Set Periodic Report
			set_periodic(report);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f000 fe61 	bl	8001ae4 <set_periodic>
			break;
 8000e22:	e030      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x07: // Set Constant Force Report
			set_constant_force(report);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f000 fead 	bl	8001b84 <set_constant_force>
			break;
 8000e2a:	e02c      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x08: // Set Ramp Force Report
			set_ramp_force(report);
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f000 fecd 	bl	8001bcc <set_ramp_force>
			break;
 8000e32:	e028      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x0a: // Download Force Sample (not supported)
			break;

		case 0x0b: // Effect Operation Report
			effect_operation(report);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f000 fa47 	bl	80012c8 <effect_operation>
			break;
 8000e3a:	e024      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x0c: // PID Device Control
			device_control(report);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f000 f923 	bl	8001088 <device_control>
			break;
 8000e42:	e020      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x0d: // Device Gain Report
			deviceGain = 0.08027 * report[1];  // report[1] = Device Gain, 0.08027 = 2047 / (100*255)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3301      	adds	r3, #1
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff fc90 	bl	8000770 <__aeabi_i2d>
 8000e50:	a30f      	add	r3, pc, #60	; (adr r3, 8000e90 <ffb_setup_set_report_callback+0x100>)
 8000e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e56:	f7ff f95b 	bl	8000110 <__aeabi_dmul>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	4610      	mov	r0, r2
 8000e60:	4619      	mov	r1, r3
 8000e62:	f7ff fd37 	bl	80008d4 <__aeabi_d2f>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a0b      	ldr	r2, [pc, #44]	; (8000e98 <ffb_setup_set_report_callback+0x108>)
 8000e6a:	6013      	str	r3, [r2, #0]
			break;
 8000e6c:	e00b      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x0e: // Set Custom Force Report (not supported)
			break;

		case 0x0f: // Create New Effect Report
			prepare_pid_block_load_report(report);
 8000e6e:	6878      	ldr	r0, [r7, #4]
 8000e70:	f000 f95e 	bl	8001130 <prepare_pid_block_load_report>
			break;
 8000e74:	e007      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>

		case 0x19: // PID Block Free Report
			pid_block_free(report[1]);  // report[1] = Effect Block Index
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	3301      	adds	r3, #1
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f000 fa92 	bl	80013a6 <pid_block_free>
			break;
 8000e82:	e000      	b.n	8000e86 <ffb_setup_set_report_callback+0xf6>
			break;
 8000e84:	bf00      	nop
	}
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	20d9945b 	.word	0x20d9945b
 8000e94:	3fb48c93 	.word	0x3fb48c93
 8000e98:	20000688 	.word	0x20000688

08000e9c <ffb_setup_get_report_callback>:


void ffb_setup_get_report_callback(uint16_t reqValue)     // is called in usbd_customhid.c in USBD_CUSTOM_HID_Setup()
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
	switch (LOBYTE(reqValue))
 8000ea6:	88fb      	ldrh	r3, [r7, #6]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b10      	cmp	r3, #16
 8000eac:	d002      	beq.n	8000eb4 <ffb_setup_get_report_callback+0x18>
 8000eae:	2b22      	cmp	r3, #34	; 0x22
 8000eb0:	d017      	beq.n	8000ee2 <ffb_setup_get_report_callback+0x46>
						USBD_CtlSendData(&hUsbDeviceFS, pid_pool_report, 6);
				 break;
			}
			break;
	}
}
 8000eb2:	e042      	b.n	8000f3a <ffb_setup_get_report_callback+0x9e>
			switch(HIBYTE(reqValue))  // REPORT TYPE
 8000eb4:	88fb      	ldrh	r3, [r7, #6]
 8000eb6:	0a1b      	lsrs	r3, r3, #8
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b03      	cmp	r3, #3
 8000ebe:	d006      	beq.n	8000ece <ffb_setup_get_report_callback+0x32>
 8000ec0:	2b03      	cmp	r3, #3
 8000ec2:	dc37      	bgt.n	8000f34 <ffb_setup_get_report_callback+0x98>
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d008      	beq.n	8000eda <ffb_setup_get_report_callback+0x3e>
 8000ec8:	2b02      	cmp	r3, #2
 8000eca:	d008      	beq.n	8000ede <ffb_setup_get_report_callback+0x42>
			break;
 8000ecc:	e032      	b.n	8000f34 <ffb_setup_get_report_callback+0x98>
					 USBD_CtlSendData(&hUsbDeviceFS, pid_block_load_report, 4);
 8000ece:	2204      	movs	r2, #4
 8000ed0:	491c      	ldr	r1, [pc, #112]	; (8000f44 <ffb_setup_get_report_callback+0xa8>)
 8000ed2:	481d      	ldr	r0, [pc, #116]	; (8000f48 <ffb_setup_get_report_callback+0xac>)
 8000ed4:	f00a fc2e 	bl	800b734 <USBD_CtlSendData>
				 break;
 8000ed8:	e002      	b.n	8000ee0 <ffb_setup_get_report_callback+0x44>
				 break;
 8000eda:	bf00      	nop
 8000edc:	e02a      	b.n	8000f34 <ffb_setup_get_report_callback+0x98>
				 break;
 8000ede:	bf00      	nop
			break;
 8000ee0:	e028      	b.n	8000f34 <ffb_setup_get_report_callback+0x98>
			pid_pool_report[0] = 0x22;	// report ID 34
 8000ee2:	4b1a      	ldr	r3, [pc, #104]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000ee4:	2222      	movs	r2, #34	; 0x22
 8000ee6:	701a      	strb	r2, [r3, #0]
			pid_pool_report[1] = 120;   // RAM POOL SIZE 120
 8000ee8:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000eea:	2278      	movs	r2, #120	; 0x78
 8000eec:	705a      	strb	r2, [r3, #1]
			pid_pool_report[2] = 0;		// ROM POOL SIZE 0
 8000eee:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	709a      	strb	r2, [r3, #2]
			pid_pool_report[3] = 0;		// ROM EFFECT BLOCK COUNT 0
 8000ef4:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	70da      	strb	r2, [r3, #3]
			pid_pool_report[4] = 2;		// SIMULTANEOUS EFFECT MAX 2
 8000efa:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000efc:	2202      	movs	r2, #2
 8000efe:	711a      	strb	r2, [r3, #4]
			pid_pool_report[5] = 0b00000001;  // DEVICE MANAGED POOL/NO SHARED PARAMETER BLOCKS
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	715a      	strb	r2, [r3, #5]
			switch(HIBYTE(reqValue))  // REPORT TYPE
 8000f06:	88fb      	ldrh	r3, [r7, #6]
 8000f08:	0a1b      	lsrs	r3, r3, #8
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	b2db      	uxtb	r3, r3
 8000f0e:	2b03      	cmp	r3, #3
 8000f10:	d006      	beq.n	8000f20 <ffb_setup_get_report_callback+0x84>
 8000f12:	2b03      	cmp	r3, #3
 8000f14:	dc10      	bgt.n	8000f38 <ffb_setup_get_report_callback+0x9c>
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d008      	beq.n	8000f2c <ffb_setup_get_report_callback+0x90>
 8000f1a:	2b02      	cmp	r3, #2
 8000f1c:	d008      	beq.n	8000f30 <ffb_setup_get_report_callback+0x94>
			break;
 8000f1e:	e00b      	b.n	8000f38 <ffb_setup_get_report_callback+0x9c>
						USBD_CtlSendData(&hUsbDeviceFS, pid_pool_report, 6);
 8000f20:	2206      	movs	r2, #6
 8000f22:	490a      	ldr	r1, [pc, #40]	; (8000f4c <ffb_setup_get_report_callback+0xb0>)
 8000f24:	4808      	ldr	r0, [pc, #32]	; (8000f48 <ffb_setup_get_report_callback+0xac>)
 8000f26:	f00a fc05 	bl	800b734 <USBD_CtlSendData>
				 break;
 8000f2a:	e002      	b.n	8000f32 <ffb_setup_get_report_callback+0x96>
				 break;
 8000f2c:	bf00      	nop
 8000f2e:	e003      	b.n	8000f38 <ffb_setup_get_report_callback+0x9c>
				 break;
 8000f30:	bf00      	nop
			break;
 8000f32:	e001      	b.n	8000f38 <ffb_setup_get_report_callback+0x9c>
			break;
 8000f34:	bf00      	nop
 8000f36:	e000      	b.n	8000f3a <ffb_setup_get_report_callback+0x9e>
			break;
 8000f38:	bf00      	nop
}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000fb4 	.word	0x20000fb4
 8000f48:	200010ac 	.word	0x200010ac
 8000f4c:	20000fb8 	.word	0x20000fb8

08000f50 <ffb_play_effects>:


void ffb_play_effects()
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
	uint8_t effectIndex = 1;
 8000f56:	2301      	movs	r3, #1
 8000f58:	71fb      	strb	r3, [r7, #7]
	uint8_t isFirstEffect = TRUE;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	71bb      	strb	r3, [r7, #6]

	LPWM = 0;
 8000f5e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f62:	2200      	movs	r2, #0
 8000f64:	639a      	str	r2, [r3, #56]	; 0x38
	RPWM = 0;
 8000f66:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	635a      	str	r2, [r3, #52]	; 0x34

	if (isEnabledActuator == FALSE)
 8000f6e:	4b27      	ldr	r3, [pc, #156]	; (800100c <ffb_play_effects+0xbc>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d046      	beq.n	8001004 <ffb_play_effects+0xb4>
	{
		return;
	}

	while (effectIndex <= MAX_EFFECT_INDEX &&
 8000f76:	e037      	b.n	8000fe8 <ffb_play_effects+0x98>
		   effect_block[effectIndex].effectType != ET_NONE)
	{
		switch (effect_block[effectIndex].effectType)
 8000f78:	79fa      	ldrb	r2, [r7, #7]
 8000f7a:	4925      	ldr	r1, [pc, #148]	; (8001010 <ffb_play_effects+0xc0>)
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	00db      	lsls	r3, r3, #3
 8000f80:	1a9b      	subs	r3, r3, r2
 8000f82:	00db      	lsls	r3, r3, #3
 8000f84:	440b      	add	r3, r1
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	3b01      	subs	r3, #1
 8000f8a:	2b0b      	cmp	r3, #11
 8000f8c:	d829      	bhi.n	8000fe2 <ffb_play_effects+0x92>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <ffb_play_effects+0x44>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fc5 	.word	0x08000fc5
 8000f98:	08000fe3 	.word	0x08000fe3
 8000f9c:	08000fe3 	.word	0x08000fe3
 8000fa0:	08000fe3 	.word	0x08000fe3
 8000fa4:	08000fe3 	.word	0x08000fe3
 8000fa8:	08000fe3 	.word	0x08000fe3
 8000fac:	08000fe3 	.word	0x08000fe3
 8000fb0:	08000fe3 	.word	0x08000fe3
 8000fb4:	08000fe3 	.word	0x08000fe3
 8000fb8:	08000fe3 	.word	0x08000fe3
 8000fbc:	08000fe3 	.word	0x08000fe3
 8000fc0:	08000fe3 	.word	0x08000fe3
		{
			case ET_CONSTANT_FORCE:

				if (isFirstEffect)
 8000fc4:	79bb      	ldrb	r3, [r7, #6]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d006      	beq.n	8000fd8 <ffb_play_effects+0x88>
				{
					isFirstEffect = FALSE;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	71bb      	strb	r3, [r7, #6]
					equate_pwm(effectIndex);
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 f9f9 	bl	80013c8 <equate_pwm>
				}
				else
				{
					add_pwm(effectIndex);
				}
				break;
 8000fd6:	e003      	b.n	8000fe0 <ffb_play_effects+0x90>
					add_pwm(effectIndex);
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fa90 	bl	8001500 <add_pwm>
				break;
 8000fe0:	bf00      	nop
			case ET_CUSTOM_FORCE: // NOT SUPPORTED BY THIS DEVICE !

				break;
		}

		effectIndex++;
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	71fb      	strb	r3, [r7, #7]
	while (effectIndex <= MAX_EFFECT_INDEX &&
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b28      	cmp	r3, #40	; 0x28
 8000fec:	d80b      	bhi.n	8001006 <ffb_play_effects+0xb6>
		   effect_block[effectIndex].effectType != ET_NONE)
 8000fee:	79fa      	ldrb	r2, [r7, #7]
 8000ff0:	4907      	ldr	r1, [pc, #28]	; (8001010 <ffb_play_effects+0xc0>)
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	00db      	lsls	r3, r3, #3
 8000ff6:	1a9b      	subs	r3, r3, r2
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	440b      	add	r3, r1
 8000ffc:	781b      	ldrb	r3, [r3, #0]
	while (effectIndex <= MAX_EFFECT_INDEX &&
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1ba      	bne.n	8000f78 <ffb_play_effects+0x28>
 8001002:	e000      	b.n	8001006 <ffb_play_effects+0xb6>
		return;
 8001004:	bf00      	nop
	}
}
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20000684 	.word	0x20000684
 8001010:	2000068c 	.word	0x2000068c

08001014 <enable_actuator>:


void enable_actuator(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
	isEnabledActuator = TRUE;
 8001018:	4b08      	ldr	r3, [pc, #32]	; (800103c <enable_actuator+0x28>)
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(R_EN_GPIO_Port, R_EN_Pin, GPIO_PIN_SET);
 800101e:	2201      	movs	r2, #1
 8001020:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001024:	4806      	ldr	r0, [pc, #24]	; (8001040 <enable_actuator+0x2c>)
 8001026:	f002 fe0a 	bl	8003c3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_EN_GPIO_Port, L_EN_Pin, GPIO_PIN_SET);
 800102a:	2201      	movs	r2, #1
 800102c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001030:	4803      	ldr	r0, [pc, #12]	; (8001040 <enable_actuator+0x2c>)
 8001032:	f002 fe04 	bl	8003c3e <HAL_GPIO_WritePin>
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000684 	.word	0x20000684
 8001040:	40010c00 	.word	0x40010c00

08001044 <disable_actuator>:


void disable_actuator(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	stop_all_effects();
 8001048:	f000 f98c 	bl	8001364 <stop_all_effects>
	isEnabledActuator = FALSE;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <disable_actuator+0x3c>)
 800104e:	2200      	movs	r2, #0
 8001050:	701a      	strb	r2, [r3, #0]
	LPWM = 0;
 8001052:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001056:	2200      	movs	r2, #0
 8001058:	639a      	str	r2, [r3, #56]	; 0x38
	RPWM = 0;
 800105a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800105e:	2200      	movs	r2, #0
 8001060:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_GPIO_WritePin(R_EN_GPIO_Port, R_EN_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001068:	4806      	ldr	r0, [pc, #24]	; (8001084 <disable_actuator+0x40>)
 800106a:	f002 fde8 	bl	8003c3e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(L_EN_GPIO_Port, L_EN_Pin, GPIO_PIN_RESET);
 800106e:	2200      	movs	r2, #0
 8001070:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001074:	4803      	ldr	r0, [pc, #12]	; (8001084 <disable_actuator+0x40>)
 8001076:	f002 fde2 	bl	8003c3e <HAL_GPIO_WritePin>
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000684 	.word	0x20000684
 8001084:	40010c00 	.word	0x40010c00

08001088 <device_control>:


void device_control(uint8_t *pid_device_control_report)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
	/*
		pid_device_control_report[0] // report id PID Device Control Report
		pid_device_control_report[1] // PID Device Control
	*/
	switch(pid_device_control_report[1])
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3301      	adds	r3, #1
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	3b01      	subs	r3, #1
 8001098:	2b05      	cmp	r3, #5
 800109a:	d821      	bhi.n	80010e0 <device_control+0x58>
 800109c:	a201      	add	r2, pc, #4	; (adr r2, 80010a4 <device_control+0x1c>)
 800109e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010a2:	bf00      	nop
 80010a4:	080010bd 	.word	0x080010bd
 80010a8:	080010c3 	.word	0x080010c3
 80010ac:	080010c9 	.word	0x080010c9
 80010b0:	080010cf 	.word	0x080010cf
 80010b4:	080010d5 	.word	0x080010d5
 80010b8:	080010db 	.word	0x080010db
	{
		case 1: // Enable Actuators
			enable_actuator();
 80010bc:	f7ff ffaa 	bl	8001014 <enable_actuator>
			break;
 80010c0:	e00e      	b.n	80010e0 <device_control+0x58>

		case 2: // Disable Actuators
			disable_actuator();
 80010c2:	f7ff ffbf 	bl	8001044 <disable_actuator>
			break;
 80010c6:	e00b      	b.n	80010e0 <device_control+0x58>

		case 3: // Stop All Effects
			stop_all_effects();
 80010c8:	f000 f94c 	bl	8001364 <stop_all_effects>
			break;
 80010cc:	e008      	b.n	80010e0 <device_control+0x58>

		case 4: // Device Reset
			device_reset();
 80010ce:	f000 f943 	bl	8001358 <device_reset>
			break;
 80010d2:	e005      	b.n	80010e0 <device_control+0x58>

		case 5: // Device Pause
			pause_all_effects();
 80010d4:	f000 f95b 	bl	800138e <pause_all_effects>
			break;
 80010d8:	e002      	b.n	80010e0 <device_control+0x58>

		case 6: // Device Continue
			continue_all_effects();
 80010da:	f000 f95e 	bl	800139a <continue_all_effects>
			break;
 80010de:	bf00      	nop
	}
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <getNewEffectIndex>:


void getNewEffectIndex(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
	for (uint8_t i = 1; i <= MAX_EFFECT_INDEX; i++){
 80010ee:	2301      	movs	r3, #1
 80010f0:	71fb      	strb	r3, [r7, #7]
 80010f2:	e010      	b.n	8001116 <getNewEffectIndex+0x2e>
		if (effect_block[i].effectType == ET_NONE)
 80010f4:	79fa      	ldrb	r2, [r7, #7]
 80010f6:	490c      	ldr	r1, [pc, #48]	; (8001128 <getNewEffectIndex+0x40>)
 80010f8:	4613      	mov	r3, r2
 80010fa:	00db      	lsls	r3, r3, #3
 80010fc:	1a9b      	subs	r3, r3, r2
 80010fe:	00db      	lsls	r3, r3, #3
 8001100:	440b      	add	r3, r1
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d103      	bne.n	8001110 <getNewEffectIndex+0x28>
		{
			nextNewEffectIndex = i;
 8001108:	4a08      	ldr	r2, [pc, #32]	; (800112c <getNewEffectIndex+0x44>)
 800110a:	79fb      	ldrb	r3, [r7, #7]
 800110c:	7013      	strb	r3, [r2, #0]
			break;
 800110e:	e006      	b.n	800111e <getNewEffectIndex+0x36>
	for (uint8_t i = 1; i <= MAX_EFFECT_INDEX; i++){
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	3301      	adds	r3, #1
 8001114:	71fb      	strb	r3, [r7, #7]
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b28      	cmp	r3, #40	; 0x28
 800111a:	d9eb      	bls.n	80010f4 <getNewEffectIndex+0xc>
		}
	}
}
 800111c:	bf00      	nop
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr
 8001128:	2000068c 	.word	0x2000068c
 800112c:	20000f84 	.word	0x20000f84

08001130 <prepare_pid_block_load_report>:


void prepare_pid_block_load_report(uint8_t *create_new_effect_report)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
		pid_block_load_report[0] // report id PID BLOCK LOAD STATUS
		pid_block_load_report[1] // effect block index
		pid_block_load_report[2] // block load status 1-3 (Block Load Success, Block Load Full, Block Load Error)
		pid_block_load_report[3] // ram pool available 0-150
	*/
	pid_block_load_report[0] = 0x10;   // report id PID BLOCK LOAD STATUS
 8001138:	4b61      	ldr	r3, [pc, #388]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800113a:	2210      	movs	r2, #16
 800113c:	701a      	strb	r2, [r3, #0]



	switch (create_new_effect_report[1]) // switch effect type
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	3301      	adds	r3, #1
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	3b01      	subs	r3, #1
 8001146:	2b0b      	cmp	r3, #11
 8001148:	f200 80b5 	bhi.w	80012b6 <prepare_pid_block_load_report+0x186>
 800114c:	a201      	add	r2, pc, #4	; (adr r2, 8001154 <prepare_pid_block_load_report+0x24>)
 800114e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001152:	bf00      	nop
 8001154:	08001185 	.word	0x08001185
 8001158:	0800119f 	.word	0x0800119f
 800115c:	080011b9 	.word	0x080011b9
 8001160:	080011d3 	.word	0x080011d3
 8001164:	080011ed 	.word	0x080011ed
 8001168:	08001207 	.word	0x08001207
 800116c:	08001221 	.word	0x08001221
 8001170:	0800123b 	.word	0x0800123b
 8001174:	08001255 	.word	0x08001255
 8001178:	0800126f 	.word	0x0800126f
 800117c:	08001289 	.word	0x08001289
 8001180:	080012a3 	.word	0x080012a3
	{
		case ET_CONSTANT_FORCE:
			getNewEffectIndex();
 8001184:	f7ff ffb0 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 8001188:	4b4e      	ldr	r3, [pc, #312]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 800118a:	781a      	ldrb	r2, [r3, #0]
 800118c:	4b4c      	ldr	r3, [pc, #304]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800118e:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 8001190:	4b4b      	ldr	r3, [pc, #300]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001192:	2201      	movs	r2, #1
 8001194:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 8001196:	4b4a      	ldr	r3, [pc, #296]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001198:	22ff      	movs	r2, #255	; 0xff
 800119a:	70da      	strb	r2, [r3, #3]
			break;
 800119c:	e08b      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_RAMP_FORCE:
			getNewEffectIndex();
 800119e:	f7ff ffa3 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 80011a2:	4b48      	ldr	r3, [pc, #288]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 80011a4:	781a      	ldrb	r2, [r3, #0]
 80011a6:	4b46      	ldr	r3, [pc, #280]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011a8:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 80011aa:	4b45      	ldr	r3, [pc, #276]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011ac:	2201      	movs	r2, #1
 80011ae:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 80011b0:	4b43      	ldr	r3, [pc, #268]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011b2:	22ff      	movs	r2, #255	; 0xff
 80011b4:	70da      	strb	r2, [r3, #3]
			break;
 80011b6:	e07e      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_SQUARE:
			getNewEffectIndex();
 80011b8:	f7ff ff96 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 80011bc:	4b41      	ldr	r3, [pc, #260]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 80011be:	781a      	ldrb	r2, [r3, #0]
 80011c0:	4b3f      	ldr	r3, [pc, #252]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011c2:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 80011c4:	4b3e      	ldr	r3, [pc, #248]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011c6:	2201      	movs	r2, #1
 80011c8:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 80011ca:	4b3d      	ldr	r3, [pc, #244]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011cc:	22ff      	movs	r2, #255	; 0xff
 80011ce:	70da      	strb	r2, [r3, #3]
			break;
 80011d0:	e071      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_SINE:
			getNewEffectIndex();
 80011d2:	f7ff ff89 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 80011d6:	4b3b      	ldr	r3, [pc, #236]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 80011d8:	781a      	ldrb	r2, [r3, #0]
 80011da:	4b39      	ldr	r3, [pc, #228]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011dc:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 80011de:	4b38      	ldr	r3, [pc, #224]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 80011e4:	4b36      	ldr	r3, [pc, #216]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011e6:	22ff      	movs	r2, #255	; 0xff
 80011e8:	70da      	strb	r2, [r3, #3]
			break;
 80011ea:	e064      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_TRIANGLE:
			getNewEffectIndex();
 80011ec:	f7ff ff7c 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 80011f0:	4b34      	ldr	r3, [pc, #208]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 80011f2:	781a      	ldrb	r2, [r3, #0]
 80011f4:	4b32      	ldr	r3, [pc, #200]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011f6:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 80011f8:	4b31      	ldr	r3, [pc, #196]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80011fa:	2201      	movs	r2, #1
 80011fc:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 80011fe:	4b30      	ldr	r3, [pc, #192]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001200:	22ff      	movs	r2, #255	; 0xff
 8001202:	70da      	strb	r2, [r3, #3]
			break;
 8001204:	e057      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_SAWTOOTH_UP:
			getNewEffectIndex();
 8001206:	f7ff ff6f 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 800120a:	4b2e      	ldr	r3, [pc, #184]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 800120c:	781a      	ldrb	r2, [r3, #0]
 800120e:	4b2c      	ldr	r3, [pc, #176]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001210:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 8001212:	4b2b      	ldr	r3, [pc, #172]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001214:	2201      	movs	r2, #1
 8001216:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 8001218:	4b29      	ldr	r3, [pc, #164]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800121a:	22ff      	movs	r2, #255	; 0xff
 800121c:	70da      	strb	r2, [r3, #3]
			break;
 800121e:	e04a      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_SAWTOOTH_DOWN:
			getNewEffectIndex();
 8001220:	f7ff ff62 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 8001224:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 8001226:	781a      	ldrb	r2, [r3, #0]
 8001228:	4b25      	ldr	r3, [pc, #148]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800122a:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 800122c:	4b24      	ldr	r3, [pc, #144]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800122e:	2201      	movs	r2, #1
 8001230:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 8001232:	4b23      	ldr	r3, [pc, #140]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001234:	22ff      	movs	r2, #255	; 0xff
 8001236:	70da      	strb	r2, [r3, #3]
			break;
 8001238:	e03d      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_SPRING:
			getNewEffectIndex();
 800123a:	f7ff ff55 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 800123e:	4b21      	ldr	r3, [pc, #132]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 8001240:	781a      	ldrb	r2, [r3, #0]
 8001242:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001244:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 8001246:	4b1e      	ldr	r3, [pc, #120]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001248:	2201      	movs	r2, #1
 800124a:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 800124c:	4b1c      	ldr	r3, [pc, #112]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800124e:	22ff      	movs	r2, #255	; 0xff
 8001250:	70da      	strb	r2, [r3, #3]
			break;
 8001252:	e030      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_DAMPER:
			getNewEffectIndex();
 8001254:	f7ff ff48 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 8001258:	4b1a      	ldr	r3, [pc, #104]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 800125a:	781a      	ldrb	r2, [r3, #0]
 800125c:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800125e:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 8001260:	4b17      	ldr	r3, [pc, #92]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001262:	2201      	movs	r2, #1
 8001264:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001268:	22ff      	movs	r2, #255	; 0xff
 800126a:	70da      	strb	r2, [r3, #3]
			break;
 800126c:	e023      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_INERTIA:
			getNewEffectIndex();
 800126e:	f7ff ff3b 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 8001272:	4b14      	ldr	r3, [pc, #80]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 8001274:	781a      	ldrb	r2, [r3, #0]
 8001276:	4b12      	ldr	r3, [pc, #72]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001278:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 800127a:	4b11      	ldr	r3, [pc, #68]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800127c:	2201      	movs	r2, #1
 800127e:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 8001280:	4b0f      	ldr	r3, [pc, #60]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001282:	22ff      	movs	r2, #255	; 0xff
 8001284:	70da      	strb	r2, [r3, #3]
			break;
 8001286:	e016      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_FRICTION:
			getNewEffectIndex();
 8001288:	f7ff ff2e 	bl	80010e8 <getNewEffectIndex>
			pid_block_load_report[1] = nextNewEffectIndex; // 0:can't create effect | 1-40  =  effect block index
 800128c:	4b0d      	ldr	r3, [pc, #52]	; (80012c4 <prepare_pid_block_load_report+0x194>)
 800128e:	781a      	ldrb	r2, [r3, #0]
 8001290:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001292:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 1; // 3:can't create effect | 1: can create effect
 8001294:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 8001296:	2201      	movs	r2, #1
 8001298:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0xFF; // i still have ram...
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 800129c:	22ff      	movs	r2, #255	; 0xff
 800129e:	70da      	strb	r2, [r3, #3]
			break;
 80012a0:	e009      	b.n	80012b6 <prepare_pid_block_load_report+0x186>

		case ET_CUSTOM_FORCE: // NOT SUPPORTED BY THIS DEVICE !
			pid_block_load_report[1] = 0; // 0:can't create effect | 1-40  =  effect block index
 80012a2:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	705a      	strb	r2, [r3, #1]
			pid_block_load_report[2] = 3; // 3:can't create effect | 1: can create effect
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80012aa:	2203      	movs	r2, #3
 80012ac:	709a      	strb	r2, [r3, #2]
			pid_block_load_report[3] = 0x00; // no more ram
 80012ae:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <prepare_pid_block_load_report+0x190>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	70da      	strb	r2, [r3, #3]
			break;
 80012b4:	bf00      	nop
	}
	// now, when the host issues a get_report , i send the pid_block_load_report
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000fb4 	.word	0x20000fb4
 80012c4:	20000f84 	.word	0x20000f84

080012c8 <effect_operation>:


void effect_operation(uint8_t *effect_operation_report)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
		effect_operation_report[1] // effect block index
		effect_operation_report[2] // effect operation 1-3 (Effect Start, Effect Start Solo, Effect Stop)
		effect_operation_report[3] // loop count 0-255
	*/

	uint8_t index = effect_operation_report[1];
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	785b      	ldrb	r3, [r3, #1]
 80012d4:	73fb      	strb	r3, [r7, #15]

	switch (effect_operation_report[2])
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3302      	adds	r3, #2
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b03      	cmp	r3, #3
 80012de:	d012      	beq.n	8001306 <effect_operation+0x3e>
 80012e0:	2b03      	cmp	r3, #3
 80012e2:	dc15      	bgt.n	8001310 <effect_operation+0x48>
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d002      	beq.n	80012ee <effect_operation+0x26>
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d005      	beq.n	80012f8 <effect_operation+0x30>

		case 3: // Effect Stop
			stop_effect(index);
			break;
	}
}
 80012ec:	e010      	b.n	8001310 <effect_operation+0x48>
			start_effect(index);
 80012ee:	7bfb      	ldrb	r3, [r7, #15]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f000 f811 	bl	8001318 <start_effect>
			break;
 80012f6:	e00b      	b.n	8001310 <effect_operation+0x48>
			stop_all_effects();
 80012f8:	f000 f834 	bl	8001364 <stop_all_effects>
			start_effect(index);
 80012fc:	7bfb      	ldrb	r3, [r7, #15]
 80012fe:	4618      	mov	r0, r3
 8001300:	f000 f80a 	bl	8001318 <start_effect>
			break;
 8001304:	e004      	b.n	8001310 <effect_operation+0x48>
			stop_effect(index);
 8001306:	7bfb      	ldrb	r3, [r7, #15]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f815 	bl	8001338 <stop_effect>
			break;
 800130e:	bf00      	nop
}
 8001310:	bf00      	nop
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <start_effect>:


void start_effect(uint8_t effectIndex)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
	effectStarted[effectIndex] = TRUE;
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	4a03      	ldr	r2, [pc, #12]	; (8001334 <start_effect+0x1c>)
 8001326:	2101      	movs	r1, #1
 8001328:	54d1      	strb	r1, [r2, r3]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	bc80      	pop	{r7}
 8001332:	4770      	bx	lr
 8001334:	20000f88 	.word	0x20000f88

08001338 <stop_effect>:


void stop_effect(uint8_t effectIndex)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	effectStarted[effectIndex] = FALSE;
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	4a03      	ldr	r2, [pc, #12]	; (8001354 <stop_effect+0x1c>)
 8001346:	2100      	movs	r1, #0
 8001348:	54d1      	strb	r1, [r2, r3]
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	bc80      	pop	{r7}
 8001352:	4770      	bx	lr
 8001354:	20000f88 	.word	0x20000f88

08001358 <device_reset>:


void device_reset(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0

}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <stop_all_effects>:


void stop_all_effects(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < MAX_EFFECT_INDEX; i++)
 800136a:	2300      	movs	r3, #0
 800136c:	71fb      	strb	r3, [r7, #7]
 800136e:	e006      	b.n	800137e <stop_all_effects+0x1a>
	{
		stop_effect(i);
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ffe0 	bl	8001338 <stop_effect>
	for(uint8_t i = 0; i < MAX_EFFECT_INDEX; i++)
 8001378:	79fb      	ldrb	r3, [r7, #7]
 800137a:	3301      	adds	r3, #1
 800137c:	71fb      	strb	r3, [r7, #7]
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	2b27      	cmp	r3, #39	; 0x27
 8001382:	d9f5      	bls.n	8001370 <stop_all_effects+0xc>
	}
}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <pause_all_effects>:


void pause_all_effects(void)
{
 800138e:	b480      	push	{r7}
 8001390:	af00      	add	r7, sp, #0

}
 8001392:	bf00      	nop
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr

0800139a <continue_all_effects>:


void continue_all_effects(void)
{
 800139a:	b480      	push	{r7}
 800139c:	af00      	add	r7, sp, #0

}
 800139e:	bf00      	nop
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bc80      	pop	{r7}
 80013a4:	4770      	bx	lr

080013a6 <pid_block_free>:


void pid_block_free(uint8_t effectIndex)
{
 80013a6:	b580      	push	{r7, lr}
 80013a8:	b082      	sub	sp, #8
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	4603      	mov	r3, r0
 80013ae:	71fb      	strb	r3, [r7, #7]
	stop_effect(effectIndex);
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff ffc0 	bl	8001338 <stop_effect>
	nullify_effect_block(effectIndex);
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 fc2c 	bl	8001c18 <nullify_effect_block>
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <equate_pwm>:


void equate_pwm(uint8_t effectIndex)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	71fb      	strb	r3, [r7, #7]
	if (effect_block[effectIndex].constant_force_block.magnitude >= 0)
 80013d2:	79fa      	ldrb	r2, [r7, #7]
 80013d4:	4945      	ldr	r1, [pc, #276]	; (80014ec <equate_pwm+0x124>)
 80013d6:	4613      	mov	r3, r2
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	1a9b      	subs	r3, r3, r2
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	440b      	add	r3, r1
 80013e0:	3332      	adds	r3, #50	; 0x32
 80013e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	db3c      	blt.n	8001464 <equate_pwm+0x9c>
	{
		LPWM = (uint16_t)
				(effect_block[effectIndex].constant_force_block.magnitude
 80013ea:	79fa      	ldrb	r2, [r7, #7]
 80013ec:	493f      	ldr	r1, [pc, #252]	; (80014ec <equate_pwm+0x124>)
 80013ee:	4613      	mov	r3, r2
 80013f0:	00db      	lsls	r3, r3, #3
 80013f2:	1a9b      	subs	r3, r3, r2
 80013f4:	00db      	lsls	r3, r3, #3
 80013f6:	440b      	add	r3, r1
 80013f8:	3332      	adds	r3, #50	; 0x32
 80013fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013fe:	4619      	mov	r1, r3
				* effectStarted[effectIndex]
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	4a3b      	ldr	r2, [pc, #236]	; (80014f0 <equate_pwm+0x128>)
 8001404:	5cd3      	ldrb	r3, [r2, r3]
 8001406:	fb01 f303 	mul.w	r3, r1, r3
				* deviceGain
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff fb6c 	bl	8000ae8 <__aeabi_i2f>
 8001410:	4602      	mov	r2, r0
 8001412:	4b38      	ldr	r3, [pc, #224]	; (80014f4 <equate_pwm+0x12c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4619      	mov	r1, r3
 8001418:	4610      	mov	r0, r2
 800141a:	f7fe ffa3 	bl	8000364 <__aeabi_fmul>
 800141e:	4603      	mov	r3, r0
 8001420:	4618      	mov	r0, r3
				* effect_block[effectIndex].gain
 8001422:	79fa      	ldrb	r2, [r7, #7]
 8001424:	4931      	ldr	r1, [pc, #196]	; (80014ec <equate_pwm+0x124>)
 8001426:	4613      	mov	r3, r2
 8001428:	00db      	lsls	r3, r3, #3
 800142a:	1a9b      	subs	r3, r3, r2
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	440b      	add	r3, r1
 8001430:	3308      	adds	r3, #8
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4619      	mov	r1, r3
 8001436:	f7fe ff95 	bl	8000364 <__aeabi_fmul>
 800143a:	4603      	mov	r3, r0
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff f9a9 	bl	8000794 <__aeabi_f2d>
				+ 0.5);
 8001442:	f04f 0200 	mov.w	r2, #0
 8001446:	4b2c      	ldr	r3, [pc, #176]	; (80014f8 <equate_pwm+0x130>)
 8001448:	f7ff f846 	bl	80004d8 <__adddf3>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
		LPWM = (uint16_t)
 8001450:	4610      	mov	r0, r2
 8001452:	4619      	mov	r1, r3
 8001454:	f7ff fa1e 	bl	8000894 <__aeabi_d2uiz>
 8001458:	4603      	mov	r3, r0
 800145a:	b29a      	uxth	r2, r3
 800145c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001460:	639a      	str	r2, [r3, #56]	; 0x38
				* effectStarted[effectIndex]
				* deviceGain
				* effect_block[effectIndex].gain
				+ 0.5);
	}
}
 8001462:	e03f      	b.n	80014e4 <equate_pwm+0x11c>
				(abs(effect_block[effectIndex].constant_force_block.magnitude)
 8001464:	79fa      	ldrb	r2, [r7, #7]
 8001466:	4921      	ldr	r1, [pc, #132]	; (80014ec <equate_pwm+0x124>)
 8001468:	4613      	mov	r3, r2
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	1a9b      	subs	r3, r3, r2
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	440b      	add	r3, r1
 8001472:	3332      	adds	r3, #50	; 0x32
 8001474:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001478:	2b00      	cmp	r3, #0
 800147a:	bfb8      	it	lt
 800147c:	425b      	neglt	r3, r3
 800147e:	b29b      	uxth	r3, r3
 8001480:	4619      	mov	r1, r3
				* effectStarted[effectIndex]
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	4a1a      	ldr	r2, [pc, #104]	; (80014f0 <equate_pwm+0x128>)
 8001486:	5cd3      	ldrb	r3, [r2, r3]
 8001488:	fb01 f303 	mul.w	r3, r1, r3
				* deviceGain
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fb2b 	bl	8000ae8 <__aeabi_i2f>
 8001492:	4602      	mov	r2, r0
 8001494:	4b17      	ldr	r3, [pc, #92]	; (80014f4 <equate_pwm+0x12c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4619      	mov	r1, r3
 800149a:	4610      	mov	r0, r2
 800149c:	f7fe ff62 	bl	8000364 <__aeabi_fmul>
 80014a0:	4603      	mov	r3, r0
 80014a2:	4618      	mov	r0, r3
				* effect_block[effectIndex].gain
 80014a4:	79fa      	ldrb	r2, [r7, #7]
 80014a6:	4911      	ldr	r1, [pc, #68]	; (80014ec <equate_pwm+0x124>)
 80014a8:	4613      	mov	r3, r2
 80014aa:	00db      	lsls	r3, r3, #3
 80014ac:	1a9b      	subs	r3, r3, r2
 80014ae:	00db      	lsls	r3, r3, #3
 80014b0:	440b      	add	r3, r1
 80014b2:	3308      	adds	r3, #8
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4619      	mov	r1, r3
 80014b8:	f7fe ff54 	bl	8000364 <__aeabi_fmul>
 80014bc:	4603      	mov	r3, r0
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f968 	bl	8000794 <__aeabi_f2d>
				+ 0.5);
 80014c4:	f04f 0200 	mov.w	r2, #0
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <equate_pwm+0x130>)
 80014ca:	f7ff f805 	bl	80004d8 <__adddf3>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
		RPWM = (uint16_t)
 80014d2:	4610      	mov	r0, r2
 80014d4:	4619      	mov	r1, r3
 80014d6:	f7ff f9dd 	bl	8000894 <__aeabi_d2uiz>
 80014da:	4603      	mov	r3, r0
 80014dc:	b29a      	uxth	r2, r3
 80014de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014e2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	2000068c 	.word	0x2000068c
 80014f0:	20000f88 	.word	0x20000f88
 80014f4:	20000688 	.word	0x20000688
 80014f8:	3fe00000 	.word	0x3fe00000
 80014fc:	00000000 	.word	0x00000000

08001500 <add_pwm>:


void add_pwm(uint8_t effectIndex)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	uint16_t tmp = 0;
 800150a:	2300      	movs	r3, #0
 800150c:	81fb      	strh	r3, [r7, #14]
	int16_t pwmDifference = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	81bb      	strh	r3, [r7, #12]

	pwmDifference = (int16_t)
				 (effect_block[effectIndex].constant_force_block.magnitude
 8001512:	79fa      	ldrb	r2, [r7, #7]
 8001514:	4976      	ldr	r1, [pc, #472]	; (80016f0 <add_pwm+0x1f0>)
 8001516:	4613      	mov	r3, r2
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	1a9b      	subs	r3, r3, r2
 800151c:	00db      	lsls	r3, r3, #3
 800151e:	440b      	add	r3, r1
 8001520:	3332      	adds	r3, #50	; 0x32
 8001522:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001526:	4619      	mov	r1, r3
				 * effectStarted[effectIndex]
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	4a72      	ldr	r2, [pc, #456]	; (80016f4 <add_pwm+0x1f4>)
 800152c:	5cd3      	ldrb	r3, [r2, r3]
 800152e:	fb01 f303 	mul.w	r3, r1, r3
				 * deviceGain
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fad8 	bl	8000ae8 <__aeabi_i2f>
 8001538:	4602      	mov	r2, r0
 800153a:	4b6f      	ldr	r3, [pc, #444]	; (80016f8 <add_pwm+0x1f8>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4619      	mov	r1, r3
 8001540:	4610      	mov	r0, r2
 8001542:	f7fe ff0f 	bl	8000364 <__aeabi_fmul>
 8001546:	4603      	mov	r3, r0
 8001548:	4618      	mov	r0, r3
				 * effect_block[effectIndex].gain
 800154a:	79fa      	ldrb	r2, [r7, #7]
 800154c:	4968      	ldr	r1, [pc, #416]	; (80016f0 <add_pwm+0x1f0>)
 800154e:	4613      	mov	r3, r2
 8001550:	00db      	lsls	r3, r3, #3
 8001552:	1a9b      	subs	r3, r3, r2
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	440b      	add	r3, r1
 8001558:	3308      	adds	r3, #8
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	f7fe ff01 	bl	8000364 <__aeabi_fmul>
 8001562:	4603      	mov	r3, r0
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff f915 	bl	8000794 <__aeabi_f2d>
				 + 5000.5) - 5000;
 800156a:	a35f      	add	r3, pc, #380	; (adr r3, 80016e8 <add_pwm+0x1e8>)
 800156c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001570:	f7fe ffb2 	bl	80004d8 <__adddf3>
 8001574:	4602      	mov	r2, r0
 8001576:	460b      	mov	r3, r1
	pwmDifference = (int16_t)
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f7ff f962 	bl	8000844 <__aeabi_d2iz>
 8001580:	4603      	mov	r3, r0
 8001582:	b21b      	sxth	r3, r3
 8001584:	b29b      	uxth	r3, r3
				 + 5000.5) - 5000;
 8001586:	f5a3 539c 	sub.w	r3, r3, #4992	; 0x1380
 800158a:	3b08      	subs	r3, #8
 800158c:	b29b      	uxth	r3, r3
	pwmDifference = (int16_t)
 800158e:	81bb      	strh	r3, [r7, #12]

	if (pwmDifference >= 0)  // positive -> left
 8001590:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001594:	2b00      	cmp	r3, #0
 8001596:	db45      	blt.n	8001624 <add_pwm+0x124>
	{
		if (LPWM > 0 && RPWM == 0) // motor is rotating left
 8001598:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800159c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00e      	beq.n	80015c0 <add_pwm+0xc0>
 80015a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d109      	bne.n	80015c0 <add_pwm+0xc0>
		{
			LPWM += pwmDifference;
 80015ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015b2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015ba:	4413      	add	r3, r2
 80015bc:	638b      	str	r3, [r1, #56]	; 0x38
 80015be:	e08e      	b.n	80016de <add_pwm+0x1de>
		}
		else if (LPWM == 0 && RPWM >= pwmDifference) // motor is rotating right fast
 80015c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d110      	bne.n	80015ec <add_pwm+0xec>
 80015ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015d0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d309      	bcc.n	80015ec <add_pwm+0xec>
		{
			RPWM -= pwmDifference;
 80015d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015de:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80015e2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015e6:	1ad3      	subs	r3, r2, r3
 80015e8:	634b      	str	r3, [r1, #52]	; 0x34
 80015ea:	e078      	b.n	80016de <add_pwm+0x1de>
		}
		else if (LPWM == 0 && RPWM < pwmDifference) // motor is rotating right slow
 80015ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d173      	bne.n	80016de <add_pwm+0x1de>
 80015f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015fc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001600:	429a      	cmp	r2, r3
 8001602:	d26c      	bcs.n	80016de <add_pwm+0x1de>
		{
			tmp = RPWM;
 8001604:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800160a:	81fb      	strh	r3, [r7, #14]
			RPWM = 0;
 800160c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001610:	2200      	movs	r2, #0
 8001612:	635a      	str	r2, [r3, #52]	; 0x34
			LPWM = pwmDifference - tmp;
 8001614:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001618:	89fb      	ldrh	r3, [r7, #14]
 800161a:	1ad2      	subs	r2, r2, r3
 800161c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001620:	639a      	str	r2, [r3, #56]	; 0x38
			tmp = LPWM;
			LPWM = 0;
			RPWM = abs(pwmDifference) - tmp;
		}
	}
}
 8001622:	e05c      	b.n	80016de <add_pwm+0x1de>
		if (RPWM > 0 && LPWM == 0) // motor is rotating right
 8001624:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800162a:	2b00      	cmp	r3, #0
 800162c:	d013      	beq.n	8001656 <add_pwm+0x156>
 800162e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001634:	2b00      	cmp	r3, #0
 8001636:	d10e      	bne.n	8001656 <add_pwm+0x156>
			RPWM += abs(pwmDifference);
 8001638:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800163c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800163e:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001642:	2a00      	cmp	r2, #0
 8001644:	bfb8      	it	lt
 8001646:	4252      	neglt	r2, r2
 8001648:	b292      	uxth	r2, r2
 800164a:	4611      	mov	r1, r2
 800164c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001650:	440b      	add	r3, r1
 8001652:	6353      	str	r3, [r2, #52]	; 0x34
 8001654:	e043      	b.n	80016de <add_pwm+0x1de>
		else if (RPWM == 0 && LPWM >= abs(pwmDifference)) // motor is rotating left fast
 8001656:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800165a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800165c:	2b00      	cmp	r3, #0
 800165e:	d119      	bne.n	8001694 <add_pwm+0x194>
 8001660:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001666:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800166a:	2a00      	cmp	r2, #0
 800166c:	bfb8      	it	lt
 800166e:	4252      	neglt	r2, r2
 8001670:	b292      	uxth	r2, r2
 8001672:	4293      	cmp	r3, r2
 8001674:	d30e      	bcc.n	8001694 <add_pwm+0x194>
			LPWM -= abs(pwmDifference);
 8001676:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800167a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001680:	2a00      	cmp	r2, #0
 8001682:	bfb8      	it	lt
 8001684:	4252      	neglt	r2, r2
 8001686:	b292      	uxth	r2, r2
 8001688:	4611      	mov	r1, r2
 800168a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800168e:	1a5b      	subs	r3, r3, r1
 8001690:	6393      	str	r3, [r2, #56]	; 0x38
 8001692:	e024      	b.n	80016de <add_pwm+0x1de>
		else if (RPWM == 0 && LPWM < abs(pwmDifference)) // motor is rotating left slow
 8001694:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001698:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800169a:	2b00      	cmp	r3, #0
 800169c:	d11f      	bne.n	80016de <add_pwm+0x1de>
 800169e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a4:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80016a8:	2a00      	cmp	r2, #0
 80016aa:	bfb8      	it	lt
 80016ac:	4252      	neglt	r2, r2
 80016ae:	b292      	uxth	r2, r2
 80016b0:	4293      	cmp	r3, r2
 80016b2:	d214      	bcs.n	80016de <add_pwm+0x1de>
			tmp = LPWM;
 80016b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016ba:	81fb      	strh	r3, [r7, #14]
			LPWM = 0;
 80016bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016c0:	2200      	movs	r2, #0
 80016c2:	639a      	str	r2, [r3, #56]	; 0x38
			RPWM = abs(pwmDifference) - tmp;
 80016c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	bfb8      	it	lt
 80016cc:	425b      	neglt	r3, r3
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	461a      	mov	r2, r3
 80016d2:	89fb      	ldrh	r3, [r7, #14]
 80016d4:	1ad2      	subs	r2, r2, r3
 80016d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016da:	635a      	str	r2, [r3, #52]	; 0x34
}
 80016dc:	e7ff      	b.n	80016de <add_pwm+0x1de>
 80016de:	bf00      	nop
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	00000000 	.word	0x00000000
 80016ec:	40b38880 	.word	0x40b38880
 80016f0:	2000068c 	.word	0x2000068c
 80016f4:	20000f88 	.word	0x20000f88
 80016f8:	20000688 	.word	0x20000688
 80016fc:	00000000 	.word	0x00000000

08001700 <set_effect>:


void set_effect(uint8_t *set_effect_report)
{
 8001700:	b590      	push	{r4, r7, lr}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
	uint8_t index = set_effect_report[1];
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	785b      	ldrb	r3, [r3, #1]
 800170c:	73fb      	strb	r3, [r7, #15]
	effect_block[index].effectType = set_effect_report[2];
 800170e:	7bfa      	ldrb	r2, [r7, #15]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	7898      	ldrb	r0, [r3, #2]
 8001714:	4984      	ldr	r1, [pc, #528]	; (8001928 <set_effect+0x228>)
 8001716:	4613      	mov	r3, r2
 8001718:	00db      	lsls	r3, r3, #3
 800171a:	1a9b      	subs	r3, r3, r2
 800171c:	00db      	lsls	r3, r3, #3
 800171e:	440b      	add	r3, r1
 8001720:	4602      	mov	r2, r0
 8001722:	701a      	strb	r2, [r3, #0]
	effect_block[index].duration = (uint16_t) set_effect_report[3] | (uint16_t) (set_effect_report[4] << 8);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	3303      	adds	r3, #3
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	4619      	mov	r1, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3304      	adds	r3, #4
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	021b      	lsls	r3, r3, #8
 8001734:	b29b      	uxth	r3, r3
 8001736:	7bfa      	ldrb	r2, [r7, #15]
 8001738:	430b      	orrs	r3, r1
 800173a:	b298      	uxth	r0, r3
 800173c:	497a      	ldr	r1, [pc, #488]	; (8001928 <set_effect+0x228>)
 800173e:	4613      	mov	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	1a9b      	subs	r3, r3, r2
 8001744:	00db      	lsls	r3, r3, #3
 8001746:	440b      	add	r3, r1
 8001748:	3302      	adds	r3, #2
 800174a:	4602      	mov	r2, r0
 800174c:	801a      	strh	r2, [r3, #0]
	effect_block[index].triggerRepeatInterval = (uint16_t) set_effect_report[5] | (uint16_t) (set_effect_report[6] << 8);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3305      	adds	r3, #5
 8001752:	781b      	ldrb	r3, [r3, #0]
 8001754:	4619      	mov	r1, r3
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3306      	adds	r3, #6
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	021b      	lsls	r3, r3, #8
 800175e:	b29b      	uxth	r3, r3
 8001760:	7bfa      	ldrb	r2, [r7, #15]
 8001762:	430b      	orrs	r3, r1
 8001764:	b298      	uxth	r0, r3
 8001766:	4970      	ldr	r1, [pc, #448]	; (8001928 <set_effect+0x228>)
 8001768:	4613      	mov	r3, r2
 800176a:	00db      	lsls	r3, r3, #3
 800176c:	1a9b      	subs	r3, r3, r2
 800176e:	00db      	lsls	r3, r3, #3
 8001770:	440b      	add	r3, r1
 8001772:	3304      	adds	r3, #4
 8001774:	4602      	mov	r2, r0
 8001776:	801a      	strh	r2, [r3, #0]
	effect_block[index].samplePeriod = (uint16_t) set_effect_report[7] | (uint16_t) (set_effect_report[8] << 8);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3307      	adds	r3, #7
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	4619      	mov	r1, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3308      	adds	r3, #8
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	b29b      	uxth	r3, r3
 800178a:	7bfa      	ldrb	r2, [r7, #15]
 800178c:	430b      	orrs	r3, r1
 800178e:	b298      	uxth	r0, r3
 8001790:	4965      	ldr	r1, [pc, #404]	; (8001928 <set_effect+0x228>)
 8001792:	4613      	mov	r3, r2
 8001794:	00db      	lsls	r3, r3, #3
 8001796:	1a9b      	subs	r3, r3, r2
 8001798:	00db      	lsls	r3, r3, #3
 800179a:	440b      	add	r3, r1
 800179c:	3306      	adds	r3, #6
 800179e:	4602      	mov	r2, r0
 80017a0:	801a      	strh	r2, [r3, #0]
	effect_block[index].gain = 0.01 * set_effect_report[9];
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3309      	adds	r3, #9
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe ffe1 	bl	8000770 <__aeabi_i2d>
 80017ae:	a35c      	add	r3, pc, #368	; (adr r3, 8001920 <set_effect+0x220>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	f7fe fcac 	bl	8000110 <__aeabi_dmul>
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	7bfc      	ldrb	r4, [r7, #15]
 80017be:	4610      	mov	r0, r2
 80017c0:	4619      	mov	r1, r3
 80017c2:	f7ff f887 	bl	80008d4 <__aeabi_d2f>
 80017c6:	4602      	mov	r2, r0
 80017c8:	4957      	ldr	r1, [pc, #348]	; (8001928 <set_effect+0x228>)
 80017ca:	4623      	mov	r3, r4
 80017cc:	00db      	lsls	r3, r3, #3
 80017ce:	1b1b      	subs	r3, r3, r4
 80017d0:	00db      	lsls	r3, r3, #3
 80017d2:	440b      	add	r3, r1
 80017d4:	3308      	adds	r3, #8
 80017d6:	601a      	str	r2, [r3, #0]
	effect_block[index].triggerButton = set_effect_report[10];
 80017d8:	7bfa      	ldrb	r2, [r7, #15]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7a98      	ldrb	r0, [r3, #10]
 80017de:	4952      	ldr	r1, [pc, #328]	; (8001928 <set_effect+0x228>)
 80017e0:	4613      	mov	r3, r2
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	1a9b      	subs	r3, r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	440b      	add	r3, r1
 80017ea:	330c      	adds	r3, #12
 80017ec:	4602      	mov	r2, r0
 80017ee:	701a      	strb	r2, [r3, #0]
	effect_block[index].xEnable = set_effect_report[11] & 0b00000001;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	330b      	adds	r3, #11
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	7bfa      	ldrb	r2, [r7, #15]
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	b2d8      	uxtb	r0, r3
 80017fe:	494a      	ldr	r1, [pc, #296]	; (8001928 <set_effect+0x228>)
 8001800:	4613      	mov	r3, r2
 8001802:	00db      	lsls	r3, r3, #3
 8001804:	1a9b      	subs	r3, r3, r2
 8001806:	00db      	lsls	r3, r3, #3
 8001808:	440b      	add	r3, r1
 800180a:	330d      	adds	r3, #13
 800180c:	4602      	mov	r2, r0
 800180e:	701a      	strb	r2, [r3, #0]
	effect_block[index].yEnable = (set_effect_report[11] & 0b00000010) >> 1;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	330b      	adds	r3, #11
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	105b      	asrs	r3, r3, #1
 8001818:	b2db      	uxtb	r3, r3
 800181a:	7bfa      	ldrb	r2, [r7, #15]
 800181c:	f003 0301 	and.w	r3, r3, #1
 8001820:	b2d8      	uxtb	r0, r3
 8001822:	4941      	ldr	r1, [pc, #260]	; (8001928 <set_effect+0x228>)
 8001824:	4613      	mov	r3, r2
 8001826:	00db      	lsls	r3, r3, #3
 8001828:	1a9b      	subs	r3, r3, r2
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	440b      	add	r3, r1
 800182e:	330e      	adds	r3, #14
 8001830:	4602      	mov	r2, r0
 8001832:	701a      	strb	r2, [r3, #0]
	effect_block[index].directionEnable = (set_effect_report[11] & 0b00000100) >> 2;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	330b      	adds	r3, #11
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	109b      	asrs	r3, r3, #2
 800183c:	b2db      	uxtb	r3, r3
 800183e:	7bfa      	ldrb	r2, [r7, #15]
 8001840:	f003 0301 	and.w	r3, r3, #1
 8001844:	b2d8      	uxtb	r0, r3
 8001846:	4938      	ldr	r1, [pc, #224]	; (8001928 <set_effect+0x228>)
 8001848:	4613      	mov	r3, r2
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	1a9b      	subs	r3, r3, r2
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	440b      	add	r3, r1
 8001852:	330f      	adds	r3, #15
 8001854:	4602      	mov	r2, r0
 8001856:	701a      	strb	r2, [r3, #0]
	effect_block[index].typeSpecificBlockOffset1 = (set_effect_report[11] & 0b00110000) >> 4;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	330b      	adds	r3, #11
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	111b      	asrs	r3, r3, #4
 8001860:	b2db      	uxtb	r3, r3
 8001862:	7bfa      	ldrb	r2, [r7, #15]
 8001864:	f003 0303 	and.w	r3, r3, #3
 8001868:	b2d8      	uxtb	r0, r3
 800186a:	492f      	ldr	r1, [pc, #188]	; (8001928 <set_effect+0x228>)
 800186c:	4613      	mov	r3, r2
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	1a9b      	subs	r3, r3, r2
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	440b      	add	r3, r1
 8001876:	3310      	adds	r3, #16
 8001878:	4602      	mov	r2, r0
 800187a:	701a      	strb	r2, [r3, #0]
	effect_block[index].typeSpecificBlockOffset2 = (set_effect_report[11] & 0b11000000) >> 6;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	330b      	adds	r3, #11
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	7bfa      	ldrb	r2, [r7, #15]
 8001884:	099b      	lsrs	r3, r3, #6
 8001886:	b2d8      	uxtb	r0, r3
 8001888:	4927      	ldr	r1, [pc, #156]	; (8001928 <set_effect+0x228>)
 800188a:	4613      	mov	r3, r2
 800188c:	00db      	lsls	r3, r3, #3
 800188e:	1a9b      	subs	r3, r3, r2
 8001890:	00db      	lsls	r3, r3, #3
 8001892:	440b      	add	r3, r1
 8001894:	3311      	adds	r3, #17
 8001896:	4602      	mov	r2, r0
 8001898:	701a      	strb	r2, [r3, #0]
	effect_block[index].directionInstance1 = (uint16_t) set_effect_report[12] | (uint16_t) (set_effect_report[13] << 8);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	330c      	adds	r3, #12
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	4619      	mov	r1, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	330d      	adds	r3, #13
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	021b      	lsls	r3, r3, #8
 80018aa:	b29b      	uxth	r3, r3
 80018ac:	7bfa      	ldrb	r2, [r7, #15]
 80018ae:	430b      	orrs	r3, r1
 80018b0:	b298      	uxth	r0, r3
 80018b2:	491d      	ldr	r1, [pc, #116]	; (8001928 <set_effect+0x228>)
 80018b4:	4613      	mov	r3, r2
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	1a9b      	subs	r3, r3, r2
 80018ba:	00db      	lsls	r3, r3, #3
 80018bc:	440b      	add	r3, r1
 80018be:	3312      	adds	r3, #18
 80018c0:	4602      	mov	r2, r0
 80018c2:	801a      	strh	r2, [r3, #0]
	effect_block[index].directionInstance2 = (uint16_t) set_effect_report[14] | (uint16_t) (set_effect_report[15] << 8);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	330e      	adds	r3, #14
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	4619      	mov	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	330f      	adds	r3, #15
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	021b      	lsls	r3, r3, #8
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	7bfa      	ldrb	r2, [r7, #15]
 80018d8:	430b      	orrs	r3, r1
 80018da:	b298      	uxth	r0, r3
 80018dc:	4912      	ldr	r1, [pc, #72]	; (8001928 <set_effect+0x228>)
 80018de:	4613      	mov	r3, r2
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	1a9b      	subs	r3, r3, r2
 80018e4:	00db      	lsls	r3, r3, #3
 80018e6:	440b      	add	r3, r1
 80018e8:	3314      	adds	r3, #20
 80018ea:	4602      	mov	r2, r0
 80018ec:	801a      	strh	r2, [r3, #0]
	effect_block[index].startDelay = (uint16_t) set_effect_report[16] | (uint16_t) (set_effect_report[17] << 8);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3310      	adds	r3, #16
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	4619      	mov	r1, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	3311      	adds	r3, #17
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	021b      	lsls	r3, r3, #8
 80018fe:	b29b      	uxth	r3, r3
 8001900:	7bfa      	ldrb	r2, [r7, #15]
 8001902:	430b      	orrs	r3, r1
 8001904:	b298      	uxth	r0, r3
 8001906:	4908      	ldr	r1, [pc, #32]	; (8001928 <set_effect+0x228>)
 8001908:	4613      	mov	r3, r2
 800190a:	00db      	lsls	r3, r3, #3
 800190c:	1a9b      	subs	r3, r3, r2
 800190e:	00db      	lsls	r3, r3, #3
 8001910:	440b      	add	r3, r1
 8001912:	3316      	adds	r3, #22
 8001914:	4602      	mov	r2, r0
 8001916:	801a      	strh	r2, [r3, #0]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	bd90      	pop	{r4, r7, pc}
 8001920:	47ae147b 	.word	0x47ae147b
 8001924:	3f847ae1 	.word	0x3f847ae1
 8001928:	2000068c 	.word	0x2000068c

0800192c <set_envelope>:


void set_envelope(uint8_t *set_envelope_report)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	uint8_t index = set_envelope_report[1];
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	785b      	ldrb	r3, [r3, #1]
 8001938:	73fb      	strb	r3, [r7, #15]
	effect_block[index].envelope_block.attackLevel = set_envelope_report[2];
 800193a:	7bfa      	ldrb	r2, [r7, #15]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	7898      	ldrb	r0, [r3, #2]
 8001940:	4921      	ldr	r1, [pc, #132]	; (80019c8 <set_envelope+0x9c>)
 8001942:	4613      	mov	r3, r2
 8001944:	00db      	lsls	r3, r3, #3
 8001946:	1a9b      	subs	r3, r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	440b      	add	r3, r1
 800194c:	3318      	adds	r3, #24
 800194e:	4602      	mov	r2, r0
 8001950:	701a      	strb	r2, [r3, #0]
	effect_block[index].envelope_block.fadeLevel = set_envelope_report[3];
 8001952:	7bfa      	ldrb	r2, [r7, #15]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	78d8      	ldrb	r0, [r3, #3]
 8001958:	491b      	ldr	r1, [pc, #108]	; (80019c8 <set_envelope+0x9c>)
 800195a:	4613      	mov	r3, r2
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	1a9b      	subs	r3, r3, r2
 8001960:	00db      	lsls	r3, r3, #3
 8001962:	440b      	add	r3, r1
 8001964:	3319      	adds	r3, #25
 8001966:	4602      	mov	r2, r0
 8001968:	701a      	strb	r2, [r3, #0]
	effect_block[index].envelope_block.attackTime = (uint16_t) set_envelope_report[4] | (uint16_t) (set_envelope_report[5] << 8);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	3304      	adds	r3, #4
 800196e:	781b      	ldrb	r3, [r3, #0]
 8001970:	4619      	mov	r1, r3
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	3305      	adds	r3, #5
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	021b      	lsls	r3, r3, #8
 800197a:	b29b      	uxth	r3, r3
 800197c:	7bfa      	ldrb	r2, [r7, #15]
 800197e:	430b      	orrs	r3, r1
 8001980:	b298      	uxth	r0, r3
 8001982:	4911      	ldr	r1, [pc, #68]	; (80019c8 <set_envelope+0x9c>)
 8001984:	4613      	mov	r3, r2
 8001986:	00db      	lsls	r3, r3, #3
 8001988:	1a9b      	subs	r3, r3, r2
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	440b      	add	r3, r1
 800198e:	331a      	adds	r3, #26
 8001990:	4602      	mov	r2, r0
 8001992:	801a      	strh	r2, [r3, #0]
	effect_block[index].envelope_block.fadeTime = (uint16_t) set_envelope_report[6] | (uint16_t) (set_envelope_report[7] << 8);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3306      	adds	r3, #6
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	4619      	mov	r1, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3307      	adds	r3, #7
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	021b      	lsls	r3, r3, #8
 80019a4:	b29b      	uxth	r3, r3
 80019a6:	7bfa      	ldrb	r2, [r7, #15]
 80019a8:	430b      	orrs	r3, r1
 80019aa:	b298      	uxth	r0, r3
 80019ac:	4906      	ldr	r1, [pc, #24]	; (80019c8 <set_envelope+0x9c>)
 80019ae:	4613      	mov	r3, r2
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	1a9b      	subs	r3, r3, r2
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	440b      	add	r3, r1
 80019b8:	331c      	adds	r3, #28
 80019ba:	4602      	mov	r2, r0
 80019bc:	801a      	strh	r2, [r3, #0]
}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bc80      	pop	{r7}
 80019c6:	4770      	bx	lr
 80019c8:	2000068c 	.word	0x2000068c

080019cc <set_condition>:


void set_condition(uint8_t *set_condition_report)
{
 80019cc:	b490      	push	{r4, r7}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
	uint8_t index = set_condition_report[1];
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	785b      	ldrb	r3, [r3, #1]
 80019d8:	73fb      	strb	r3, [r7, #15]
	uint8_t pBOffset = set_condition_report[2] & 0b00001111;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3302      	adds	r3, #2
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	f003 030f 	and.w	r3, r3, #15
 80019e4:	73bb      	strb	r3, [r7, #14]
	effect_block[index].condition_block[pBOffset].parameterBlockOffset = pBOffset;
 80019e6:	7bf9      	ldrb	r1, [r7, #15]
 80019e8:	7bbb      	ldrb	r3, [r7, #14]
 80019ea:	483d      	ldr	r0, [pc, #244]	; (8001ae0 <set_condition+0x114>)
 80019ec:	461a      	mov	r2, r3
 80019ee:	00d2      	lsls	r2, r2, #3
 80019f0:	1ad2      	subs	r2, r2, r3
 80019f2:	460b      	mov	r3, r1
 80019f4:	00db      	lsls	r3, r3, #3
 80019f6:	1a5b      	subs	r3, r3, r1
 80019f8:	00db      	lsls	r3, r3, #3
 80019fa:	4413      	add	r3, r2
 80019fc:	4403      	add	r3, r0
 80019fe:	331e      	adds	r3, #30
 8001a00:	7bba      	ldrb	r2, [r7, #14]
 8001a02:	701a      	strb	r2, [r3, #0]
	effect_block[index].condition_block[pBOffset].cpOffset = set_condition_report[3];
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3303      	adds	r3, #3
 8001a08:	781a      	ldrb	r2, [r3, #0]
 8001a0a:	7bf9      	ldrb	r1, [r7, #15]
 8001a0c:	7bbb      	ldrb	r3, [r7, #14]
 8001a0e:	b254      	sxtb	r4, r2
 8001a10:	4833      	ldr	r0, [pc, #204]	; (8001ae0 <set_condition+0x114>)
 8001a12:	461a      	mov	r2, r3
 8001a14:	00d2      	lsls	r2, r2, #3
 8001a16:	1ad2      	subs	r2, r2, r3
 8001a18:	460b      	mov	r3, r1
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	1a5b      	subs	r3, r3, r1
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4413      	add	r3, r2
 8001a22:	4403      	add	r3, r0
 8001a24:	331f      	adds	r3, #31
 8001a26:	4622      	mov	r2, r4
 8001a28:	701a      	strb	r2, [r3, #0]
	effect_block[index].condition_block[pBOffset].positiveCoefficient = set_condition_report[4];
 8001a2a:	7bf9      	ldrb	r1, [r7, #15]
 8001a2c:	7bbb      	ldrb	r3, [r7, #14]
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	7914      	ldrb	r4, [r2, #4]
 8001a32:	482b      	ldr	r0, [pc, #172]	; (8001ae0 <set_condition+0x114>)
 8001a34:	461a      	mov	r2, r3
 8001a36:	00d2      	lsls	r2, r2, #3
 8001a38:	1ad2      	subs	r2, r2, r3
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	1a5b      	subs	r3, r3, r1
 8001a40:	00db      	lsls	r3, r3, #3
 8001a42:	4413      	add	r3, r2
 8001a44:	4403      	add	r3, r0
 8001a46:	3320      	adds	r3, #32
 8001a48:	4622      	mov	r2, r4
 8001a4a:	701a      	strb	r2, [r3, #0]
	effect_block[index].condition_block[pBOffset].negativeCoefficient = set_condition_report[5];
 8001a4c:	7bf9      	ldrb	r1, [r7, #15]
 8001a4e:	7bbb      	ldrb	r3, [r7, #14]
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	7954      	ldrb	r4, [r2, #5]
 8001a54:	4822      	ldr	r0, [pc, #136]	; (8001ae0 <set_condition+0x114>)
 8001a56:	461a      	mov	r2, r3
 8001a58:	00d2      	lsls	r2, r2, #3
 8001a5a:	1ad2      	subs	r2, r2, r3
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	1a5b      	subs	r3, r3, r1
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	4413      	add	r3, r2
 8001a66:	4403      	add	r3, r0
 8001a68:	3321      	adds	r3, #33	; 0x21
 8001a6a:	4622      	mov	r2, r4
 8001a6c:	701a      	strb	r2, [r3, #0]
	effect_block[index].condition_block[pBOffset].positiveSaturation = set_condition_report[6];
 8001a6e:	7bf9      	ldrb	r1, [r7, #15]
 8001a70:	7bbb      	ldrb	r3, [r7, #14]
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	7994      	ldrb	r4, [r2, #6]
 8001a76:	481a      	ldr	r0, [pc, #104]	; (8001ae0 <set_condition+0x114>)
 8001a78:	461a      	mov	r2, r3
 8001a7a:	00d2      	lsls	r2, r2, #3
 8001a7c:	1ad2      	subs	r2, r2, r3
 8001a7e:	460b      	mov	r3, r1
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	1a5b      	subs	r3, r3, r1
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	4413      	add	r3, r2
 8001a88:	4403      	add	r3, r0
 8001a8a:	3322      	adds	r3, #34	; 0x22
 8001a8c:	4622      	mov	r2, r4
 8001a8e:	701a      	strb	r2, [r3, #0]
	effect_block[index].condition_block[pBOffset].negativeSaturation = set_condition_report[7];
 8001a90:	7bf9      	ldrb	r1, [r7, #15]
 8001a92:	7bbb      	ldrb	r3, [r7, #14]
 8001a94:	687a      	ldr	r2, [r7, #4]
 8001a96:	79d4      	ldrb	r4, [r2, #7]
 8001a98:	4811      	ldr	r0, [pc, #68]	; (8001ae0 <set_condition+0x114>)
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	00d2      	lsls	r2, r2, #3
 8001a9e:	1ad2      	subs	r2, r2, r3
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	1a5b      	subs	r3, r3, r1
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4413      	add	r3, r2
 8001aaa:	4403      	add	r3, r0
 8001aac:	3323      	adds	r3, #35	; 0x23
 8001aae:	4622      	mov	r2, r4
 8001ab0:	701a      	strb	r2, [r3, #0]
	effect_block[index].condition_block[pBOffset].deadBand = set_condition_report[8];
 8001ab2:	7bf9      	ldrb	r1, [r7, #15]
 8001ab4:	7bbb      	ldrb	r3, [r7, #14]
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	7a14      	ldrb	r4, [r2, #8]
 8001aba:	4809      	ldr	r0, [pc, #36]	; (8001ae0 <set_condition+0x114>)
 8001abc:	461a      	mov	r2, r3
 8001abe:	00d2      	lsls	r2, r2, #3
 8001ac0:	1ad2      	subs	r2, r2, r3
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	1a5b      	subs	r3, r3, r1
 8001ac8:	00db      	lsls	r3, r3, #3
 8001aca:	4413      	add	r3, r2
 8001acc:	4403      	add	r3, r0
 8001ace:	3324      	adds	r3, #36	; 0x24
 8001ad0:	4622      	mov	r2, r4
 8001ad2:	701a      	strb	r2, [r3, #0]
}
 8001ad4:	bf00      	nop
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bc90      	pop	{r4, r7}
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	2000068c 	.word	0x2000068c

08001ae4 <set_periodic>:


void set_periodic(uint8_t *set_periodic_report)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
	uint8_t index = set_periodic_report[1];
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	785b      	ldrb	r3, [r3, #1]
 8001af0:	73fb      	strb	r3, [r7, #15]
	effect_block[index].periodic_block.magnitude = set_periodic_report[2];
 8001af2:	7bfa      	ldrb	r2, [r7, #15]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	7898      	ldrb	r0, [r3, #2]
 8001af8:	4921      	ldr	r1, [pc, #132]	; (8001b80 <set_periodic+0x9c>)
 8001afa:	4613      	mov	r3, r2
 8001afc:	00db      	lsls	r3, r3, #3
 8001afe:	1a9b      	subs	r3, r3, r2
 8001b00:	00db      	lsls	r3, r3, #3
 8001b02:	440b      	add	r3, r1
 8001b04:	332c      	adds	r3, #44	; 0x2c
 8001b06:	4602      	mov	r2, r0
 8001b08:	701a      	strb	r2, [r3, #0]
	effect_block[index].periodic_block.offset = set_periodic_report[3];
 8001b0a:	7bfa      	ldrb	r2, [r7, #15]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	78d8      	ldrb	r0, [r3, #3]
 8001b10:	491b      	ldr	r1, [pc, #108]	; (8001b80 <set_periodic+0x9c>)
 8001b12:	4613      	mov	r3, r2
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	1a9b      	subs	r3, r3, r2
 8001b18:	00db      	lsls	r3, r3, #3
 8001b1a:	440b      	add	r3, r1
 8001b1c:	332d      	adds	r3, #45	; 0x2d
 8001b1e:	4602      	mov	r2, r0
 8001b20:	701a      	strb	r2, [r3, #0]
	effect_block[index].periodic_block.phase = (uint16_t) set_periodic_report[4] | (uint16_t) (set_periodic_report[5] << 8);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	3304      	adds	r3, #4
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	3305      	adds	r3, #5
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	021b      	lsls	r3, r3, #8
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	7bfa      	ldrb	r2, [r7, #15]
 8001b36:	430b      	orrs	r3, r1
 8001b38:	b298      	uxth	r0, r3
 8001b3a:	4911      	ldr	r1, [pc, #68]	; (8001b80 <set_periodic+0x9c>)
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	1a9b      	subs	r3, r3, r2
 8001b42:	00db      	lsls	r3, r3, #3
 8001b44:	440b      	add	r3, r1
 8001b46:	332e      	adds	r3, #46	; 0x2e
 8001b48:	4602      	mov	r2, r0
 8001b4a:	801a      	strh	r2, [r3, #0]
	effect_block[index].periodic_block.period = (uint16_t) set_periodic_report[6] | (uint16_t) (set_periodic_report[7] << 8);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3306      	adds	r3, #6
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	4619      	mov	r1, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3307      	adds	r3, #7
 8001b58:	781b      	ldrb	r3, [r3, #0]
 8001b5a:	021b      	lsls	r3, r3, #8
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	7bfa      	ldrb	r2, [r7, #15]
 8001b60:	430b      	orrs	r3, r1
 8001b62:	b298      	uxth	r0, r3
 8001b64:	4906      	ldr	r1, [pc, #24]	; (8001b80 <set_periodic+0x9c>)
 8001b66:	4613      	mov	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	1a9b      	subs	r3, r3, r2
 8001b6c:	00db      	lsls	r3, r3, #3
 8001b6e:	440b      	add	r3, r1
 8001b70:	3330      	adds	r3, #48	; 0x30
 8001b72:	4602      	mov	r2, r0
 8001b74:	801a      	strh	r2, [r3, #0]
}
 8001b76:	bf00      	nop
 8001b78:	3714      	adds	r7, #20
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bc80      	pop	{r7}
 8001b7e:	4770      	bx	lr
 8001b80:	2000068c 	.word	0x2000068c

08001b84 <set_constant_force>:


void set_constant_force(uint8_t *set_constant_force_report)
{
 8001b84:	b480      	push	{r7}
 8001b86:	b085      	sub	sp, #20
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
	uint8_t index = set_constant_force_report[1];
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	785b      	ldrb	r3, [r3, #1]
 8001b90:	73fb      	strb	r3, [r7, #15]
	effect_block[index].constant_force_block.magnitude =
			(int16_t) set_constant_force_report[2] | (int16_t) (set_constant_force_report[3] << 8);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	3302      	adds	r3, #2
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	b219      	sxth	r1, r3
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	3303      	adds	r3, #3
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	021b      	lsls	r3, r3, #8
 8001ba2:	b21b      	sxth	r3, r3
	effect_block[index].constant_force_block.magnitude =
 8001ba4:	7bfa      	ldrb	r2, [r7, #15]
			(int16_t) set_constant_force_report[2] | (int16_t) (set_constant_force_report[3] << 8);
 8001ba6:	430b      	orrs	r3, r1
 8001ba8:	b218      	sxth	r0, r3
	effect_block[index].constant_force_block.magnitude =
 8001baa:	4907      	ldr	r1, [pc, #28]	; (8001bc8 <set_constant_force+0x44>)
 8001bac:	4613      	mov	r3, r2
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	1a9b      	subs	r3, r3, r2
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	440b      	add	r3, r1
 8001bb6:	3332      	adds	r3, #50	; 0x32
 8001bb8:	4602      	mov	r2, r0
 8001bba:	801a      	strh	r2, [r3, #0]
}
 8001bbc:	bf00      	nop
 8001bbe:	3714      	adds	r7, #20
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bc80      	pop	{r7}
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	2000068c 	.word	0x2000068c

08001bcc <set_ramp_force>:


void set_ramp_force(uint8_t *set_ramp_force_report)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b085      	sub	sp, #20
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	uint8_t index = set_ramp_force_report[1];
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	785b      	ldrb	r3, [r3, #1]
 8001bd8:	73fb      	strb	r3, [r7, #15]
	effect_block[index].ramp_force_block.rampStart = set_ramp_force_report[2];
 8001bda:	7bfa      	ldrb	r2, [r7, #15]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	7898      	ldrb	r0, [r3, #2]
 8001be0:	490c      	ldr	r1, [pc, #48]	; (8001c14 <set_ramp_force+0x48>)
 8001be2:	4613      	mov	r3, r2
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	1a9b      	subs	r3, r3, r2
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	440b      	add	r3, r1
 8001bec:	3334      	adds	r3, #52	; 0x34
 8001bee:	4602      	mov	r2, r0
 8001bf0:	701a      	strb	r2, [r3, #0]
	effect_block[index].ramp_force_block.rampEnd = set_ramp_force_report[3];
 8001bf2:	7bfa      	ldrb	r2, [r7, #15]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	78d8      	ldrb	r0, [r3, #3]
 8001bf8:	4906      	ldr	r1, [pc, #24]	; (8001c14 <set_ramp_force+0x48>)
 8001bfa:	4613      	mov	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	1a9b      	subs	r3, r3, r2
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	440b      	add	r3, r1
 8001c04:	3335      	adds	r3, #53	; 0x35
 8001c06:	4602      	mov	r2, r0
 8001c08:	701a      	strb	r2, [r3, #0]
}
 8001c0a:	bf00      	nop
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bc80      	pop	{r7}
 8001c12:	4770      	bx	lr
 8001c14:	2000068c 	.word	0x2000068c

08001c18 <nullify_effect_block>:


void nullify_effect_block(uint8_t effectIndex)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
	effect_block[effectIndex].effectType = ET_NONE;
 8001c22:	79fa      	ldrb	r2, [r7, #7]
 8001c24:	49c4      	ldr	r1, [pc, #784]	; (8001f38 <nullify_effect_block+0x320>)
 8001c26:	4613      	mov	r3, r2
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	1a9b      	subs	r3, r3, r2
 8001c2c:	00db      	lsls	r3, r3, #3
 8001c2e:	440b      	add	r3, r1
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].duration = 0;
 8001c34:	79fa      	ldrb	r2, [r7, #7]
 8001c36:	49c0      	ldr	r1, [pc, #768]	; (8001f38 <nullify_effect_block+0x320>)
 8001c38:	4613      	mov	r3, r2
 8001c3a:	00db      	lsls	r3, r3, #3
 8001c3c:	1a9b      	subs	r3, r3, r2
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	440b      	add	r3, r1
 8001c42:	3302      	adds	r3, #2
 8001c44:	2200      	movs	r2, #0
 8001c46:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].triggerRepeatInterval = 0;
 8001c48:	79fa      	ldrb	r2, [r7, #7]
 8001c4a:	49bb      	ldr	r1, [pc, #748]	; (8001f38 <nullify_effect_block+0x320>)
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	1a9b      	subs	r3, r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	440b      	add	r3, r1
 8001c56:	3304      	adds	r3, #4
 8001c58:	2200      	movs	r2, #0
 8001c5a:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].samplePeriod = 0;
 8001c5c:	79fa      	ldrb	r2, [r7, #7]
 8001c5e:	49b6      	ldr	r1, [pc, #728]	; (8001f38 <nullify_effect_block+0x320>)
 8001c60:	4613      	mov	r3, r2
 8001c62:	00db      	lsls	r3, r3, #3
 8001c64:	1a9b      	subs	r3, r3, r2
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	440b      	add	r3, r1
 8001c6a:	3306      	adds	r3, #6
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].gain = 0;
 8001c70:	79fa      	ldrb	r2, [r7, #7]
 8001c72:	49b1      	ldr	r1, [pc, #708]	; (8001f38 <nullify_effect_block+0x320>)
 8001c74:	4613      	mov	r3, r2
 8001c76:	00db      	lsls	r3, r3, #3
 8001c78:	1a9b      	subs	r3, r3, r2
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	440b      	add	r3, r1
 8001c7e:	3308      	adds	r3, #8
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]
	effect_block[effectIndex].triggerButton = 0;
 8001c86:	79fa      	ldrb	r2, [r7, #7]
 8001c88:	49ab      	ldr	r1, [pc, #684]	; (8001f38 <nullify_effect_block+0x320>)
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	1a9b      	subs	r3, r3, r2
 8001c90:	00db      	lsls	r3, r3, #3
 8001c92:	440b      	add	r3, r1
 8001c94:	330c      	adds	r3, #12
 8001c96:	2200      	movs	r2, #0
 8001c98:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].xEnable = FALSE;
 8001c9a:	79fa      	ldrb	r2, [r7, #7]
 8001c9c:	49a6      	ldr	r1, [pc, #664]	; (8001f38 <nullify_effect_block+0x320>)
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	00db      	lsls	r3, r3, #3
 8001ca2:	1a9b      	subs	r3, r3, r2
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	440b      	add	r3, r1
 8001ca8:	330d      	adds	r3, #13
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].yEnable = FALSE;
 8001cae:	79fa      	ldrb	r2, [r7, #7]
 8001cb0:	49a1      	ldr	r1, [pc, #644]	; (8001f38 <nullify_effect_block+0x320>)
 8001cb2:	4613      	mov	r3, r2
 8001cb4:	00db      	lsls	r3, r3, #3
 8001cb6:	1a9b      	subs	r3, r3, r2
 8001cb8:	00db      	lsls	r3, r3, #3
 8001cba:	440b      	add	r3, r1
 8001cbc:	330e      	adds	r3, #14
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].directionEnable = FALSE;
 8001cc2:	79fa      	ldrb	r2, [r7, #7]
 8001cc4:	499c      	ldr	r1, [pc, #624]	; (8001f38 <nullify_effect_block+0x320>)
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	1a9b      	subs	r3, r3, r2
 8001ccc:	00db      	lsls	r3, r3, #3
 8001cce:	440b      	add	r3, r1
 8001cd0:	330f      	adds	r3, #15
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].typeSpecificBlockOffset1 = 0;
 8001cd6:	79fa      	ldrb	r2, [r7, #7]
 8001cd8:	4997      	ldr	r1, [pc, #604]	; (8001f38 <nullify_effect_block+0x320>)
 8001cda:	4613      	mov	r3, r2
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	1a9b      	subs	r3, r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	440b      	add	r3, r1
 8001ce4:	3310      	adds	r3, #16
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].typeSpecificBlockOffset2 = 0;
 8001cea:	79fa      	ldrb	r2, [r7, #7]
 8001cec:	4992      	ldr	r1, [pc, #584]	; (8001f38 <nullify_effect_block+0x320>)
 8001cee:	4613      	mov	r3, r2
 8001cf0:	00db      	lsls	r3, r3, #3
 8001cf2:	1a9b      	subs	r3, r3, r2
 8001cf4:	00db      	lsls	r3, r3, #3
 8001cf6:	440b      	add	r3, r1
 8001cf8:	3311      	adds	r3, #17
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].directionInstance1 = 0;
 8001cfe:	79fa      	ldrb	r2, [r7, #7]
 8001d00:	498d      	ldr	r1, [pc, #564]	; (8001f38 <nullify_effect_block+0x320>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	1a9b      	subs	r3, r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3312      	adds	r3, #18
 8001d0e:	2200      	movs	r2, #0
 8001d10:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].directionInstance2 = 0;
 8001d12:	79fa      	ldrb	r2, [r7, #7]
 8001d14:	4988      	ldr	r1, [pc, #544]	; (8001f38 <nullify_effect_block+0x320>)
 8001d16:	4613      	mov	r3, r2
 8001d18:	00db      	lsls	r3, r3, #3
 8001d1a:	1a9b      	subs	r3, r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	440b      	add	r3, r1
 8001d20:	3314      	adds	r3, #20
 8001d22:	2200      	movs	r2, #0
 8001d24:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].startDelay = 0;
 8001d26:	79fa      	ldrb	r2, [r7, #7]
 8001d28:	4983      	ldr	r1, [pc, #524]	; (8001f38 <nullify_effect_block+0x320>)
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	00db      	lsls	r3, r3, #3
 8001d2e:	1a9b      	subs	r3, r3, r2
 8001d30:	00db      	lsls	r3, r3, #3
 8001d32:	440b      	add	r3, r1
 8001d34:	3316      	adds	r3, #22
 8001d36:	2200      	movs	r2, #0
 8001d38:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].envelope_block.attackLevel = 0;
 8001d3a:	79fa      	ldrb	r2, [r7, #7]
 8001d3c:	497e      	ldr	r1, [pc, #504]	; (8001f38 <nullify_effect_block+0x320>)
 8001d3e:	4613      	mov	r3, r2
 8001d40:	00db      	lsls	r3, r3, #3
 8001d42:	1a9b      	subs	r3, r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	440b      	add	r3, r1
 8001d48:	3318      	adds	r3, #24
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].envelope_block.fadeLevel = 0;
 8001d4e:	79fa      	ldrb	r2, [r7, #7]
 8001d50:	4979      	ldr	r1, [pc, #484]	; (8001f38 <nullify_effect_block+0x320>)
 8001d52:	4613      	mov	r3, r2
 8001d54:	00db      	lsls	r3, r3, #3
 8001d56:	1a9b      	subs	r3, r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	3319      	adds	r3, #25
 8001d5e:	2200      	movs	r2, #0
 8001d60:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].envelope_block.attackTime = 0;
 8001d62:	79fa      	ldrb	r2, [r7, #7]
 8001d64:	4974      	ldr	r1, [pc, #464]	; (8001f38 <nullify_effect_block+0x320>)
 8001d66:	4613      	mov	r3, r2
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	1a9b      	subs	r3, r3, r2
 8001d6c:	00db      	lsls	r3, r3, #3
 8001d6e:	440b      	add	r3, r1
 8001d70:	331a      	adds	r3, #26
 8001d72:	2200      	movs	r2, #0
 8001d74:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].envelope_block.fadeTime = 0;
 8001d76:	79fa      	ldrb	r2, [r7, #7]
 8001d78:	496f      	ldr	r1, [pc, #444]	; (8001f38 <nullify_effect_block+0x320>)
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	1a9b      	subs	r3, r3, r2
 8001d80:	00db      	lsls	r3, r3, #3
 8001d82:	440b      	add	r3, r1
 8001d84:	331c      	adds	r3, #28
 8001d86:	2200      	movs	r2, #0
 8001d88:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].parameterBlockOffset = 0;
 8001d8a:	79fa      	ldrb	r2, [r7, #7]
 8001d8c:	496a      	ldr	r1, [pc, #424]	; (8001f38 <nullify_effect_block+0x320>)
 8001d8e:	4613      	mov	r3, r2
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	1a9b      	subs	r3, r3, r2
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	440b      	add	r3, r1
 8001d98:	331e      	adds	r3, #30
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].cpOffset = 0;
 8001d9e:	79fa      	ldrb	r2, [r7, #7]
 8001da0:	4965      	ldr	r1, [pc, #404]	; (8001f38 <nullify_effect_block+0x320>)
 8001da2:	4613      	mov	r3, r2
 8001da4:	00db      	lsls	r3, r3, #3
 8001da6:	1a9b      	subs	r3, r3, r2
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	440b      	add	r3, r1
 8001dac:	331f      	adds	r3, #31
 8001dae:	2200      	movs	r2, #0
 8001db0:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].positiveCoefficient = 0;
 8001db2:	79fa      	ldrb	r2, [r7, #7]
 8001db4:	4960      	ldr	r1, [pc, #384]	; (8001f38 <nullify_effect_block+0x320>)
 8001db6:	4613      	mov	r3, r2
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	1a9b      	subs	r3, r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	440b      	add	r3, r1
 8001dc0:	3320      	adds	r3, #32
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].negativeCoefficient = 0;
 8001dc6:	79fa      	ldrb	r2, [r7, #7]
 8001dc8:	495b      	ldr	r1, [pc, #364]	; (8001f38 <nullify_effect_block+0x320>)
 8001dca:	4613      	mov	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	1a9b      	subs	r3, r3, r2
 8001dd0:	00db      	lsls	r3, r3, #3
 8001dd2:	440b      	add	r3, r1
 8001dd4:	3321      	adds	r3, #33	; 0x21
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].positiveSaturation = 0;
 8001dda:	79fa      	ldrb	r2, [r7, #7]
 8001ddc:	4956      	ldr	r1, [pc, #344]	; (8001f38 <nullify_effect_block+0x320>)
 8001dde:	4613      	mov	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	1a9b      	subs	r3, r3, r2
 8001de4:	00db      	lsls	r3, r3, #3
 8001de6:	440b      	add	r3, r1
 8001de8:	3322      	adds	r3, #34	; 0x22
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].negativeSaturation = 0;
 8001dee:	79fa      	ldrb	r2, [r7, #7]
 8001df0:	4951      	ldr	r1, [pc, #324]	; (8001f38 <nullify_effect_block+0x320>)
 8001df2:	4613      	mov	r3, r2
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	1a9b      	subs	r3, r3, r2
 8001df8:	00db      	lsls	r3, r3, #3
 8001dfa:	440b      	add	r3, r1
 8001dfc:	3323      	adds	r3, #35	; 0x23
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[0].deadBand = 0;
 8001e02:	79fa      	ldrb	r2, [r7, #7]
 8001e04:	494c      	ldr	r1, [pc, #304]	; (8001f38 <nullify_effect_block+0x320>)
 8001e06:	4613      	mov	r3, r2
 8001e08:	00db      	lsls	r3, r3, #3
 8001e0a:	1a9b      	subs	r3, r3, r2
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	440b      	add	r3, r1
 8001e10:	3324      	adds	r3, #36	; 0x24
 8001e12:	2200      	movs	r2, #0
 8001e14:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].parameterBlockOffset = 0;
 8001e16:	79fa      	ldrb	r2, [r7, #7]
 8001e18:	4947      	ldr	r1, [pc, #284]	; (8001f38 <nullify_effect_block+0x320>)
 8001e1a:	4613      	mov	r3, r2
 8001e1c:	00db      	lsls	r3, r3, #3
 8001e1e:	1a9b      	subs	r3, r3, r2
 8001e20:	00db      	lsls	r3, r3, #3
 8001e22:	440b      	add	r3, r1
 8001e24:	3325      	adds	r3, #37	; 0x25
 8001e26:	2200      	movs	r2, #0
 8001e28:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].cpOffset = 0;
 8001e2a:	79fa      	ldrb	r2, [r7, #7]
 8001e2c:	4942      	ldr	r1, [pc, #264]	; (8001f38 <nullify_effect_block+0x320>)
 8001e2e:	4613      	mov	r3, r2
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	1a9b      	subs	r3, r3, r2
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	440b      	add	r3, r1
 8001e38:	3326      	adds	r3, #38	; 0x26
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].positiveCoefficient = 0;
 8001e3e:	79fa      	ldrb	r2, [r7, #7]
 8001e40:	493d      	ldr	r1, [pc, #244]	; (8001f38 <nullify_effect_block+0x320>)
 8001e42:	4613      	mov	r3, r2
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	1a9b      	subs	r3, r3, r2
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	440b      	add	r3, r1
 8001e4c:	3327      	adds	r3, #39	; 0x27
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].negativeCoefficient = 0;
 8001e52:	79fa      	ldrb	r2, [r7, #7]
 8001e54:	4938      	ldr	r1, [pc, #224]	; (8001f38 <nullify_effect_block+0x320>)
 8001e56:	4613      	mov	r3, r2
 8001e58:	00db      	lsls	r3, r3, #3
 8001e5a:	1a9b      	subs	r3, r3, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	440b      	add	r3, r1
 8001e60:	3328      	adds	r3, #40	; 0x28
 8001e62:	2200      	movs	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].positiveSaturation = 0;
 8001e66:	79fa      	ldrb	r2, [r7, #7]
 8001e68:	4933      	ldr	r1, [pc, #204]	; (8001f38 <nullify_effect_block+0x320>)
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	00db      	lsls	r3, r3, #3
 8001e6e:	1a9b      	subs	r3, r3, r2
 8001e70:	00db      	lsls	r3, r3, #3
 8001e72:	440b      	add	r3, r1
 8001e74:	3329      	adds	r3, #41	; 0x29
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].negativeSaturation = 0;
 8001e7a:	79fa      	ldrb	r2, [r7, #7]
 8001e7c:	492e      	ldr	r1, [pc, #184]	; (8001f38 <nullify_effect_block+0x320>)
 8001e7e:	4613      	mov	r3, r2
 8001e80:	00db      	lsls	r3, r3, #3
 8001e82:	1a9b      	subs	r3, r3, r2
 8001e84:	00db      	lsls	r3, r3, #3
 8001e86:	440b      	add	r3, r1
 8001e88:	332a      	adds	r3, #42	; 0x2a
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].condition_block[1].deadBand = 0;
 8001e8e:	79fa      	ldrb	r2, [r7, #7]
 8001e90:	4929      	ldr	r1, [pc, #164]	; (8001f38 <nullify_effect_block+0x320>)
 8001e92:	4613      	mov	r3, r2
 8001e94:	00db      	lsls	r3, r3, #3
 8001e96:	1a9b      	subs	r3, r3, r2
 8001e98:	00db      	lsls	r3, r3, #3
 8001e9a:	440b      	add	r3, r1
 8001e9c:	332b      	adds	r3, #43	; 0x2b
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].periodic_block.magnitude = 0;
 8001ea2:	79fa      	ldrb	r2, [r7, #7]
 8001ea4:	4924      	ldr	r1, [pc, #144]	; (8001f38 <nullify_effect_block+0x320>)
 8001ea6:	4613      	mov	r3, r2
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	1a9b      	subs	r3, r3, r2
 8001eac:	00db      	lsls	r3, r3, #3
 8001eae:	440b      	add	r3, r1
 8001eb0:	332c      	adds	r3, #44	; 0x2c
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].periodic_block.offset = 0;
 8001eb6:	79fa      	ldrb	r2, [r7, #7]
 8001eb8:	491f      	ldr	r1, [pc, #124]	; (8001f38 <nullify_effect_block+0x320>)
 8001eba:	4613      	mov	r3, r2
 8001ebc:	00db      	lsls	r3, r3, #3
 8001ebe:	1a9b      	subs	r3, r3, r2
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	440b      	add	r3, r1
 8001ec4:	332d      	adds	r3, #45	; 0x2d
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].periodic_block.phase = 0;
 8001eca:	79fa      	ldrb	r2, [r7, #7]
 8001ecc:	491a      	ldr	r1, [pc, #104]	; (8001f38 <nullify_effect_block+0x320>)
 8001ece:	4613      	mov	r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	1a9b      	subs	r3, r3, r2
 8001ed4:	00db      	lsls	r3, r3, #3
 8001ed6:	440b      	add	r3, r1
 8001ed8:	332e      	adds	r3, #46	; 0x2e
 8001eda:	2200      	movs	r2, #0
 8001edc:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].periodic_block.period = 0;
 8001ede:	79fa      	ldrb	r2, [r7, #7]
 8001ee0:	4915      	ldr	r1, [pc, #84]	; (8001f38 <nullify_effect_block+0x320>)
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	00db      	lsls	r3, r3, #3
 8001ee6:	1a9b      	subs	r3, r3, r2
 8001ee8:	00db      	lsls	r3, r3, #3
 8001eea:	440b      	add	r3, r1
 8001eec:	3330      	adds	r3, #48	; 0x30
 8001eee:	2200      	movs	r2, #0
 8001ef0:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].constant_force_block.magnitude = 0;
 8001ef2:	79fa      	ldrb	r2, [r7, #7]
 8001ef4:	4910      	ldr	r1, [pc, #64]	; (8001f38 <nullify_effect_block+0x320>)
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	00db      	lsls	r3, r3, #3
 8001efa:	1a9b      	subs	r3, r3, r2
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	440b      	add	r3, r1
 8001f00:	3332      	adds	r3, #50	; 0x32
 8001f02:	2200      	movs	r2, #0
 8001f04:	801a      	strh	r2, [r3, #0]
	effect_block[effectIndex].ramp_force_block.rampStart = 0;
 8001f06:	79fa      	ldrb	r2, [r7, #7]
 8001f08:	490b      	ldr	r1, [pc, #44]	; (8001f38 <nullify_effect_block+0x320>)
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	1a9b      	subs	r3, r3, r2
 8001f10:	00db      	lsls	r3, r3, #3
 8001f12:	440b      	add	r3, r1
 8001f14:	3334      	adds	r3, #52	; 0x34
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]
	effect_block[effectIndex].ramp_force_block.rampEnd = 0;
 8001f1a:	79fa      	ldrb	r2, [r7, #7]
 8001f1c:	4906      	ldr	r1, [pc, #24]	; (8001f38 <nullify_effect_block+0x320>)
 8001f1e:	4613      	mov	r3, r2
 8001f20:	00db      	lsls	r3, r3, #3
 8001f22:	1a9b      	subs	r3, r3, r2
 8001f24:	00db      	lsls	r3, r3, #3
 8001f26:	440b      	add	r3, r1
 8001f28:	3335      	adds	r3, #53	; 0x35
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	701a      	strb	r2, [r3, #0]
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bc80      	pop	{r7}
 8001f36:	4770      	bx	lr
 8001f38:	2000068c 	.word	0x2000068c

08001f3c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b088      	sub	sp, #32
 8001f40:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f42:	f107 0310 	add.w	r3, r7, #16
 8001f46:	2200      	movs	r2, #0
 8001f48:	601a      	str	r2, [r3, #0]
 8001f4a:	605a      	str	r2, [r3, #4]
 8001f4c:	609a      	str	r2, [r3, #8]
 8001f4e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f50:	4b3b      	ldr	r3, [pc, #236]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f52:	699b      	ldr	r3, [r3, #24]
 8001f54:	4a3a      	ldr	r2, [pc, #232]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f56:	f043 0310 	orr.w	r3, r3, #16
 8001f5a:	6193      	str	r3, [r2, #24]
 8001f5c:	4b38      	ldr	r3, [pc, #224]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 0310 	and.w	r3, r3, #16
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f68:	4b35      	ldr	r3, [pc, #212]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f6a:	699b      	ldr	r3, [r3, #24]
 8001f6c:	4a34      	ldr	r2, [pc, #208]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f6e:	f043 0320 	orr.w	r3, r3, #32
 8001f72:	6193      	str	r3, [r2, #24]
 8001f74:	4b32      	ldr	r3, [pc, #200]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	f003 0320 	and.w	r3, r3, #32
 8001f7c:	60bb      	str	r3, [r7, #8]
 8001f7e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f80:	4b2f      	ldr	r3, [pc, #188]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f82:	699b      	ldr	r3, [r3, #24]
 8001f84:	4a2e      	ldr	r2, [pc, #184]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f86:	f043 0304 	orr.w	r3, r3, #4
 8001f8a:	6193      	str	r3, [r2, #24]
 8001f8c:	4b2c      	ldr	r3, [pc, #176]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f8e:	699b      	ldr	r3, [r3, #24]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f98:	4b29      	ldr	r3, [pc, #164]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f9a:	699b      	ldr	r3, [r3, #24]
 8001f9c:	4a28      	ldr	r2, [pc, #160]	; (8002040 <MX_GPIO_Init+0x104>)
 8001f9e:	f043 0308 	orr.w	r3, r3, #8
 8001fa2:	6193      	str	r3, [r2, #24]
 8001fa4:	4b26      	ldr	r3, [pc, #152]	; (8002040 <MX_GPIO_Init+0x104>)
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	f003 0308 	and.w	r3, r3, #8
 8001fac:	603b      	str	r3, [r7, #0]
 8001fae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fb6:	4823      	ldr	r0, [pc, #140]	; (8002044 <MX_GPIO_Init+0x108>)
 8001fb8:	f001 fe41 	bl	8003c3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, R_EN_Pin|L_EN_Pin, GPIO_PIN_RESET);
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001fc2:	4821      	ldr	r0, [pc, #132]	; (8002048 <MX_GPIO_Init+0x10c>)
 8001fc4:	f001 fe3b 	bl	8003c3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001fc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001fda:	f107 0310 	add.w	r3, r7, #16
 8001fde:	4619      	mov	r1, r3
 8001fe0:	4818      	ldr	r0, [pc, #96]	; (8002044 <MX_GPIO_Init+0x108>)
 8001fe2:	f001 fc91 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = GEAR1_Pin|GEAR2_Pin|GEAR3_Pin|GEAR4_Pin
 8001fe6:	23f8      	movs	r3, #248	; 0xf8
 8001fe8:	613b      	str	r3, [r7, #16]
                          |GEAR5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fea:	2300      	movs	r3, #0
 8001fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff2:	f107 0310 	add.w	r3, r7, #16
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	4814      	ldr	r0, [pc, #80]	; (800204c <MX_GPIO_Init+0x110>)
 8001ffa:	f001 fc85 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GEAR6_Pin|GEAR_R_Pin|HORN_Pin;
 8001ffe:	f240 4303 	movw	r3, #1027	; 0x403
 8002002:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002008:	2301      	movs	r3, #1
 800200a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800200c:	f107 0310 	add.w	r3, r7, #16
 8002010:	4619      	mov	r1, r3
 8002012:	480d      	ldr	r0, [pc, #52]	; (8002048 <MX_GPIO_Init+0x10c>)
 8002014:	f001 fc78 	bl	8003908 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = R_EN_Pin|L_EN_Pin;
 8002018:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800201c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800201e:	2301      	movs	r3, #1
 8002020:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002022:	2300      	movs	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002026:	2302      	movs	r3, #2
 8002028:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800202a:	f107 0310 	add.w	r3, r7, #16
 800202e:	4619      	mov	r1, r3
 8002030:	4805      	ldr	r0, [pc, #20]	; (8002048 <MX_GPIO_Init+0x10c>)
 8002032:	f001 fc69 	bl	8003908 <HAL_GPIO_Init>

}
 8002036:	bf00      	nop
 8002038:	3720      	adds	r7, #32
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40021000 	.word	0x40021000
 8002044:	40011000 	.word	0x40011000
 8002048:	40010c00 	.word	0x40010c00
 800204c:	40010800 	.word	0x40010800

08002050 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002054:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <MX_I2C1_Init+0x50>)
 8002056:	4a13      	ldr	r2, [pc, #76]	; (80020a4 <MX_I2C1_Init+0x54>)
 8002058:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800205a:	4b11      	ldr	r3, [pc, #68]	; (80020a0 <MX_I2C1_Init+0x50>)
 800205c:	4a12      	ldr	r2, [pc, #72]	; (80020a8 <MX_I2C1_Init+0x58>)
 800205e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002060:	4b0f      	ldr	r3, [pc, #60]	; (80020a0 <MX_I2C1_Init+0x50>)
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002066:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <MX_I2C1_Init+0x50>)
 8002068:	2200      	movs	r2, #0
 800206a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <MX_I2C1_Init+0x50>)
 800206e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002072:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002074:	4b0a      	ldr	r3, [pc, #40]	; (80020a0 <MX_I2C1_Init+0x50>)
 8002076:	2200      	movs	r2, #0
 8002078:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <MX_I2C1_Init+0x50>)
 800207c:	2200      	movs	r2, #0
 800207e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002080:	4b07      	ldr	r3, [pc, #28]	; (80020a0 <MX_I2C1_Init+0x50>)
 8002082:	2200      	movs	r2, #0
 8002084:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002086:	4b06      	ldr	r3, [pc, #24]	; (80020a0 <MX_I2C1_Init+0x50>)
 8002088:	2200      	movs	r2, #0
 800208a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800208c:	4804      	ldr	r0, [pc, #16]	; (80020a0 <MX_I2C1_Init+0x50>)
 800208e:	f001 fdef 	bl	8003c70 <HAL_I2C_Init>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d001      	beq.n	800209c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002098:	f000 fa7e 	bl	8002598 <Error_Handler>
  }

}
 800209c:	bf00      	nop
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	20000fc0 	.word	0x20000fc0
 80020a4:	40005400 	.word	0x40005400
 80020a8:	000186a0 	.word	0x000186a0

080020ac <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020b4:	f107 0310 	add.w	r3, r7, #16
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]
 80020bc:	605a      	str	r2, [r3, #4]
 80020be:	609a      	str	r2, [r3, #8]
 80020c0:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4a15      	ldr	r2, [pc, #84]	; (800211c <HAL_I2C_MspInit+0x70>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d123      	bne.n	8002114 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020cc:	4b14      	ldr	r3, [pc, #80]	; (8002120 <HAL_I2C_MspInit+0x74>)
 80020ce:	699b      	ldr	r3, [r3, #24]
 80020d0:	4a13      	ldr	r2, [pc, #76]	; (8002120 <HAL_I2C_MspInit+0x74>)
 80020d2:	f043 0308 	orr.w	r3, r3, #8
 80020d6:	6193      	str	r3, [r2, #24]
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <HAL_I2C_MspInit+0x74>)
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	f003 0308 	and.w	r3, r3, #8
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020e4:	23c0      	movs	r3, #192	; 0xc0
 80020e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020e8:	2312      	movs	r3, #18
 80020ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80020ec:	2303      	movs	r3, #3
 80020ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020f0:	f107 0310 	add.w	r3, r7, #16
 80020f4:	4619      	mov	r1, r3
 80020f6:	480b      	ldr	r0, [pc, #44]	; (8002124 <HAL_I2C_MspInit+0x78>)
 80020f8:	f001 fc06 	bl	8003908 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020fc:	4b08      	ldr	r3, [pc, #32]	; (8002120 <HAL_I2C_MspInit+0x74>)
 80020fe:	69db      	ldr	r3, [r3, #28]
 8002100:	4a07      	ldr	r2, [pc, #28]	; (8002120 <HAL_I2C_MspInit+0x74>)
 8002102:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002106:	61d3      	str	r3, [r2, #28]
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <HAL_I2C_MspInit+0x74>)
 800210a:	69db      	ldr	r3, [r3, #28]
 800210c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002110:	60bb      	str	r3, [r7, #8]
 8002112:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002114:	bf00      	nop
 8002116:	3720      	adds	r7, #32
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	40005400 	.word	0x40005400
 8002120:	40021000 	.word	0x40021000
 8002124:	40010c00 	.word	0x40010c00

08002128 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002128:	b590      	push	{r4, r7, lr}
 800212a:	b08b      	sub	sp, #44	; 0x2c
 800212c:	af02      	add	r7, sp, #8

		uint8_t buttons_1;
		uint8_t buttons_2;
	};

	uint16_t wheelValue = 0;
 800212e:	2300      	movs	r3, #0
 8002130:	83fb      	strh	r3, [r7, #30]

	uint16_t gasdata_origin = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	82bb      	strh	r3, [r7, #20]
	uint16_t brakedata_origin = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	827b      	strh	r3, [r7, #18]
	uint16_t clutchdata_origin = 0;
 800213a:	2300      	movs	r3, #0
 800213c:	823b      	strh	r3, [r7, #16]
	uint16_t gasdata = 0;  // 12 bit adc
 800213e:	2300      	movs	r3, #0
 8002140:	83bb      	strh	r3, [r7, #28]
	uint16_t brakedata = 0;  // 12 bit adc
 8002142:	2300      	movs	r3, #0
 8002144:	837b      	strh	r3, [r7, #26]
	uint16_t clutchdata = 0;  // 12 bit adc
 8002146:	2300      	movs	r3, #0
 8002148:	833b      	strh	r3, [r7, #24]

	uint8_t pcf_data = 0x00;
 800214a:	2300      	movs	r3, #0
 800214c:	73bb      	strb	r3, [r7, #14]
	uint8_t pcf_data_old = 0x00;
 800214e:	2300      	movs	r3, #0
 8002150:	75fb      	strb	r3, [r7, #23]
	uint8_t wiper = 0;
 8002152:	2300      	movs	r3, #0
 8002154:	73fb      	strb	r3, [r7, #15]
	uint8_t wiper_old = 0;
 8002156:	2300      	movs	r3, #0
 8002158:	737b      	strb	r3, [r7, #13]
	uint8_t wiper_increment = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	733b      	strb	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800215e:	f000 fd5d 	bl	8002c1c <HAL_Init>

  /* USER CODE BEGIN Init */
  initLED();
 8002162:	f000 f9eb 	bl	800253c <initLED>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002166:	f000 f98b 	bl	8002480 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800216a:	f7ff fee7 	bl	8001f3c <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 800216e:	f009 fb65 	bl	800b83c <MX_USB_DEVICE_Init>
  MX_ADC2_Init();
 8002172:	f7fe fd2d 	bl	8000bd0 <MX_ADC2_Init>
  MX_TIM1_Init();
 8002176:	f000 fb97 	bl	80028a8 <MX_TIM1_Init>
  MX_TIM2_Init();
 800217a:	f000 fbed 	bl	8002958 <MX_TIM2_Init>
  MX_I2C1_Init();
 800217e:	f7ff ff67 	bl	8002050 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  SET_BIT(GPIOC->ODR, GPIO_ODR_ODR13);

  struct pc_wheel_report_t myPCWheelReport;
  myPCWheelReport.report_id = 0x01;
 8002182:	2301      	movs	r3, #1
 8002184:	703b      	strb	r3, [r7, #0]
  myPCWheelReport.wheelX_LO = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	707b      	strb	r3, [r7, #1]
  myPCWheelReport.wheelX_HI = 0;
 800218a:	2300      	movs	r3, #0
 800218c:	70bb      	strb	r3, [r7, #2]
  myPCWheelReport.accelRx_LO = 0;
 800218e:	2300      	movs	r3, #0
 8002190:	70fb      	strb	r3, [r7, #3]
  myPCWheelReport.accelRx_HI = 0;
 8002192:	2300      	movs	r3, #0
 8002194:	713b      	strb	r3, [r7, #4]
  myPCWheelReport.brakeRy_LO = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	717b      	strb	r3, [r7, #5]
  myPCWheelReport.brakeRy_HI = 0;
 800219a:	2300      	movs	r3, #0
 800219c:	71bb      	strb	r3, [r7, #6]
  myPCWheelReport.clutchRz_LO = 0;
 800219e:	2300      	movs	r3, #0
 80021a0:	71fb      	strb	r3, [r7, #7]
  myPCWheelReport.clutchRz_HI = 0;
 80021a2:	2300      	movs	r3, #0
 80021a4:	723b      	strb	r3, [r7, #8]
  myPCWheelReport.buttons_1 = 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	727b      	strb	r3, [r7, #9]
  myPCWheelReport.buttons_2 = 0;
 80021aa:	2300      	movs	r3, #0
 80021ac:	72bb      	strb	r3, [r7, #10]


  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);  // Timer fr Lenkrad-Encoder
 80021ae:	213c      	movs	r1, #60	; 0x3c
 80021b0:	48ab      	ldr	r0, [pc, #684]	; (8002460 <main+0x338>)
 80021b2:	f005 f81f 	bl	80071f4 <HAL_TIM_Encoder_Start>

  TIM1->CNT = 5000;  // Encoder Reset
 80021b6:	4bab      	ldr	r3, [pc, #684]	; (8002464 <main+0x33c>)
 80021b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021bc:	625a      	str	r2, [r3, #36]	; 0x24

  // Gas, Bremse, Kupplung Reset
  HAL_ADCEx_InjectedStart(&hadc2);
 80021be:	48aa      	ldr	r0, [pc, #680]	; (8002468 <main+0x340>)
 80021c0:	f000 ff16 	bl	8002ff0 <HAL_ADCEx_InjectedStart>
  HAL_ADCEx_InjectedPollForConversion(&hadc2, 100);
 80021c4:	2164      	movs	r1, #100	; 0x64
 80021c6:	48a8      	ldr	r0, [pc, #672]	; (8002468 <main+0x340>)
 80021c8:	f000 ffda 	bl	8003180 <HAL_ADCEx_InjectedPollForConversion>
  gasdata_origin = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 80021cc:	2101      	movs	r1, #1
 80021ce:	48a6      	ldr	r0, [pc, #664]	; (8002468 <main+0x340>)
 80021d0:	f001 f8c4 	bl	800335c <HAL_ADCEx_InjectedGetValue>
 80021d4:	4603      	mov	r3, r0
 80021d6:	82bb      	strh	r3, [r7, #20]
  brakedata_origin = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
 80021d8:	2102      	movs	r1, #2
 80021da:	48a3      	ldr	r0, [pc, #652]	; (8002468 <main+0x340>)
 80021dc:	f001 f8be 	bl	800335c <HAL_ADCEx_InjectedGetValue>
 80021e0:	4603      	mov	r3, r0
 80021e2:	827b      	strh	r3, [r7, #18]
  clutchdata_origin = HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_3);
 80021e4:	2103      	movs	r1, #3
 80021e6:	48a0      	ldr	r0, [pc, #640]	; (8002468 <main+0x340>)
 80021e8:	f001 f8b8 	bl	800335c <HAL_ADCEx_InjectedGetValue>
 80021ec:	4603      	mov	r3, r0
 80021ee:	823b      	strh	r3, [r7, #16]
  HAL_ADCEx_InjectedStop(&hadc2);
 80021f0:	489d      	ldr	r0, [pc, #628]	; (8002468 <main+0x340>)
 80021f2:	f000 ff83 	bl	80030fc <HAL_ADCEx_InjectedStop>

  // PCF8574 auf 0 setzen
  HAL_I2C_Master_Transmit(&hi2c1, 0x20 << 1, &pcf_data, 1, 200);
 80021f6:	f107 020e 	add.w	r2, r7, #14
 80021fa:	23c8      	movs	r3, #200	; 0xc8
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	2301      	movs	r3, #1
 8002200:	2140      	movs	r1, #64	; 0x40
 8002202:	489a      	ldr	r0, [pc, #616]	; (800246c <main+0x344>)
 8002204:	f001 fe78 	bl	8003ef8 <HAL_I2C_Master_Transmit>

  // FFB initialisieren
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM aktivieren
 8002208:	2100      	movs	r1, #0
 800220a:	4899      	ldr	r0, [pc, #612]	; (8002470 <main+0x348>)
 800220c:	f004 feae 	bl	8006f6c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002210:	2104      	movs	r1, #4
 8002212:	4897      	ldr	r0, [pc, #604]	; (8002470 <main+0x348>)
 8002214:	f004 feaa 	bl	8006f6c <HAL_TIM_PWM_Start>
  ffb_init();
 8002218:	f7fe fd80 	bl	8000d1c <ffb_init>

    /* USER CODE BEGIN 3 */

	  // Lenkrad

	  wheelValue = (uint16_t) TIM1->CNT;
 800221c:	4b91      	ldr	r3, [pc, #580]	; (8002464 <main+0x33c>)
 800221e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002220:	83fb      	strh	r3, [r7, #30]

	  if (wheelValue > 35000)
 8002222:	8bfb      	ldrh	r3, [r7, #30]
 8002224:	f648 02b8 	movw	r2, #35000	; 0x88b8
 8002228:	4293      	cmp	r3, r2
 800222a:	d901      	bls.n	8002230 <main+0x108>
		  wheelValue = 0;
 800222c:	2300      	movs	r3, #0
 800222e:	83fb      	strh	r3, [r7, #30]
	  if (wheelValue > 10000 && wheelValue <= 35000)
 8002230:	8bfb      	ldrh	r3, [r7, #30]
 8002232:	f242 7210 	movw	r2, #10000	; 0x2710
 8002236:	4293      	cmp	r3, r2
 8002238:	d907      	bls.n	800224a <main+0x122>
 800223a:	8bfb      	ldrh	r3, [r7, #30]
 800223c:	f648 02b8 	movw	r2, #35000	; 0x88b8
 8002240:	4293      	cmp	r3, r2
 8002242:	d802      	bhi.n	800224a <main+0x122>
		  wheelValue = 10000;
 8002244:	f242 7310 	movw	r3, #10000	; 0x2710
 8002248:	83fb      	strh	r3, [r7, #30]

	  myPCWheelReport.wheelX_LO = LOBYTE(wheelValue);
 800224a:	8bfb      	ldrh	r3, [r7, #30]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	707b      	strb	r3, [r7, #1]
	  myPCWheelReport.wheelX_HI = HIBYTE(wheelValue);
 8002250:	8bfb      	ldrh	r3, [r7, #30]
 8002252:	0a1b      	lsrs	r3, r3, #8
 8002254:	b29b      	uxth	r3, r3
 8002256:	b2db      	uxtb	r3, r3
 8002258:	70bb      	strb	r3, [r7, #2]


	  // Gas, Bremse, Kupplung
	  HAL_ADCEx_InjectedStart(&hadc2);
 800225a:	4883      	ldr	r0, [pc, #524]	; (8002468 <main+0x340>)
 800225c:	f000 fec8 	bl	8002ff0 <HAL_ADCEx_InjectedStart>
	  HAL_ADCEx_InjectedPollForConversion(&hadc2, 100);
 8002260:	2164      	movs	r1, #100	; 0x64
 8002262:	4881      	ldr	r0, [pc, #516]	; (8002468 <main+0x340>)
 8002264:	f000 ff8c 	bl	8003180 <HAL_ADCEx_InjectedPollForConversion>

	  gasdata = gasdata_origin - (uint16_t) HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8002268:	2101      	movs	r1, #1
 800226a:	487f      	ldr	r0, [pc, #508]	; (8002468 <main+0x340>)
 800226c:	f001 f876 	bl	800335c <HAL_ADCEx_InjectedGetValue>
 8002270:	4603      	mov	r3, r0
 8002272:	b29b      	uxth	r3, r3
 8002274:	8aba      	ldrh	r2, [r7, #20]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	83bb      	strh	r3, [r7, #28]
	  brakedata = (uint16_t) HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2) - brakedata_origin;
 800227a:	2102      	movs	r1, #2
 800227c:	487a      	ldr	r0, [pc, #488]	; (8002468 <main+0x340>)
 800227e:	f001 f86d 	bl	800335c <HAL_ADCEx_InjectedGetValue>
 8002282:	4603      	mov	r3, r0
 8002284:	b29a      	uxth	r2, r3
 8002286:	8a7b      	ldrh	r3, [r7, #18]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	837b      	strh	r3, [r7, #26]
	  clutchdata = clutchdata_origin - (uint16_t) HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_3);
 800228c:	2103      	movs	r1, #3
 800228e:	4876      	ldr	r0, [pc, #472]	; (8002468 <main+0x340>)
 8002290:	f001 f864 	bl	800335c <HAL_ADCEx_InjectedGetValue>
 8002294:	4603      	mov	r3, r0
 8002296:	b29b      	uxth	r3, r3
 8002298:	8a3a      	ldrh	r2, [r7, #16]
 800229a:	1ad3      	subs	r3, r2, r3
 800229c:	833b      	strh	r3, [r7, #24]

	  if (gasdata > 6000)
 800229e:	8bbb      	ldrh	r3, [r7, #28]
 80022a0:	f241 7270 	movw	r2, #6000	; 0x1770
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d901      	bls.n	80022ac <main+0x184>
		  gasdata = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	83bb      	strh	r3, [r7, #28]
	  if (brakedata > 6000)
 80022ac:	8b7b      	ldrh	r3, [r7, #26]
 80022ae:	f241 7270 	movw	r2, #6000	; 0x1770
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d901      	bls.n	80022ba <main+0x192>
		  brakedata = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	837b      	strh	r3, [r7, #26]
	  if (clutchdata > 6000)
 80022ba:	8b3b      	ldrh	r3, [r7, #24]
 80022bc:	f241 7270 	movw	r2, #6000	; 0x1770
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d901      	bls.n	80022c8 <main+0x1a0>
		  clutchdata = 0;
 80022c4:	2300      	movs	r3, #0
 80022c6:	833b      	strh	r3, [r7, #24]

	  gasdata *= 1.6;
 80022c8:	8bbb      	ldrh	r3, [r7, #28]
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7fe fa50 	bl	8000770 <__aeabi_i2d>
 80022d0:	a35f      	add	r3, pc, #380	; (adr r3, 8002450 <main+0x328>)
 80022d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d6:	f7fd ff1b 	bl	8000110 <__aeabi_dmul>
 80022da:	4602      	mov	r2, r0
 80022dc:	460b      	mov	r3, r1
 80022de:	4610      	mov	r0, r2
 80022e0:	4619      	mov	r1, r3
 80022e2:	f7fe fad7 	bl	8000894 <__aeabi_d2uiz>
 80022e6:	4603      	mov	r3, r0
 80022e8:	83bb      	strh	r3, [r7, #28]
	  brakedata *= 2;
 80022ea:	8b7b      	ldrh	r3, [r7, #26]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	837b      	strh	r3, [r7, #26]
	  clutchdata *=2.6;
 80022f0:	8b3b      	ldrh	r3, [r7, #24]
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7fe fa3c 	bl	8000770 <__aeabi_i2d>
 80022f8:	a357      	add	r3, pc, #348	; (adr r3, 8002458 <main+0x330>)
 80022fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fe:	f7fd ff07 	bl	8000110 <__aeabi_dmul>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	4610      	mov	r0, r2
 8002308:	4619      	mov	r1, r3
 800230a:	f7fe fac3 	bl	8000894 <__aeabi_d2uiz>
 800230e:	4603      	mov	r3, r0
 8002310:	833b      	strh	r3, [r7, #24]

	  HAL_ADCEx_InjectedStop(&hadc2);
 8002312:	4855      	ldr	r0, [pc, #340]	; (8002468 <main+0x340>)
 8002314:	f000 fef2 	bl	80030fc <HAL_ADCEx_InjectedStop>

//	  gasdata *= 1.5;
//	  clutchdata *= 2;

	  myPCWheelReport.accelRx_LO = LOBYTE(gasdata);
 8002318:	8bbb      	ldrh	r3, [r7, #28]
 800231a:	b2db      	uxtb	r3, r3
 800231c:	70fb      	strb	r3, [r7, #3]
	  myPCWheelReport.accelRx_HI = HIBYTE(gasdata);
 800231e:	8bbb      	ldrh	r3, [r7, #28]
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	b29b      	uxth	r3, r3
 8002324:	b2db      	uxtb	r3, r3
 8002326:	713b      	strb	r3, [r7, #4]
	  myPCWheelReport.brakeRy_LO = LOBYTE(brakedata);
 8002328:	8b7b      	ldrh	r3, [r7, #26]
 800232a:	b2db      	uxtb	r3, r3
 800232c:	717b      	strb	r3, [r7, #5]
	  myPCWheelReport.brakeRy_HI = HIBYTE(brakedata);
 800232e:	8b7b      	ldrh	r3, [r7, #26]
 8002330:	0a1b      	lsrs	r3, r3, #8
 8002332:	b29b      	uxth	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	71bb      	strb	r3, [r7, #6]
	  myPCWheelReport.clutchRz_LO = LOBYTE(clutchdata);
 8002338:	8b3b      	ldrh	r3, [r7, #24]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	71fb      	strb	r3, [r7, #7]
	  myPCWheelReport.clutchRz_HI = HIBYTE(clutchdata);
 800233e:	8b3b      	ldrh	r3, [r7, #24]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	b29b      	uxth	r3, r3
 8002344:	b2db      	uxtb	r3, r3
 8002346:	723b      	strb	r3, [r7, #8]


	  // Blinker, Fernlicht, Scheibenwischer
	  reset_highbeam_blinker_wiper_buttons(&myPCWheelReport.buttons_2);
 8002348:	463b      	mov	r3, r7
 800234a:	330a      	adds	r3, #10
 800234c:	4618      	mov	r0, r3
 800234e:	f000 f929 	bl	80025a4 <reset_highbeam_blinker_wiper_buttons>
	  HAL_I2C_Master_Receive(&hi2c1, 0x20 << 1, &pcf_data, 1, 200);
 8002352:	f107 020e 	add.w	r2, r7, #14
 8002356:	23c8      	movs	r3, #200	; 0xc8
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	2301      	movs	r3, #1
 800235c:	2140      	movs	r1, #64	; 0x40
 800235e:	4843      	ldr	r0, [pc, #268]	; (800246c <main+0x344>)
 8002360:	f001 fec8 	bl	80040f4 <HAL_I2C_Master_Receive>
	  repair_pcf8574(&pcf_data, &hi2c1);
 8002364:	f107 030e 	add.w	r3, r7, #14
 8002368:	4940      	ldr	r1, [pc, #256]	; (800246c <main+0x344>)
 800236a:	4618      	mov	r0, r3
 800236c:	f000 f946 	bl	80025fc <repair_pcf8574>
	  set_highbeam_blinker_buttons(&myPCWheelReport.buttons_2, pcf_data, pcf_data_old);
 8002370:	7bb9      	ldrb	r1, [r7, #14]
 8002372:	7dfa      	ldrb	r2, [r7, #23]
 8002374:	463b      	mov	r3, r7
 8002376:	330a      	adds	r3, #10
 8002378:	4618      	mov	r0, r3
 800237a:	f000 f957 	bl	800262c <set_highbeam_blinker_buttons>
	  wiper = get_wiper(pcf_data);
 800237e:	7bbb      	ldrb	r3, [r7, #14]
 8002380:	4618      	mov	r0, r3
 8002382:	f000 f98d 	bl	80026a0 <get_wiper>
 8002386:	4603      	mov	r3, r0
 8002388:	73fb      	strb	r3, [r7, #15]
	  pcf_data_old = pcf_data;
 800238a:	7bbb      	ldrb	r3, [r7, #14]
 800238c:	75fb      	strb	r3, [r7, #23]
	  set_wiper_buttons(&myPCWheelReport.buttons_2, wiper, &wiper_old, &wiper_increment);
 800238e:	f107 040c 	add.w	r4, r7, #12
 8002392:	f107 020d 	add.w	r2, r7, #13
 8002396:	7bf9      	ldrb	r1, [r7, #15]
 8002398:	463b      	mov	r3, r7
 800239a:	f103 000a 	add.w	r0, r3, #10
 800239e:	4623      	mov	r3, r4
 80023a0:	f000 f9a2 	bl	80026e8 <set_wiper_buttons>


	  // Gnge
	  myPCWheelReport.buttons_1 = ~(HAL_GPIO_ReadPin(GEAR1_GPIO_Port, GEAR1_Pin) << 0
 80023a4:	2108      	movs	r1, #8
 80023a6:	4833      	ldr	r0, [pc, #204]	; (8002474 <main+0x34c>)
 80023a8:	f001 fc32 	bl	8003c10 <HAL_GPIO_ReadPin>
 80023ac:	4603      	mov	r3, r0
 80023ae:	b25c      	sxtb	r4, r3
			              | HAL_GPIO_ReadPin(GEAR2_GPIO_Port, GEAR2_Pin) << 1
 80023b0:	2110      	movs	r1, #16
 80023b2:	4830      	ldr	r0, [pc, #192]	; (8002474 <main+0x34c>)
 80023b4:	f001 fc2c 	bl	8003c10 <HAL_GPIO_ReadPin>
 80023b8:	4603      	mov	r3, r0
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	b25b      	sxtb	r3, r3
 80023be:	4323      	orrs	r3, r4
 80023c0:	b25c      	sxtb	r4, r3
						  | HAL_GPIO_ReadPin(GEAR3_GPIO_Port, GEAR3_Pin) << 2
 80023c2:	2120      	movs	r1, #32
 80023c4:	482b      	ldr	r0, [pc, #172]	; (8002474 <main+0x34c>)
 80023c6:	f001 fc23 	bl	8003c10 <HAL_GPIO_ReadPin>
 80023ca:	4603      	mov	r3, r0
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	b25b      	sxtb	r3, r3
 80023d0:	4323      	orrs	r3, r4
 80023d2:	b25c      	sxtb	r4, r3
						  | HAL_GPIO_ReadPin(GEAR4_GPIO_Port, GEAR4_Pin) << 3
 80023d4:	2140      	movs	r1, #64	; 0x40
 80023d6:	4827      	ldr	r0, [pc, #156]	; (8002474 <main+0x34c>)
 80023d8:	f001 fc1a 	bl	8003c10 <HAL_GPIO_ReadPin>
 80023dc:	4603      	mov	r3, r0
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	b25b      	sxtb	r3, r3
 80023e2:	4323      	orrs	r3, r4
 80023e4:	b25c      	sxtb	r4, r3
						  | HAL_GPIO_ReadPin(GEAR5_GPIO_Port, GEAR5_Pin) << 4
 80023e6:	2180      	movs	r1, #128	; 0x80
 80023e8:	4822      	ldr	r0, [pc, #136]	; (8002474 <main+0x34c>)
 80023ea:	f001 fc11 	bl	8003c10 <HAL_GPIO_ReadPin>
 80023ee:	4603      	mov	r3, r0
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	b25b      	sxtb	r3, r3
 80023f4:	4323      	orrs	r3, r4
 80023f6:	b25c      	sxtb	r4, r3
						  | HAL_GPIO_ReadPin(GEAR6_GPIO_Port, GEAR6_Pin) << 5
 80023f8:	2101      	movs	r1, #1
 80023fa:	481f      	ldr	r0, [pc, #124]	; (8002478 <main+0x350>)
 80023fc:	f001 fc08 	bl	8003c10 <HAL_GPIO_ReadPin>
 8002400:	4603      	mov	r3, r0
 8002402:	015b      	lsls	r3, r3, #5
 8002404:	b25b      	sxtb	r3, r3
 8002406:	4323      	orrs	r3, r4
 8002408:	b25c      	sxtb	r4, r3
						  | HAL_GPIO_ReadPin(GEAR_R_GPIO_Port, GEAR_R_Pin) << 6
 800240a:	2102      	movs	r1, #2
 800240c:	481a      	ldr	r0, [pc, #104]	; (8002478 <main+0x350>)
 800240e:	f001 fbff 	bl	8003c10 <HAL_GPIO_ReadPin>
 8002412:	4603      	mov	r3, r0
 8002414:	019b      	lsls	r3, r3, #6
 8002416:	b25b      	sxtb	r3, r3
 8002418:	4323      	orrs	r3, r4
 800241a:	b25c      	sxtb	r4, r3
						  | HAL_GPIO_ReadPin(HORN_GPIO_Port, HORN_Pin) << 7);
 800241c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002420:	4815      	ldr	r0, [pc, #84]	; (8002478 <main+0x350>)
 8002422:	f001 fbf5 	bl	8003c10 <HAL_GPIO_ReadPin>
 8002426:	4603      	mov	r3, r0
 8002428:	01db      	lsls	r3, r3, #7
 800242a:	b25b      	sxtb	r3, r3
 800242c:	4323      	orrs	r3, r4
 800242e:	b25b      	sxtb	r3, r3
 8002430:	b2db      	uxtb	r3, r3
	  myPCWheelReport.buttons_1 = ~(HAL_GPIO_ReadPin(GEAR1_GPIO_Port, GEAR1_Pin) << 0
 8002432:	43db      	mvns	r3, r3
 8002434:	b2db      	uxtb	r3, r3
 8002436:	727b      	strb	r3, [r7, #9]

	  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, (uint8_t*) &myPCWheelReport, sizeof(myPCWheelReport));
 8002438:	463b      	mov	r3, r7
 800243a:	220b      	movs	r2, #11
 800243c:	4619      	mov	r1, r3
 800243e:	480f      	ldr	r0, [pc, #60]	; (800247c <main+0x354>)
 8002440:	f008 f89e 	bl	800a580 <USBD_CUSTOM_HID_SendReport>
	  HAL_Delay(25);
 8002444:	2019      	movs	r0, #25
 8002446:	f000 fc4b 	bl	8002ce0 <HAL_Delay>

	  ffb_play_effects();
 800244a:	f7fe fd81 	bl	8000f50 <ffb_play_effects>
	  wheelValue = (uint16_t) TIM1->CNT;
 800244e:	e6e5      	b.n	800221c <main+0xf4>
 8002450:	9999999a 	.word	0x9999999a
 8002454:	3ff99999 	.word	0x3ff99999
 8002458:	cccccccd 	.word	0xcccccccd
 800245c:	4004cccc 	.word	0x4004cccc
 8002460:	20001014 	.word	0x20001014
 8002464:	40012c00 	.word	0x40012c00
 8002468:	20000654 	.word	0x20000654
 800246c:	20000fc0 	.word	0x20000fc0
 8002470:	2000105c 	.word	0x2000105c
 8002474:	40010800 	.word	0x40010800
 8002478:	40010c00 	.word	0x40010c00
 800247c:	200010ac 	.word	0x200010ac

08002480 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b094      	sub	sp, #80	; 0x50
 8002484:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002486:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800248a:	2228      	movs	r2, #40	; 0x28
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f009 fdde 	bl	800c050 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002494:	f107 0314 	add.w	r3, r7, #20
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	605a      	str	r2, [r3, #4]
 800249e:	609a      	str	r2, [r3, #8]
 80024a0:	60da      	str	r2, [r3, #12]
 80024a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024a4:	1d3b      	adds	r3, r7, #4
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]
 80024ac:	609a      	str	r2, [r3, #8]
 80024ae:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024b0:	2301      	movs	r3, #1
 80024b2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80024b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80024ba:	2300      	movs	r3, #0
 80024bc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024be:	2301      	movs	r3, #1
 80024c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024c2:	2302      	movs	r3, #2
 80024c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80024ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80024cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80024d0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024d6:	4618      	mov	r0, r3
 80024d8:	f003 ff10 	bl	80062fc <HAL_RCC_OscConfig>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80024e2:	f000 f859 	bl	8002598 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024e6:	230f      	movs	r3, #15
 80024e8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ea:	2302      	movs	r3, #2
 80024ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024ee:	2300      	movs	r3, #0
 80024f0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024f6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024f8:	2300      	movs	r3, #0
 80024fa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80024fc:	f107 0314 	add.w	r3, r7, #20
 8002500:	2101      	movs	r1, #1
 8002502:	4618      	mov	r0, r3
 8002504:	f004 f97c 	bl	8006800 <HAL_RCC_ClockConfig>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800250e:	f000 f843 	bl	8002598 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002512:	2312      	movs	r3, #18
 8002514:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV4;
 8002516:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800251a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 800251c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002520:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002522:	1d3b      	adds	r3, r7, #4
 8002524:	4618      	mov	r0, r3
 8002526:	f004 fb03 	bl	8006b30 <HAL_RCCEx_PeriphCLKConfig>
 800252a:	4603      	mov	r3, r0
 800252c:	2b00      	cmp	r3, #0
 800252e:	d001      	beq.n	8002534 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002530:	f000 f832 	bl	8002598 <Error_Handler>
  }
}
 8002534:	bf00      	nop
 8002536:	3750      	adds	r7, #80	; 0x50
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}

0800253c <initLED>:
{
	return (uint16_t) ((degree + 450) * 72.81667);        // denn 65535/900 = 72,81667
}

void initLED(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
	SET_BIT(RCC->APB2ENR, RCC_APB2ENR_IOPCEN);          //enable IO port C clock
 8002540:	4b13      	ldr	r3, [pc, #76]	; (8002590 <initLED+0x54>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	4a12      	ldr	r2, [pc, #72]	; (8002590 <initLED+0x54>)
 8002546:	f043 0310 	orr.w	r3, r3, #16
 800254a:	6193      	str	r3, [r2, #24]

	CLEAR_BIT(GPIOC->CRH, GPIO_CRH_CNF13_1);          //General purpose output push-pull
 800254c:	4b11      	ldr	r3, [pc, #68]	; (8002594 <initLED+0x58>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a10      	ldr	r2, [pc, #64]	; (8002594 <initLED+0x58>)
 8002552:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002556:	6053      	str	r3, [r2, #4]
	CLEAR_BIT(GPIOC->CRH, GPIO_CRH_CNF13_0);
 8002558:	4b0e      	ldr	r3, [pc, #56]	; (8002594 <initLED+0x58>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4a0d      	ldr	r2, [pc, #52]	; (8002594 <initLED+0x58>)
 800255e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002562:	6053      	str	r3, [r2, #4]

	SET_BIT(GPIOC->CRH, GPIO_CRH_MODE13_1);           //output mode, max speed 2 MHz
 8002564:	4b0b      	ldr	r3, [pc, #44]	; (8002594 <initLED+0x58>)
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	4a0a      	ldr	r2, [pc, #40]	; (8002594 <initLED+0x58>)
 800256a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800256e:	6053      	str	r3, [r2, #4]
	CLEAR_BIT(GPIOC->CRH, GPIO_CRH_MODE13_0);
 8002570:	4b08      	ldr	r3, [pc, #32]	; (8002594 <initLED+0x58>)
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	4a07      	ldr	r2, [pc, #28]	; (8002594 <initLED+0x58>)
 8002576:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800257a:	6053      	str	r3, [r2, #4]

	SET_BIT(GPIOC->ODR, GPIO_ODR_ODR13);             //LED off
 800257c:	4b05      	ldr	r3, [pc, #20]	; (8002594 <initLED+0x58>)
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	4a04      	ldr	r2, [pc, #16]	; (8002594 <initLED+0x58>)
 8002582:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002586:	60d3      	str	r3, [r2, #12]
}
 8002588:	bf00      	nop
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	40021000 	.word	0x40021000
 8002594:	40011000 	.word	0x40011000

08002598 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800259c:	bf00      	nop
 800259e:	46bd      	mov	sp, r7
 80025a0:	bc80      	pop	{r7}
 80025a2:	4770      	bx	lr

080025a4 <reset_highbeam_blinker_wiper_buttons>:

#include "pcf8574events.h"


void reset_highbeam_blinker_wiper_buttons(uint8_t *buttons)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	*buttons = *buttons & (~HIGHBEAM);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	f023 0303 	bic.w	r3, r3, #3
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	701a      	strb	r2, [r3, #0]
	*buttons = *buttons & (~BLINKER_R);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	f023 0307 	bic.w	r3, r3, #7
 80025c2:	b2da      	uxtb	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	701a      	strb	r2, [r3, #0]
	*buttons = *buttons & (~BLINKER_L);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	f023 030f 	bic.w	r3, r3, #15
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	701a      	strb	r2, [r3, #0]
	*buttons = *buttons & (~WIPER_UP);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	f023 031f 	bic.w	r3, r3, #31
 80025de:	b2da      	uxtb	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	701a      	strb	r2, [r3, #0]
	*buttons = *buttons & (~WIPER_DOWN);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025ec:	b2da      	uxtb	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	701a      	strb	r2, [r3, #0]
}
 80025f2:	bf00      	nop
 80025f4:	370c      	adds	r7, #12
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bc80      	pop	{r7}
 80025fa:	4770      	bx	lr

080025fc <repair_pcf8574>:



void repair_pcf8574(uint8_t *pcf_data_ptr, I2C_HandleTypeDef *hi2c_ptr)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af02      	add	r7, sp, #8
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
	if(*pcf_data_ptr == 0xff){       // Falls komischerweise alle Eingnge 1 sind (was nicht sein soll)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	2bff      	cmp	r3, #255	; 0xff
 800260c:	d10a      	bne.n	8002624 <repair_pcf8574+0x28>
		*pcf_data_ptr = 0x00;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Master_Transmit(hi2c_ptr, 0x20 << 1, pcf_data_ptr, 1, 200);
 8002614:	23c8      	movs	r3, #200	; 0xc8
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	2301      	movs	r3, #1
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	2140      	movs	r1, #64	; 0x40
 800261e:	6838      	ldr	r0, [r7, #0]
 8002620:	f001 fc6a 	bl	8003ef8 <HAL_I2C_Master_Transmit>
	}
}
 8002624:	bf00      	nop
 8002626:	3708      	adds	r7, #8
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <set_highbeam_blinker_buttons>:


void set_highbeam_blinker_buttons(uint8_t *buttons, uint8_t pcf_data, uint8_t pcf_data_old)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	70fb      	strb	r3, [r7, #3]
 8002638:	4613      	mov	r3, r2
 800263a:	70bb      	strb	r3, [r7, #2]
	if( (pcf_data & HIGHBEAM) != (pcf_data_old & HIGHBEAM) ){
 800263c:	78fa      	ldrb	r2, [r7, #3]
 800263e:	78bb      	ldrb	r3, [r7, #2]
 8002640:	4053      	eors	r3, r2
 8002642:	b2db      	uxtb	r3, r3
 8002644:	f003 0302 	and.w	r3, r3, #2
 8002648:	2b00      	cmp	r3, #0
 800264a:	d006      	beq.n	800265a <set_highbeam_blinker_buttons+0x2e>
		*buttons = *buttons | HIGHBEAM;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	f043 0302 	orr.w	r3, r3, #2
 8002654:	b2da      	uxtb	r2, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	701a      	strb	r2, [r3, #0]
	}
	if( (pcf_data & BLINKER_R) != (pcf_data_old & BLINKER_R) ){
 800265a:	78fa      	ldrb	r2, [r7, #3]
 800265c:	78bb      	ldrb	r3, [r7, #2]
 800265e:	4053      	eors	r3, r2
 8002660:	b2db      	uxtb	r3, r3
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d006      	beq.n	8002678 <set_highbeam_blinker_buttons+0x4c>
		*buttons = *buttons | BLINKER_R;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	f043 0304 	orr.w	r3, r3, #4
 8002672:	b2da      	uxtb	r2, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	701a      	strb	r2, [r3, #0]
	}
	if( (pcf_data & BLINKER_L) != (pcf_data_old & BLINKER_L) ){
 8002678:	78fa      	ldrb	r2, [r7, #3]
 800267a:	78bb      	ldrb	r3, [r7, #2]
 800267c:	4053      	eors	r3, r2
 800267e:	b2db      	uxtb	r3, r3
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	2b00      	cmp	r3, #0
 8002686:	d006      	beq.n	8002696 <set_highbeam_blinker_buttons+0x6a>
		*buttons = *buttons | BLINKER_L;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	f043 0308 	orr.w	r3, r3, #8
 8002690:	b2da      	uxtb	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	701a      	strb	r2, [r3, #0]
	}
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <get_wiper>:


uint8_t get_wiper(uint8_t pcf_data)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
	uint8_t wiper = 0;
 80026aa:	2300      	movs	r3, #0
 80026ac:	73fb      	strb	r3, [r7, #15]

	if( (pcf_data & WIPER_1) != 0 ) {
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d002      	beq.n	80026be <get_wiper+0x1e>
	  wiper = 1;
 80026b8:	2301      	movs	r3, #1
 80026ba:	73fb      	strb	r3, [r7, #15]
 80026bc:	e00e      	b.n	80026dc <get_wiper+0x3c>
	}
	else if( (pcf_data & WIPER_2) != 0 ){
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d002      	beq.n	80026ce <get_wiper+0x2e>
	  wiper = 2;
 80026c8:	2302      	movs	r3, #2
 80026ca:	73fb      	strb	r3, [r7, #15]
 80026cc:	e006      	b.n	80026dc <get_wiper+0x3c>
	}
	else if( (pcf_data & WIPER_3) != 0 ){
 80026ce:	79fb      	ldrb	r3, [r7, #7]
 80026d0:	f003 0310 	and.w	r3, r3, #16
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <get_wiper+0x3c>
	  wiper = 3;
 80026d8:	2303      	movs	r3, #3
 80026da:	73fb      	strb	r3, [r7, #15]
	}

	return wiper;
 80026dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3714      	adds	r7, #20
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bc80      	pop	{r7}
 80026e6:	4770      	bx	lr

080026e8 <set_wiper_buttons>:


void set_wiper_buttons(uint8_t *buttons, uint8_t wiper, uint8_t *wiper_old, uint8_t *wiper_increment)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b085      	sub	sp, #20
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	607a      	str	r2, [r7, #4]
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	460b      	mov	r3, r1
 80026f6:	72fb      	strb	r3, [r7, #11]
	if(wiper == *wiper_old + 1){
 80026f8:	7afa      	ldrb	r2, [r7, #11]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	3301      	adds	r3, #1
 8002700:	429a      	cmp	r2, r3
 8002702:	d109      	bne.n	8002718 <set_wiper_buttons+0x30>
	  *buttons = *buttons | WIPER_UP;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	f043 0310 	orr.w	r3, r3, #16
 800270c:	b2da      	uxtb	r2, r3
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	701a      	strb	r2, [r3, #0]
	  *wiper_old = wiper;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	7afa      	ldrb	r2, [r7, #11]
 8002716:	701a      	strb	r2, [r3, #0]
	}
	if(wiper == *wiper_old - 1){
 8002718:	7afa      	ldrb	r2, [r7, #11]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	3b01      	subs	r3, #1
 8002720:	429a      	cmp	r2, r3
 8002722:	d109      	bne.n	8002738 <set_wiper_buttons+0x50>
		*buttons = *buttons | WIPER_DOWN;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	f043 0320 	orr.w	r3, r3, #32
 800272c:	b2da      	uxtb	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	701a      	strb	r2, [r3, #0]
	  *wiper_old = wiper;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	7afa      	ldrb	r2, [r7, #11]
 8002736:	701a      	strb	r2, [r3, #0]
	}
	if(wiper == *wiper_old + 2){
 8002738:	7afa      	ldrb	r2, [r7, #11]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	3302      	adds	r3, #2
 8002740:	429a      	cmp	r2, r3
 8002742:	d11a      	bne.n	800277a <set_wiper_buttons+0x92>
	  if(*wiper_increment != 1){
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b01      	cmp	r3, #1
 800274a:	d006      	beq.n	800275a <set_wiper_buttons+0x72>
		  *buttons = *buttons | WIPER_UP;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	f043 0310 	orr.w	r3, r3, #16
 8002754:	b2da      	uxtb	r2, r3
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	701a      	strb	r2, [r3, #0]
	  }
	  (*wiper_increment)++;
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	3301      	adds	r3, #1
 8002760:	b2da      	uxtb	r2, r3
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	701a      	strb	r2, [r3, #0]
	  if(*wiper_increment == 3){
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	781b      	ldrb	r3, [r3, #0]
 800276a:	2b03      	cmp	r3, #3
 800276c:	d105      	bne.n	800277a <set_wiper_buttons+0x92>
		  *wiper_old = wiper;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	7afa      	ldrb	r2, [r7, #11]
 8002772:	701a      	strb	r2, [r3, #0]
		  *wiper_increment = 0;
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	2200      	movs	r2, #0
 8002778:	701a      	strb	r2, [r3, #0]
	  }
	}
	if(wiper == *wiper_old - 2){
 800277a:	7afa      	ldrb	r2, [r7, #11]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	3b02      	subs	r3, #2
 8002782:	429a      	cmp	r2, r3
 8002784:	d11a      	bne.n	80027bc <set_wiper_buttons+0xd4>
	  if(*wiper_increment != 1){
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d006      	beq.n	800279c <set_wiper_buttons+0xb4>
		  *buttons = *buttons | WIPER_DOWN;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	f043 0320 	orr.w	r3, r3, #32
 8002796:	b2da      	uxtb	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	701a      	strb	r2, [r3, #0]
	  }
	  (*wiper_increment)++;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	3301      	adds	r3, #1
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	701a      	strb	r2, [r3, #0]
	  if(*wiper_increment == 3){
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d105      	bne.n	80027bc <set_wiper_buttons+0xd4>
		  *wiper_old = wiper;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	7afa      	ldrb	r2, [r7, #11]
 80027b4:	701a      	strb	r2, [r3, #0]
		  *wiper_increment = 0;
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	2200      	movs	r2, #0
 80027ba:	701a      	strb	r2, [r3, #0]
	  }
	}
}
 80027bc:	bf00      	nop
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
	...

080027c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80027ce:	4b15      	ldr	r3, [pc, #84]	; (8002824 <HAL_MspInit+0x5c>)
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	4a14      	ldr	r2, [pc, #80]	; (8002824 <HAL_MspInit+0x5c>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6193      	str	r3, [r2, #24]
 80027da:	4b12      	ldr	r3, [pc, #72]	; (8002824 <HAL_MspInit+0x5c>)
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	f003 0301 	and.w	r3, r3, #1
 80027e2:	60bb      	str	r3, [r7, #8]
 80027e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027e6:	4b0f      	ldr	r3, [pc, #60]	; (8002824 <HAL_MspInit+0x5c>)
 80027e8:	69db      	ldr	r3, [r3, #28]
 80027ea:	4a0e      	ldr	r2, [pc, #56]	; (8002824 <HAL_MspInit+0x5c>)
 80027ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027f0:	61d3      	str	r3, [r2, #28]
 80027f2:	4b0c      	ldr	r3, [pc, #48]	; (8002824 <HAL_MspInit+0x5c>)
 80027f4:	69db      	ldr	r3, [r3, #28]
 80027f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027fa:	607b      	str	r3, [r7, #4]
 80027fc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80027fe:	4b0a      	ldr	r3, [pc, #40]	; (8002828 <HAL_MspInit+0x60>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	60fb      	str	r3, [r7, #12]
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	4a04      	ldr	r2, [pc, #16]	; (8002828 <HAL_MspInit+0x60>)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	40021000 	.word	0x40021000
 8002828:	40010000 	.word	0x40010000

0800282c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	bc80      	pop	{r7}
 8002836:	4770      	bx	lr

08002838 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <HardFault_Handler+0x4>

08002840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002844:	bf00      	nop
 8002846:	e7fd      	b.n	8002844 <MemManage_Handler+0x4>

08002848 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800284c:	bf00      	nop
 800284e:	e7fd      	b.n	800284c <BusFault_Handler+0x4>

08002850 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002850:	b480      	push	{r7}
 8002852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <UsageFault_Handler+0x4>

08002858 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	bc80      	pop	{r7}
 8002862:	4770      	bx	lr

08002864 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002868:	bf00      	nop
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002874:	bf00      	nop
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002880:	f000 fa12 	bl	8002ca8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002884:	bf00      	nop
 8002886:	bd80      	pop	{r7, pc}

08002888 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800288c:	4802      	ldr	r0, [pc, #8]	; (8002898 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800288e:	f002 faee 	bl	8004e6e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002892:	bf00      	nop
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	20001570 	.word	0x20001570

0800289c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08c      	sub	sp, #48	; 0x30
 80028ac:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80028ae:	f107 030c 	add.w	r3, r7, #12
 80028b2:	2224      	movs	r2, #36	; 0x24
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f009 fbca 	bl	800c050 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028bc:	1d3b      	adds	r3, r7, #4
 80028be:	2200      	movs	r2, #0
 80028c0:	601a      	str	r2, [r3, #0]
 80028c2:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 80028c4:	4b22      	ldr	r3, [pc, #136]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028c6:	4a23      	ldr	r2, [pc, #140]	; (8002954 <MX_TIM1_Init+0xac>)
 80028c8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80028ca:	4b21      	ldr	r3, [pc, #132]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028d0:	4b1f      	ldr	r3, [pc, #124]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80028d6:	4b1e      	ldr	r3, [pc, #120]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028dc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028de:	4b1c      	ldr	r3, [pc, #112]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80028e4:	4b1a      	ldr	r3, [pc, #104]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ea:	4b19      	ldr	r3, [pc, #100]	; (8002950 <MX_TIM1_Init+0xa8>)
 80028ec:	2200      	movs	r2, #0
 80028ee:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80028f0:	2303      	movs	r3, #3
 80028f2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80028f4:	2300      	movs	r3, #0
 80028f6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80028f8:	2301      	movs	r3, #1
 80028fa:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80028fc:	2300      	movs	r3, #0
 80028fe:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8002900:	230a      	movs	r3, #10
 8002902:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002904:	2300      	movs	r3, #0
 8002906:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002908:	2301      	movs	r3, #1
 800290a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800290c:	2300      	movs	r3, #0
 800290e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002910:	2300      	movs	r3, #0
 8002912:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002914:	f107 030c 	add.w	r3, r7, #12
 8002918:	4619      	mov	r1, r3
 800291a:	480d      	ldr	r0, [pc, #52]	; (8002950 <MX_TIM1_Init+0xa8>)
 800291c:	f004 fbc8 	bl	80070b0 <HAL_TIM_Encoder_Init>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d001      	beq.n	800292a <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8002926:	f7ff fe37 	bl	8002598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800292a:	2300      	movs	r3, #0
 800292c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800292e:	2300      	movs	r3, #0
 8002930:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002932:	1d3b      	adds	r3, r7, #4
 8002934:	4619      	mov	r1, r3
 8002936:	4806      	ldr	r0, [pc, #24]	; (8002950 <MX_TIM1_Init+0xa8>)
 8002938:	f005 f910 	bl	8007b5c <HAL_TIMEx_MasterConfigSynchronization>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8002942:	f7ff fe29 	bl	8002598 <Error_Handler>
  }

}
 8002946:	bf00      	nop
 8002948:	3730      	adds	r7, #48	; 0x30
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	20001014 	.word	0x20001014
 8002954:	40012c00 	.word	0x40012c00

08002958 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08e      	sub	sp, #56	; 0x38
 800295c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800295e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002962:	2200      	movs	r2, #0
 8002964:	601a      	str	r2, [r3, #0]
 8002966:	605a      	str	r2, [r3, #4]
 8002968:	609a      	str	r2, [r3, #8]
 800296a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296c:	f107 0320 	add.w	r3, r7, #32
 8002970:	2200      	movs	r2, #0
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002976:	1d3b      	adds	r3, r7, #4
 8002978:	2200      	movs	r2, #0
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	605a      	str	r2, [r3, #4]
 800297e:	609a      	str	r2, [r3, #8]
 8002980:	60da      	str	r2, [r3, #12]
 8002982:	611a      	str	r2, [r3, #16]
 8002984:	615a      	str	r2, [r3, #20]
 8002986:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8002988:	4b32      	ldr	r3, [pc, #200]	; (8002a54 <MX_TIM2_Init+0xfc>)
 800298a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800298e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002990:	4b30      	ldr	r3, [pc, #192]	; (8002a54 <MX_TIM2_Init+0xfc>)
 8002992:	2200      	movs	r2, #0
 8002994:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002996:	4b2f      	ldr	r3, [pc, #188]	; (8002a54 <MX_TIM2_Init+0xfc>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2047;
 800299c:	4b2d      	ldr	r3, [pc, #180]	; (8002a54 <MX_TIM2_Init+0xfc>)
 800299e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80029a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029a4:	4b2b      	ldr	r3, [pc, #172]	; (8002a54 <MX_TIM2_Init+0xfc>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029aa:	4b2a      	ldr	r3, [pc, #168]	; (8002a54 <MX_TIM2_Init+0xfc>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029b0:	4828      	ldr	r0, [pc, #160]	; (8002a54 <MX_TIM2_Init+0xfc>)
 80029b2:	f004 fa33 	bl	8006e1c <HAL_TIM_Base_Init>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80029bc:	f7ff fdec 	bl	8002598 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029c4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029ca:	4619      	mov	r1, r3
 80029cc:	4821      	ldr	r0, [pc, #132]	; (8002a54 <MX_TIM2_Init+0xfc>)
 80029ce:	f004 fd5d 	bl	800748c <HAL_TIM_ConfigClockSource>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80029d8:	f7ff fdde 	bl	8002598 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80029dc:	481d      	ldr	r0, [pc, #116]	; (8002a54 <MX_TIM2_Init+0xfc>)
 80029de:	f004 fa6c 	bl	8006eba <HAL_TIM_PWM_Init>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80029e8:	f7ff fdd6 	bl	8002598 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ec:	2300      	movs	r3, #0
 80029ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80029f4:	f107 0320 	add.w	r3, r7, #32
 80029f8:	4619      	mov	r1, r3
 80029fa:	4816      	ldr	r0, [pc, #88]	; (8002a54 <MX_TIM2_Init+0xfc>)
 80029fc:	f005 f8ae 	bl	8007b5c <HAL_TIMEx_MasterConfigSynchronization>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002a06:	f7ff fdc7 	bl	8002598 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a0a:	2360      	movs	r3, #96	; 0x60
 8002a0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a1a:	1d3b      	adds	r3, r7, #4
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	4619      	mov	r1, r3
 8002a20:	480c      	ldr	r0, [pc, #48]	; (8002a54 <MX_TIM2_Init+0xfc>)
 8002a22:	f004 fc75 	bl	8007310 <HAL_TIM_PWM_ConfigChannel>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d001      	beq.n	8002a30 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002a2c:	f7ff fdb4 	bl	8002598 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002a30:	1d3b      	adds	r3, r7, #4
 8002a32:	2204      	movs	r2, #4
 8002a34:	4619      	mov	r1, r3
 8002a36:	4807      	ldr	r0, [pc, #28]	; (8002a54 <MX_TIM2_Init+0xfc>)
 8002a38:	f004 fc6a 	bl	8007310 <HAL_TIM_PWM_ConfigChannel>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d001      	beq.n	8002a46 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8002a42:	f7ff fda9 	bl	8002598 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8002a46:	4803      	ldr	r0, [pc, #12]	; (8002a54 <MX_TIM2_Init+0xfc>)
 8002a48:	f000 f862 	bl	8002b10 <HAL_TIM_MspPostInit>

}
 8002a4c:	bf00      	nop
 8002a4e:	3738      	adds	r7, #56	; 0x38
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	2000105c 	.word	0x2000105c

08002a58 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b088      	sub	sp, #32
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a60:	f107 0310 	add.w	r3, r7, #16
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
 8002a68:	605a      	str	r2, [r3, #4]
 8002a6a:	609a      	str	r2, [r3, #8]
 8002a6c:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a16      	ldr	r2, [pc, #88]	; (8002acc <HAL_TIM_Encoder_MspInit+0x74>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d124      	bne.n	8002ac2 <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a78:	4b15      	ldr	r3, [pc, #84]	; (8002ad0 <HAL_TIM_Encoder_MspInit+0x78>)
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	4a14      	ldr	r2, [pc, #80]	; (8002ad0 <HAL_TIM_Encoder_MspInit+0x78>)
 8002a7e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a82:	6193      	str	r3, [r2, #24]
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_TIM_Encoder_MspInit+0x78>)
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a90:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <HAL_TIM_Encoder_MspInit+0x78>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	4a0e      	ldr	r2, [pc, #56]	; (8002ad0 <HAL_TIM_Encoder_MspInit+0x78>)
 8002a96:	f043 0304 	orr.w	r3, r3, #4
 8002a9a:	6193      	str	r3, [r2, #24]
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <HAL_TIM_Encoder_MspInit+0x78>)
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	f003 0304 	and.w	r3, r3, #4
 8002aa4:	60bb      	str	r3, [r7, #8]
 8002aa6:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002aa8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002aac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ab6:	f107 0310 	add.w	r3, r7, #16
 8002aba:	4619      	mov	r1, r3
 8002abc:	4805      	ldr	r0, [pc, #20]	; (8002ad4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002abe:	f000 ff23 	bl	8003908 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8002ac2:	bf00      	nop
 8002ac4:	3720      	adds	r7, #32
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40010800 	.word	0x40010800

08002ad8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ae8:	d10b      	bne.n	8002b02 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002aea:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <HAL_TIM_Base_MspInit+0x34>)
 8002aec:	69db      	ldr	r3, [r3, #28]
 8002aee:	4a07      	ldr	r2, [pc, #28]	; (8002b0c <HAL_TIM_Base_MspInit+0x34>)
 8002af0:	f043 0301 	orr.w	r3, r3, #1
 8002af4:	61d3      	str	r3, [r2, #28]
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <HAL_TIM_Base_MspInit+0x34>)
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	60fb      	str	r3, [r7, #12]
 8002b00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002b02:	bf00      	nop
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr
 8002b0c:	40021000 	.word	0x40021000

08002b10 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08a      	sub	sp, #40	; 0x28
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b18:	f107 0314 	add.w	r3, r7, #20
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	605a      	str	r2, [r3, #4]
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b2e:	d142      	bne.n	8002bb6 <HAL_TIM_MspPostInit+0xa6>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b30:	4b23      	ldr	r3, [pc, #140]	; (8002bc0 <HAL_TIM_MspPostInit+0xb0>)
 8002b32:	699b      	ldr	r3, [r3, #24]
 8002b34:	4a22      	ldr	r2, [pc, #136]	; (8002bc0 <HAL_TIM_MspPostInit+0xb0>)
 8002b36:	f043 0304 	orr.w	r3, r3, #4
 8002b3a:	6193      	str	r3, [r2, #24]
 8002b3c:	4b20      	ldr	r3, [pc, #128]	; (8002bc0 <HAL_TIM_MspPostInit+0xb0>)
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	f003 0304 	and.w	r3, r3, #4
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b48:	4b1d      	ldr	r3, [pc, #116]	; (8002bc0 <HAL_TIM_MspPostInit+0xb0>)
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	4a1c      	ldr	r2, [pc, #112]	; (8002bc0 <HAL_TIM_MspPostInit+0xb0>)
 8002b4e:	f043 0308 	orr.w	r3, r3, #8
 8002b52:	6193      	str	r3, [r2, #24]
 8002b54:	4b1a      	ldr	r3, [pc, #104]	; (8002bc0 <HAL_TIM_MspPostInit+0xb0>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f003 0308 	and.w	r3, r3, #8
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = RPWM_Pin;
 8002b60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002b64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b66:	2302      	movs	r3, #2
 8002b68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6a:	2302      	movs	r3, #2
 8002b6c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RPWM_GPIO_Port, &GPIO_InitStruct);
 8002b6e:	f107 0314 	add.w	r3, r7, #20
 8002b72:	4619      	mov	r1, r3
 8002b74:	4813      	ldr	r0, [pc, #76]	; (8002bc4 <HAL_TIM_MspPostInit+0xb4>)
 8002b76:	f000 fec7 	bl	8003908 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LPWM_Pin;
 8002b7a:	2308      	movs	r3, #8
 8002b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b82:	2302      	movs	r3, #2
 8002b84:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LPWM_GPIO_Port, &GPIO_InitStruct);
 8002b86:	f107 0314 	add.w	r3, r7, #20
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	480e      	ldr	r0, [pc, #56]	; (8002bc8 <HAL_TIM_MspPostInit+0xb8>)
 8002b8e:	f000 febb 	bl	8003908 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002b92:	4b0e      	ldr	r3, [pc, #56]	; (8002bcc <HAL_TIM_MspPostInit+0xbc>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	627b      	str	r3, [r7, #36]	; 0x24
 8002b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002ba6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002baa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
 8002bb0:	4a06      	ldr	r2, [pc, #24]	; (8002bcc <HAL_TIM_MspPostInit+0xbc>)
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002bb6:	bf00      	nop
 8002bb8:	3728      	adds	r7, #40	; 0x28
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40010800 	.word	0x40010800
 8002bc8:	40010c00 	.word	0x40010c00
 8002bcc:	40010000 	.word	0x40010000

08002bd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002bd0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002bd2:	e003      	b.n	8002bdc <LoopCopyDataInit>

08002bd4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002bd4:	4b0b      	ldr	r3, [pc, #44]	; (8002c04 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002bd6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002bd8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002bda:	3104      	adds	r1, #4

08002bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002bdc:	480a      	ldr	r0, [pc, #40]	; (8002c08 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002bde:	4b0b      	ldr	r3, [pc, #44]	; (8002c0c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002be0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002be2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002be4:	d3f6      	bcc.n	8002bd4 <CopyDataInit>
  ldr r2, =_sbss
 8002be6:	4a0a      	ldr	r2, [pc, #40]	; (8002c10 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002be8:	e002      	b.n	8002bf0 <LoopFillZerobss>

08002bea <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002bea:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002bec:	f842 3b04 	str.w	r3, [r2], #4

08002bf0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002bf0:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002bf2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002bf4:	d3f9      	bcc.n	8002bea <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002bf6:	f7ff fe51 	bl	800289c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002bfa:	f009 fa05 	bl	800c008 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002bfe:	f7ff fa93 	bl	8002128 <main>
  bx lr
 8002c02:	4770      	bx	lr
  ldr r3, =_sidata
 8002c04:	0800c114 	.word	0x0800c114
  ldr r0, =_sdata
 8002c08:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002c0c:	20000638 	.word	0x20000638
  ldr r2, =_sbss
 8002c10:	20000638 	.word	0x20000638
  ldr r3, = _ebss
 8002c14:	20001888 	.word	0x20001888

08002c18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002c18:	e7fe      	b.n	8002c18 <ADC1_2_IRQHandler>
	...

08002c1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002c20:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <HAL_Init+0x28>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	4a07      	ldr	r2, [pc, #28]	; (8002c44 <HAL_Init+0x28>)
 8002c26:	f043 0310 	orr.w	r3, r3, #16
 8002c2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c2c:	2003      	movs	r0, #3
 8002c2e:	f000 fe29 	bl	8003884 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c32:	2000      	movs	r0, #0
 8002c34:	f000 f808 	bl	8002c48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002c38:	f7ff fdc6 	bl	80027c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40022000 	.word	0x40022000

08002c48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c50:	4b12      	ldr	r3, [pc, #72]	; (8002c9c <HAL_InitTick+0x54>)
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	4b12      	ldr	r3, [pc, #72]	; (8002ca0 <HAL_InitTick+0x58>)
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	4619      	mov	r1, r3
 8002c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c66:	4618      	mov	r0, r3
 8002c68:	f000 fe41 	bl	80038ee <HAL_SYSTICK_Config>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d001      	beq.n	8002c76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e00e      	b.n	8002c94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2b0f      	cmp	r3, #15
 8002c7a:	d80a      	bhi.n	8002c92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c84:	f000 fe09 	bl	800389a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c88:	4a06      	ldr	r2, [pc, #24]	; (8002ca4 <HAL_InitTick+0x5c>)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	e000      	b.n	8002c94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3708      	adds	r7, #8
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	20000000 	.word	0x20000000
 8002ca0:	20000008 	.word	0x20000008
 8002ca4:	20000004 	.word	0x20000004

08002ca8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002cac:	4b05      	ldr	r3, [pc, #20]	; (8002cc4 <HAL_IncTick+0x1c>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	461a      	mov	r2, r3
 8002cb2:	4b05      	ldr	r3, [pc, #20]	; (8002cc8 <HAL_IncTick+0x20>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	4a03      	ldr	r2, [pc, #12]	; (8002cc8 <HAL_IncTick+0x20>)
 8002cba:	6013      	str	r3, [r2, #0]
}
 8002cbc:	bf00      	nop
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr
 8002cc4:	20000008 	.word	0x20000008
 8002cc8:	200010a4 	.word	0x200010a4

08002ccc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	af00      	add	r7, sp, #0
  return uwTick;
 8002cd0:	4b02      	ldr	r3, [pc, #8]	; (8002cdc <HAL_GetTick+0x10>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bc80      	pop	{r7}
 8002cda:	4770      	bx	lr
 8002cdc:	200010a4 	.word	0x200010a4

08002ce0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ce8:	f7ff fff0 	bl	8002ccc <HAL_GetTick>
 8002cec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cf8:	d005      	beq.n	8002d06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002cfa:	4b0a      	ldr	r3, [pc, #40]	; (8002d24 <HAL_Delay+0x44>)
 8002cfc:	781b      	ldrb	r3, [r3, #0]
 8002cfe:	461a      	mov	r2, r3
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	4413      	add	r3, r2
 8002d04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d06:	bf00      	nop
 8002d08:	f7ff ffe0 	bl	8002ccc <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	68fa      	ldr	r2, [r7, #12]
 8002d14:	429a      	cmp	r2, r3
 8002d16:	d8f7      	bhi.n	8002d08 <HAL_Delay+0x28>
  {
  }
}
 8002d18:	bf00      	nop
 8002d1a:	bf00      	nop
 8002d1c:	3710      	adds	r7, #16
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	20000008 	.word	0x20000008

08002d28 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b086      	sub	sp, #24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d30:	2300      	movs	r3, #0
 8002d32:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d101      	bne.n	8002d4a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	e0be      	b.n	8002ec8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d109      	bne.n	8002d6c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2200      	movs	r2, #0
 8002d62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f7fd ff9c 	bl	8000ca4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f905 	bl	8002f7c <ADC_ConversionStop_Disable>
 8002d72:	4603      	mov	r3, r0
 8002d74:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7a:	f003 0310 	and.w	r3, r3, #16
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f040 8099 	bne.w	8002eb6 <HAL_ADC_Init+0x18e>
 8002d84:	7dfb      	ldrb	r3, [r7, #23]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f040 8095 	bne.w	8002eb6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d94:	f023 0302 	bic.w	r3, r3, #2
 8002d98:	f043 0202 	orr.w	r2, r3, #2
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002da8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	7b1b      	ldrb	r3, [r3, #12]
 8002dae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002db0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002db2:	68ba      	ldr	r2, [r7, #8]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dc0:	d003      	beq.n	8002dca <HAL_ADC_Init+0xa2>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d102      	bne.n	8002dd0 <HAL_ADC_Init+0xa8>
 8002dca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dce:	e000      	b.n	8002dd2 <HAL_ADC_Init+0xaa>
 8002dd0:	2300      	movs	r3, #0
 8002dd2:	693a      	ldr	r2, [r7, #16]
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	7d1b      	ldrb	r3, [r3, #20]
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d119      	bne.n	8002e14 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	7b1b      	ldrb	r3, [r3, #12]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d109      	bne.n	8002dfc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	699b      	ldr	r3, [r3, #24]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	035a      	lsls	r2, r3, #13
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002df8:	613b      	str	r3, [r7, #16]
 8002dfa:	e00b      	b.n	8002e14 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e00:	f043 0220 	orr.w	r2, r3, #32
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0c:	f043 0201 	orr.w	r2, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	693a      	ldr	r2, [r7, #16]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	689a      	ldr	r2, [r3, #8]
 8002e2e:	4b28      	ldr	r3, [pc, #160]	; (8002ed0 <HAL_ADC_Init+0x1a8>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	6812      	ldr	r2, [r2, #0]
 8002e36:	68b9      	ldr	r1, [r7, #8]
 8002e38:	430b      	orrs	r3, r1
 8002e3a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e44:	d003      	beq.n	8002e4e <HAL_ADC_Init+0x126>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d104      	bne.n	8002e58 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	3b01      	subs	r3, #1
 8002e54:	051b      	lsls	r3, r3, #20
 8002e56:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68fa      	ldr	r2, [r7, #12]
 8002e68:	430a      	orrs	r2, r1
 8002e6a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	689a      	ldr	r2, [r3, #8]
 8002e72:	4b18      	ldr	r3, [pc, #96]	; (8002ed4 <HAL_ADC_Init+0x1ac>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	d10b      	bne.n	8002e94 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e86:	f023 0303 	bic.w	r3, r3, #3
 8002e8a:	f043 0201 	orr.w	r2, r3, #1
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002e92:	e018      	b.n	8002ec6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e98:	f023 0312 	bic.w	r3, r3, #18
 8002e9c:	f043 0210 	orr.w	r2, r3, #16
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ea8:	f043 0201 	orr.w	r2, r3, #1
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002eb4:	e007      	b.n	8002ec6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eba:	f043 0210 	orr.w	r2, r3, #16
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	ffe1f7fd 	.word	0xffe1f7fd
 8002ed4:	ff1f0efe 	.word	0xff1f0efe

08002ed8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d039      	beq.n	8002f6a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689a      	ldr	r2, [r3, #8]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f042 0201 	orr.w	r2, r2, #1
 8002f04:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002f06:	4b1b      	ldr	r3, [pc, #108]	; (8002f74 <ADC_Enable+0x9c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1b      	ldr	r2, [pc, #108]	; (8002f78 <ADC_Enable+0xa0>)
 8002f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f10:	0c9b      	lsrs	r3, r3, #18
 8002f12:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f14:	e002      	b.n	8002f1c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	3b01      	subs	r3, #1
 8002f1a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d1f9      	bne.n	8002f16 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002f22:	f7ff fed3 	bl	8002ccc <HAL_GetTick>
 8002f26:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f28:	e018      	b.n	8002f5c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f2a:	f7ff fecf 	bl	8002ccc <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d911      	bls.n	8002f5c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f3c:	f043 0210 	orr.w	r2, r3, #16
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f48:	f043 0201 	orr.w	r2, r3, #1
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e007      	b.n	8002f6c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	f003 0301 	and.w	r3, r3, #1
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d1df      	bne.n	8002f2a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20000000 	.word	0x20000000
 8002f78:	431bde83 	.word	0x431bde83

08002f7c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f84:	2300      	movs	r3, #0
 8002f86:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d127      	bne.n	8002fe6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689a      	ldr	r2, [r3, #8]
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f022 0201 	bic.w	r2, r2, #1
 8002fa4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002fa6:	f7ff fe91 	bl	8002ccc <HAL_GetTick>
 8002faa:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fac:	e014      	b.n	8002fd8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fae:	f7ff fe8d 	bl	8002ccc <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d90d      	bls.n	8002fd8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fc0:	f043 0210 	orr.w	r2, r3, #16
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e007      	b.n	8002fe8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	f003 0301 	and.w	r3, r3, #1
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d0e3      	beq.n	8002fae <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	3710      	adds	r7, #16
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bd80      	pop	{r7, pc}

08002ff0 <HAL_ADCEx_InjectedStart>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef* hadc)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b084      	sub	sp, #16
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003002:	2b01      	cmp	r3, #1
 8003004:	d101      	bne.n	800300a <HAL_ADCEx_InjectedStart+0x1a>
 8003006:	2302      	movs	r3, #2
 8003008:	e070      	b.n	80030ec <HAL_ADCEx_InjectedStart+0xfc>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2201      	movs	r2, #1
 800300e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff ff60 	bl	8002ed8 <ADC_Enable>
 8003018:	4603      	mov	r3, r0
 800301a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800301c:	7bfb      	ldrb	r3, [r7, #15]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d15f      	bne.n	80030e2 <HAL_ADCEx_InjectedStart+0xf2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to injected group conversion results    */
    /* - Set state bitfield related to injected operation                     */
    ADC_STATE_CLR_SET(hadc->State,
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003026:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800302a:	f023 0301 	bic.w	r3, r3, #1
 800302e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
                      HAL_ADC_STATE_INJ_BUSY);
    
    /* Case of independent mode or multimode (for devices with several ADCs): */
    /* Set multimode state.                                                   */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4a2e      	ldr	r2, [pc, #184]	; (80030f4 <HAL_ADCEx_InjectedStart+0x104>)
 800303c:	4293      	cmp	r3, r2
 800303e:	d105      	bne.n	800304c <HAL_ADCEx_InjectedStart+0x5c>
 8003040:	4b2d      	ldr	r3, [pc, #180]	; (80030f8 <HAL_ADCEx_InjectedStart+0x108>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d106      	bne.n	800305a <HAL_ADCEx_InjectedStart+0x6a>
    {
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003050:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	629a      	str	r2, [r3, #40]	; 0x28
 8003058:	e005      	b.n	8003066 <HAL_ADCEx_InjectedStart+0x76>
    }
    else
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Check if a regular conversion is ongoing */
    /* Note: On this device, there is no ADC error code fields related to     */
    /*       conversions on group injected only. In case of conversion on     */
    /*       going on group regular, no error code is reset.                  */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800306e:	2b00      	cmp	r3, #0
 8003070:	d102      	bne.n	8003078 <HAL_ADCEx_InjectedStart+0x88>
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear injected group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f06f 0204 	mvn.w	r2, #4
 8003088:	601a      	str	r2, [r3, #0]
    /* If automatic injected conversion is enabled, conversion will start     */
    /* after next regular group conversion.                                   */
    /* Case of multimode enabled (for devices with several ADCs): if ADC is   */
    /* slave, ADC is enabled only (conversion is not started). If ADC is      */
    /* master, ADC is enabled and conversion is started.                      */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003094:	2b00      	cmp	r3, #0
 8003096:	d128      	bne.n	80030ea <HAL_ADCEx_InjectedStart+0xfa>
    {
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80030a2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80030a6:	d113      	bne.n	80030d0 <HAL_ADCEx_InjectedStart+0xe0>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80030ac:	4a11      	ldr	r2, [pc, #68]	; (80030f4 <HAL_ADCEx_InjectedStart+0x104>)
 80030ae:	4293      	cmp	r3, r2
 80030b0:	d105      	bne.n	80030be <HAL_ADCEx_InjectedStart+0xce>
          ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80030b2:	4b11      	ldr	r3, [pc, #68]	; (80030f8 <HAL_ADCEx_InjectedStart+0x108>)
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
      if (ADC_IS_SOFTWARE_START_INJECTED(hadc)     &&
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d108      	bne.n	80030d0 <HAL_ADCEx_InjectedStart+0xe0>
      {
        /* Start ADC conversion on injected group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_JSWSTART | ADC_CR2_JEXTTRIG));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f442 1202 	orr.w	r2, r2, #2129920	; 0x208000
 80030cc:	609a      	str	r2, [r3, #8]
 80030ce:	e00c      	b.n	80030ea <HAL_ADCEx_InjectedStart+0xfa>
      }
      else
      {
        /* Start ADC conversion on injected group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_JEXTTRIG);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	689a      	ldr	r2, [r3, #8]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80030de:	609a      	str	r2, [r3, #8]
 80030e0:	e003      	b.n	80030ea <HAL_ADCEx_InjectedStart+0xfa>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80030ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3710      	adds	r7, #16
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40012800 	.word	0x40012800
 80030f8:	40012400 	.word	0x40012400

080030fc <HAL_ADCEx_InjectedStop>:
  * @note   In case of auto-injection mode, HAL_ADC_Stop must be used.
  * @param  hadc: ADC handle
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef* hadc)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003104:	2300      	movs	r3, #0
 8003106:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800310e:	2b01      	cmp	r3, #1
 8003110:	d101      	bne.n	8003116 <HAL_ADCEx_InjectedStop+0x1a>
 8003112:	2302      	movs	r3, #2
 8003114:	e030      	b.n	8003178 <HAL_ADCEx_InjectedStop+0x7c>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2201      	movs	r2, #1
 800311a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* Conditioned to:                                                          */
  /* - No conversion on the other group (regular group) is intended to        */
  /*   continue (injected and regular groups stop conversion and ADC disable  */
  /*   are common)                                                            */
  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003126:	2b00      	cmp	r3, #0
 8003128:	d119      	bne.n	800315e <HAL_ADCEx_InjectedStop+0x62>
     HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO)   )
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
 8003134:	2b00      	cmp	r3, #0
 8003136:	d112      	bne.n	800315e <HAL_ADCEx_InjectedStop+0x62>
  {
    /* Stop potential conversion on going, on regular and injected groups */
    /* Disable ADC peripheral */
    tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff ff1f 	bl	8002f7c <ADC_ConversionStop_Disable>
 800313e:	4603      	mov	r3, r0
 8003140:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003142:	7bfb      	ldrb	r3, [r7, #15]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d112      	bne.n	800316e <HAL_ADCEx_InjectedStop+0x72>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003150:	f023 0301 	bic.w	r3, r3, #1
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	629a      	str	r2, [r3, #40]	; 0x28
    if (tmp_hal_status == HAL_OK)
 800315c:	e007      	b.n	800316e <HAL_ADCEx_InjectedStop+0x72>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003162:	f043 0220 	orr.w	r2, r3, #32
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	629a      	str	r2, [r3, #40]	; 0x28
      
    tmp_hal_status = HAL_ERROR;
 800316a:	2301      	movs	r3, #1
 800316c:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003176:	7bfb      	ldrb	r3, [r7, #15]
}
 8003178:	4618      	mov	r0, r3
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_ADCEx_InjectedPollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003180:	b590      	push	{r4, r7, lr}
 8003182:	b087      	sub	sp, #28
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800318e:	2300      	movs	r3, #0
 8003190:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Get timeout */
  tickstart = HAL_GetTick();  
 8003192:	f7ff fd9b 	bl	8002ccc <HAL_GetTick>
 8003196:	6138      	str	r0, [r7, #16]
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag JEOC is not set after each conversion, no timeout status can  */
  /*    be set.                                                               */
  if ((hadc->Instance->JSQR & ADC_JSQR_JL) == RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d123      	bne.n	80031ee <HAL_ADCEx_InjectedPollForConversion+0x6e>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 80031a6:	e01a      	b.n	80031de <HAL_ADCEx_InjectedPollForConversion+0x5e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80031ae:	d016      	beq.n	80031de <HAL_ADCEx_InjectedPollForConversion+0x5e>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d007      	beq.n	80031c6 <HAL_ADCEx_InjectedPollForConversion+0x46>
 80031b6:	f7ff fd89 	bl	8002ccc <HAL_GetTick>
 80031ba:	4602      	mov	r2, r0
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	1ad3      	subs	r3, r2, r3
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d20b      	bcs.n	80031de <HAL_ADCEx_InjectedPollForConversion+0x5e>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ca:	f043 0204 	orr.w	r2, r3, #4
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e0ad      	b.n	800333a <HAL_ADCEx_InjectedPollForConversion+0x1ba>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_JEOC))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0304 	and.w	r3, r3, #4
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0dd      	beq.n	80031a8 <HAL_ADCEx_InjectedPollForConversion+0x28>
 80031ec:	e06c      	b.n	80032c8 <HAL_ADCEx_InjectedPollForConversion+0x148>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80031ee:	4b55      	ldr	r3, [pc, #340]	; (8003344 <HAL_ADCEx_InjectedPollForConversion+0x1c4>)
 80031f0:	681c      	ldr	r4, [r3, #0]
 80031f2:	2002      	movs	r0, #2
 80031f4:	f003 fd52 	bl	8006c9c <HAL_RCCEx_GetPeriphCLKFreq>
 80031f8:	4603      	mov	r3, r0
 80031fa:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6919      	ldr	r1, [r3, #16]
 8003204:	4b50      	ldr	r3, [pc, #320]	; (8003348 <HAL_ADCEx_InjectedPollForConversion+0x1c8>)
 8003206:	400b      	ands	r3, r1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d118      	bne.n	800323e <HAL_ADCEx_InjectedPollForConversion+0xbe>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68d9      	ldr	r1, [r3, #12]
 8003212:	4b4e      	ldr	r3, [pc, #312]	; (800334c <HAL_ADCEx_InjectedPollForConversion+0x1cc>)
 8003214:	400b      	ands	r3, r1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d111      	bne.n	800323e <HAL_ADCEx_InjectedPollForConversion+0xbe>
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6919      	ldr	r1, [r3, #16]
 8003220:	4b4b      	ldr	r3, [pc, #300]	; (8003350 <HAL_ADCEx_InjectedPollForConversion+0x1d0>)
 8003222:	400b      	ands	r3, r1
 8003224:	2b00      	cmp	r3, #0
 8003226:	d108      	bne.n	800323a <HAL_ADCEx_InjectedPollForConversion+0xba>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	68d9      	ldr	r1, [r3, #12]
 800322e:	4b49      	ldr	r3, [pc, #292]	; (8003354 <HAL_ADCEx_InjectedPollForConversion+0x1d4>)
 8003230:	400b      	ands	r3, r1
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_ADCEx_InjectedPollForConversion+0xba>
 8003236:	2314      	movs	r3, #20
 8003238:	e020      	b.n	800327c <HAL_ADCEx_InjectedPollForConversion+0xfc>
 800323a:	2329      	movs	r3, #41	; 0x29
 800323c:	e01e      	b.n	800327c <HAL_ADCEx_InjectedPollForConversion+0xfc>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6919      	ldr	r1, [r3, #16]
 8003244:	4b42      	ldr	r3, [pc, #264]	; (8003350 <HAL_ADCEx_InjectedPollForConversion+0x1d0>)
 8003246:	400b      	ands	r3, r1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d106      	bne.n	800325a <HAL_ADCEx_InjectedPollForConversion+0xda>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	68d9      	ldr	r1, [r3, #12]
 8003252:	4b40      	ldr	r3, [pc, #256]	; (8003354 <HAL_ADCEx_InjectedPollForConversion+0x1d4>)
 8003254:	400b      	ands	r3, r1
 8003256:	2b00      	cmp	r3, #0
 8003258:	d00d      	beq.n	8003276 <HAL_ADCEx_InjectedPollForConversion+0xf6>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	6919      	ldr	r1, [r3, #16]
 8003260:	4b3d      	ldr	r3, [pc, #244]	; (8003358 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8003262:	400b      	ands	r3, r1
 8003264:	2b00      	cmp	r3, #0
 8003266:	d108      	bne.n	800327a <HAL_ADCEx_InjectedPollForConversion+0xfa>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68d9      	ldr	r1, [r3, #12]
 800326e:	4b3a      	ldr	r3, [pc, #232]	; (8003358 <HAL_ADCEx_InjectedPollForConversion+0x1d8>)
 8003270:	400b      	ands	r3, r1
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_ADCEx_InjectedPollForConversion+0xfa>
 8003276:	2354      	movs	r3, #84	; 0x54
 8003278:	e000      	b.n	800327c <HAL_ADCEx_InjectedPollForConversion+0xfc>
 800327a:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800327c:	fb02 f303 	mul.w	r3, r2, r3
 8003280:	617b      	str	r3, [r7, #20]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8003282:	e01d      	b.n	80032c0 <HAL_ADCEx_InjectedPollForConversion+0x140>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800328a:	d016      	beq.n	80032ba <HAL_ADCEx_InjectedPollForConversion+0x13a>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d007      	beq.n	80032a2 <HAL_ADCEx_InjectedPollForConversion+0x122>
 8003292:	f7ff fd1b 	bl	8002ccc <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d20b      	bcs.n	80032ba <HAL_ADCEx_InjectedPollForConversion+0x13a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a6:	f043 0204 	orr.w	r2, r3, #4
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e03f      	b.n	800333a <HAL_ADCEx_InjectedPollForConversion+0x1ba>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	3301      	adds	r3, #1
 80032be:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	697a      	ldr	r2, [r7, #20]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d8dd      	bhi.n	8003284 <HAL_ADCEx_InjectedPollForConversion+0x104>
  }

  /* Clear injected group conversion flag */
  /* Note: On STM32F1 ADC, clear regular conversion flag raised               */
  /* simultaneously.                                                          */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC | ADC_FLAG_EOC);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f06f 020e 	mvn.w	r2, #14
 80032d0:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032d6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80032e8:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80032ec:	d012      	beq.n	8003314 <HAL_ADCEx_InjectedPollForConversion+0x194>
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d11d      	bne.n	8003338 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
     (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003306:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800330a:	d115      	bne.n	8003338 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
      (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	7b1b      	ldrb	r3, [r3, #12]
     (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003310:	2b00      	cmp	r3, #0
 8003312:	d111      	bne.n	8003338 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003318:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	629a      	str	r2, [r3, #40]	; 0x28
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003328:	2b00      	cmp	r3, #0
 800332a:	d105      	bne.n	8003338 <HAL_ADCEx_InjectedPollForConversion+0x1b8>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	f043 0201 	orr.w	r2, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8003338:	2300      	movs	r3, #0
}
 800333a:	4618      	mov	r0, r3
 800333c:	371c      	adds	r7, #28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd90      	pop	{r4, r7, pc}
 8003342:	bf00      	nop
 8003344:	20000000 	.word	0x20000000
 8003348:	24924924 	.word	0x24924924
 800334c:	00924924 	.word	0x00924924
 8003350:	12492492 	.word	0x12492492
 8003354:	00492492 	.word	0x00492492
 8003358:	00249249 	.word	0x00249249

0800335c <HAL_ADCEx_InjectedGetValue>:
  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef* hadc, uint32_t InjectedRank)
{
 800335c:	b480      	push	{r7}
 800335e:	b085      	sub	sp, #20
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
 8003364:	6039      	str	r1, [r7, #0]
  uint32_t tmp_jdr = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
  
  /* Get ADC converted value */ 
  switch(InjectedRank)
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b04      	cmp	r3, #4
 800336e:	d009      	beq.n	8003384 <HAL_ADCEx_InjectedGetValue+0x28>
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	2b04      	cmp	r3, #4
 8003374:	d815      	bhi.n	80033a2 <HAL_ADCEx_InjectedGetValue+0x46>
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d00d      	beq.n	8003398 <HAL_ADCEx_InjectedGetValue+0x3c>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	2b03      	cmp	r3, #3
 8003380:	d005      	beq.n	800338e <HAL_ADCEx_InjectedGetValue+0x32>
 8003382:	e00e      	b.n	80033a2 <HAL_ADCEx_InjectedGetValue+0x46>
  {  
    case ADC_INJECTED_RANK_4: 
      tmp_jdr = hadc->Instance->JDR4;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800338a:	60fb      	str	r3, [r7, #12]
      break;
 800338c:	e00e      	b.n	80033ac <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_3: 
      tmp_jdr = hadc->Instance->JDR3;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003394:	60fb      	str	r3, [r7, #12]
      break;
 8003396:	e009      	b.n	80033ac <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_2: 
      tmp_jdr = hadc->Instance->JDR2;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	60fb      	str	r3, [r7, #12]
      break;
 80033a0:	e004      	b.n	80033ac <HAL_ADCEx_InjectedGetValue+0x50>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033a8:	60fb      	str	r3, [r7, #12]
      break;
 80033aa:	bf00      	nop
  }
  
  /* Return ADC converted value */ 
  return tmp_jdr;
 80033ac:	68fb      	ldr	r3, [r7, #12]
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3714      	adds	r7, #20
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <HAL_ADCEx_InjectedConfigChannel>:
  * @param  sConfigInjected: Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 80033b8:	b490      	push	{r4, r7}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033c2:	2300      	movs	r3, #0
 80033c4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80033c6:	2300      	movs	r3, #0
 80033c8:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion));
    assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d101      	bne.n	80033d8 <HAL_ADCEx_InjectedConfigChannel+0x20>
 80033d4:	2302      	movs	r3, #2
 80033d6:	e17d      	b.n	80036d4 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2201      	movs	r2, #1
 80033dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /*   Note: Scan mode is present by hardware on this device and, if          */
  /*   disabled, discards automatically nb of conversions. Anyway, nb of      */
  /*   conversions is forced to 0x00 for alignment over all STM32 devices.    */
  /* - if scan mode is enabled, injected channels sequence length is set to   */
  /*   parameter "InjectedNbrOfConversion".                                   */
  if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d119      	bne.n	800341c <HAL_ADCEx_InjectedConfigChannel+0x64>
  {
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d10c      	bne.n	800340a <HAL_ADCEx_InjectedConfigChannel+0x52>
    {
      /* Clear the old SQx bits for all injected ranks */
      MODIFY_REG(hadc->Instance->JSQR                             ,
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f6:	0d9b      	lsrs	r3, r3, #22
 80033f8:	059b      	lsls	r3, r3, #22
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	6812      	ldr	r2, [r2, #0]
 80033fe:	03d1      	lsls	r1, r2, #15
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	6812      	ldr	r2, [r2, #0]
 8003404:	430b      	orrs	r3, r1
 8003406:	6393      	str	r3, [r2, #56]	; 0x38
 8003408:	e04f      	b.n	80034aa <HAL_ADCEx_InjectedConfigChannel+0xf2>
    /* If another injected rank than rank1 was intended to be set, and could  */
    /* not due to ScanConvMode disabled, error is reported.                   */
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340e:	f043 0220 	orr.w	r2, r3, #32
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003416:	2301      	movs	r3, #1
 8003418:	73fb      	strb	r3, [r7, #15]
 800341a:	e046      	b.n	80034aa <HAL_ADCEx_InjectedConfigChannel+0xf2>
  else
  {
    /* Since injected channels rank conv. order depends on total number of   */
    /* injected conversions, selected rank must be below or equal to total   */
    /* number of injected conversions to be updated.                         */
    if (sConfigInjected->InjectedRank <= sConfigInjected->InjectedNbrOfConversion)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685a      	ldr	r2, [r3, #4]
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	691b      	ldr	r3, [r3, #16]
 8003424:	429a      	cmp	r2, r3
 8003426:	d82a      	bhi.n	800347e <HAL_ADCEx_InjectedConfigChannel+0xc6>
    {
      /* Clear the old SQx bits for the selected rank */
      /* Set the SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                         ,
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	685a      	ldr	r2, [r3, #4]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	1ad2      	subs	r2, r2, r3
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	330f      	adds	r3, #15
 8003440:	221f      	movs	r2, #31
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800344a:	43db      	mvns	r3, r3
 800344c:	4019      	ands	r1, r3
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	3b01      	subs	r3, #1
 8003454:	0518      	lsls	r0, r3, #20
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681c      	ldr	r4, [r3, #0]
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	1ad2      	subs	r2, r2, r3
 8003464:	4613      	mov	r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	4413      	add	r3, r2
 800346a:	330f      	adds	r3, #15
 800346c:	fa04 f303 	lsl.w	r3, r4, r3
 8003470:	ea40 0203 	orr.w	r2, r0, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	430a      	orrs	r2, r1
 800347a:	639a      	str	r2, [r3, #56]	; 0x38
 800347c:	e015      	b.n	80034aa <HAL_ADCEx_InjectedConfigChannel+0xf2>
                                  sConfigInjected->InjectedNbrOfConversion)    );
    }
    else
    {
      /* Clear the old SQx bits for the selected rank */
      MODIFY_REG(hadc->Instance->JSQR                                       ,
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685a      	ldr	r2, [r3, #4]
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	691b      	ldr	r3, [r3, #16]
 800348c:	1ad2      	subs	r2, r2, r3
 800348e:	4613      	mov	r3, r2
 8003490:	009b      	lsls	r3, r3, #2
 8003492:	4413      	add	r3, r2
 8003494:	330f      	adds	r3, #15
 8003496:	221f      	movs	r2, #31
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80034a0:	43da      	mvns	r2, r3
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	400a      	ands	r2, r1
 80034a8:	639a      	str	r2, [r3, #56]	; 0x38
  /* Parameters update not conditioned to ADC state:                          */
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  /* Note: In case of ADC already enabled, caution to not launch an unwanted  */
  /*       conversion while modifying register CR2 by writing 1 to bit ADON.  */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	f003 0301 	and.w	r3, r3, #1
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d00c      	beq.n	80034d2 <HAL_ADCEx_InjectedConfigChannel+0x11a>
  {    
    MODIFY_REG(hadc->Instance->CR2                                           ,
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034c2:	f023 0301 	bic.w	r3, r3, #1
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	6991      	ldr	r1, [r2, #24]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	430b      	orrs	r3, r1
 80034d0:	6093      	str	r3, [r2, #8]
  /*  - Automatic injected conversion                                         */
  /*  - Injected discontinuous mode                                           */
  
    /* Automatic injected conversion can be enabled if injected group         */
    /* external triggers are disabled.                                        */
    if (sConfigInjected->AutoInjectedConv == ENABLE)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	7d5b      	ldrb	r3, [r3, #21]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d115      	bne.n	8003506 <HAL_ADCEx_InjectedConfigChannel+0x14e>
    {
      if (sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	699b      	ldr	r3, [r3, #24]
 80034de:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80034e2:	d108      	bne.n	80034f6 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	685a      	ldr	r2, [r3, #4]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034f2:	605a      	str	r2, [r3, #4]
 80034f4:	e007      	b.n	8003506 <HAL_ADCEx_InjectedConfigChannel+0x14e>
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fa:	f043 0220 	orr.w	r2, r3, #32
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	73fb      	strb	r3, [r7, #15]
      }
    }
    
    /* Injected discontinuous can be enabled only if auto-injected mode is    */
    /* disabled.                                                              */  
    if (sConfigInjected->InjectedDiscontinuousConvMode == ENABLE)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	7d1b      	ldrb	r3, [r3, #20]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d114      	bne.n	8003538 <HAL_ADCEx_InjectedConfigChannel+0x180>
    {
      if (sConfigInjected->AutoInjectedConv == DISABLE)
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	7d5b      	ldrb	r3, [r3, #21]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d108      	bne.n	8003528 <HAL_ADCEx_InjectedConfigChannel+0x170>
      {
        SET_BIT(hadc->Instance->CR1, ADC_CR1_JDISCEN);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003524:	605a      	str	r2, [r3, #4]
 8003526:	e007      	b.n	8003538 <HAL_ADCEx_InjectedConfigChannel+0x180>
      } 
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352c:	f043 0220 	orr.w	r2, r3, #32
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	629a      	str	r2, [r3, #40]	; 0x28
        
        tmp_hal_status = HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	73fb      	strb	r3, [r7, #15]
    }


  /* InjectedChannel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfigInjected->InjectedChannel >= ADC_CHANNEL_10)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b09      	cmp	r3, #9
 800353e:	d91c      	bls.n	800357a <HAL_ADCEx_InjectedConfigChannel+0x1c2>
  {
    MODIFY_REG(hadc->Instance->SMPR1                                                             ,
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	68d9      	ldr	r1, [r3, #12]
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	4613      	mov	r3, r2
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	4413      	add	r3, r2
 8003550:	3b1e      	subs	r3, #30
 8003552:	2207      	movs	r2, #7
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	4019      	ands	r1, r3
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6898      	ldr	r0, [r3, #8]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	3b1e      	subs	r3, #30
 800356c:	fa00 f203 	lsl.w	r2, r0, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	430a      	orrs	r2, r1
 8003576:	60da      	str	r2, [r3, #12]
 8003578:	e019      	b.n	80035ae <HAL_ADCEx_InjectedConfigChannel+0x1f6>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel)                      ,
               ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                                                             ,
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6919      	ldr	r1, [r3, #16]
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	681a      	ldr	r2, [r3, #0]
 8003584:	4613      	mov	r3, r2
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	4413      	add	r3, r2
 800358a:	2207      	movs	r2, #7
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	4019      	ands	r1, r3
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	6898      	ldr	r0, [r3, #8]
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	4613      	mov	r3, r2
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	4413      	add	r3, r2
 80035a2:	fa00 f203 	lsl.w	r2, r0, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel) );
  }
  
  /* If ADC1 InjectedChannel_16 or InjectedChannel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	2b10      	cmp	r3, #16
 80035b4:	d003      	beq.n	80035be <HAL_ADCEx_InjectedConfigChannel+0x206>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 80035ba:	2b11      	cmp	r3, #17
 80035bc:	d107      	bne.n	80035ce <HAL_ADCEx_InjectedConfigChannel+0x216>
  {
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	689a      	ldr	r2, [r3, #8]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80035cc:	609a      	str	r2, [r3, #8]
  }
  
  
  /* Configure the offset: offset enable/disable, InjectedChannel, offset value */
  switch(sConfigInjected->InjectedRank)
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d022      	beq.n	800361c <HAL_ADCEx_InjectedConfigChannel+0x264>
 80035d6:	2b03      	cmp	r3, #3
 80035d8:	d82e      	bhi.n	8003638 <HAL_ADCEx_InjectedConfigChannel+0x280>
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d002      	beq.n	80035e4 <HAL_ADCEx_InjectedConfigChannel+0x22c>
 80035de:	2b02      	cmp	r3, #2
 80035e0:	d00e      	beq.n	8003600 <HAL_ADCEx_InjectedConfigChannel+0x248>
 80035e2:	e029      	b.n	8003638 <HAL_ADCEx_InjectedConfigChannel+0x280>
  {
    case 1:
      /* Set injected channel 1 offset */
      MODIFY_REG(hadc->Instance->JOFR1,
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	695b      	ldr	r3, [r3, #20]
 80035ea:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80035ee:	f023 030f 	bic.w	r3, r3, #15
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	68d1      	ldr	r1, [r2, #12]
 80035f6:	687a      	ldr	r2, [r7, #4]
 80035f8:	6812      	ldr	r2, [r2, #0]
 80035fa:	430b      	orrs	r3, r1
 80035fc:	6153      	str	r3, [r2, #20]
                 ADC_JOFR1_JOFFSET1,
                 sConfigInjected->InjectedOffset);
      break;
 80035fe:	e029      	b.n	8003654 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 2:
      /* Set injected channel 2 offset */
      MODIFY_REG(hadc->Instance->JOFR2,
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800360a:	f023 030f 	bic.w	r3, r3, #15
 800360e:	683a      	ldr	r2, [r7, #0]
 8003610:	68d1      	ldr	r1, [r2, #12]
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	6812      	ldr	r2, [r2, #0]
 8003616:	430b      	orrs	r3, r1
 8003618:	6193      	str	r3, [r2, #24]
                 ADC_JOFR2_JOFFSET2,
                 sConfigInjected->InjectedOffset);
      break;
 800361a:	e01b      	b.n	8003654 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 3:
      /* Set injected channel 3 offset */
      MODIFY_REG(hadc->Instance->JOFR3,
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	69db      	ldr	r3, [r3, #28]
 8003622:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003626:	f023 030f 	bic.w	r3, r3, #15
 800362a:	683a      	ldr	r2, [r7, #0]
 800362c:	68d1      	ldr	r1, [r2, #12]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	6812      	ldr	r2, [r2, #0]
 8003632:	430b      	orrs	r3, r1
 8003634:	61d3      	str	r3, [r2, #28]
                 ADC_JOFR3_JOFFSET3,
                 sConfigInjected->InjectedOffset);
      break;
 8003636:	e00d      	b.n	8003654 <HAL_ADCEx_InjectedConfigChannel+0x29c>
    case 4:
    default:
      MODIFY_REG(hadc->Instance->JOFR4,
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6a1b      	ldr	r3, [r3, #32]
 800363e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8003642:	f023 030f 	bic.w	r3, r3, #15
 8003646:	683a      	ldr	r2, [r7, #0]
 8003648:	68d1      	ldr	r1, [r2, #12]
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6812      	ldr	r2, [r2, #0]
 800364e:	430b      	orrs	r3, r1
 8003650:	6213      	str	r3, [r2, #32]
                 ADC_JOFR4_JOFFSET4,
                 sConfigInjected->InjectedOffset);
      break;
 8003652:	bf00      	nop
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2b10      	cmp	r3, #16
 800365a:	d003      	beq.n	8003664 <HAL_ADCEx_InjectedConfigChannel+0x2ac>
      (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)      )
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	681b      	ldr	r3, [r3, #0]
  if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) ||
 8003660:	2b11      	cmp	r3, #17
 8003662:	d132      	bne.n	80036ca <HAL_ADCEx_InjectedConfigChannel+0x312>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a1d      	ldr	r2, [pc, #116]	; (80036e0 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d125      	bne.n	80036ba <HAL_ADCEx_InjectedConfigChannel+0x302>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d126      	bne.n	80036ca <HAL_ADCEx_InjectedConfigChannel+0x312>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	689a      	ldr	r2, [r3, #8]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800368a:	609a      	str	r2, [r3, #8]
        
        if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR))
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	2b10      	cmp	r3, #16
 8003692:	d11a      	bne.n	80036ca <HAL_ADCEx_InjectedConfigChannel+0x312>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003694:	4b13      	ldr	r3, [pc, #76]	; (80036e4 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a13      	ldr	r2, [pc, #76]	; (80036e8 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0c9a      	lsrs	r2, r3, #18
 80036a0:	4613      	mov	r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	4413      	add	r3, r2
 80036a6:	005b      	lsls	r3, r3, #1
 80036a8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036aa:	e002      	b.n	80036b2 <HAL_ADCEx_InjectedConfigChannel+0x2fa>
          {
            wait_loop_index--;
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	3b01      	subs	r3, #1
 80036b0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80036b2:	68bb      	ldr	r3, [r7, #8]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1f9      	bne.n	80036ac <HAL_ADCEx_InjectedConfigChannel+0x2f4>
 80036b8:	e007      	b.n	80036ca <HAL_ADCEx_InjectedConfigChannel+0x312>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036be:	f043 0220 	orr.w	r2, r3, #32
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3710      	adds	r7, #16
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc90      	pop	{r4, r7}
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	40012400 	.word	0x40012400
 80036e4:	20000000 	.word	0x20000000
 80036e8:	431bde83 	.word	0x431bde83

080036ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f003 0307 	and.w	r3, r3, #7
 80036fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <__NVIC_SetPriorityGrouping+0x44>)
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003702:	68ba      	ldr	r2, [r7, #8]
 8003704:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003708:	4013      	ands	r3, r2
 800370a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003714:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003718:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800371c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800371e:	4a04      	ldr	r2, [pc, #16]	; (8003730 <__NVIC_SetPriorityGrouping+0x44>)
 8003720:	68bb      	ldr	r3, [r7, #8]
 8003722:	60d3      	str	r3, [r2, #12]
}
 8003724:	bf00      	nop
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	e000ed00 	.word	0xe000ed00

08003734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003738:	4b04      	ldr	r3, [pc, #16]	; (800374c <__NVIC_GetPriorityGrouping+0x18>)
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	0a1b      	lsrs	r3, r3, #8
 800373e:	f003 0307 	and.w	r3, r3, #7
}
 8003742:	4618      	mov	r0, r3
 8003744:	46bd      	mov	sp, r7
 8003746:	bc80      	pop	{r7}
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	e000ed00 	.word	0xe000ed00

08003750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	4603      	mov	r3, r0
 8003758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800375a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375e:	2b00      	cmp	r3, #0
 8003760:	db0b      	blt.n	800377a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003762:	79fb      	ldrb	r3, [r7, #7]
 8003764:	f003 021f 	and.w	r2, r3, #31
 8003768:	4906      	ldr	r1, [pc, #24]	; (8003784 <__NVIC_EnableIRQ+0x34>)
 800376a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800376e:	095b      	lsrs	r3, r3, #5
 8003770:	2001      	movs	r0, #1
 8003772:	fa00 f202 	lsl.w	r2, r0, r2
 8003776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800377a:	bf00      	nop
 800377c:	370c      	adds	r7, #12
 800377e:	46bd      	mov	sp, r7
 8003780:	bc80      	pop	{r7}
 8003782:	4770      	bx	lr
 8003784:	e000e100 	.word	0xe000e100

08003788 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	4603      	mov	r3, r0
 8003790:	6039      	str	r1, [r7, #0]
 8003792:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003794:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003798:	2b00      	cmp	r3, #0
 800379a:	db0a      	blt.n	80037b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	b2da      	uxtb	r2, r3
 80037a0:	490c      	ldr	r1, [pc, #48]	; (80037d4 <__NVIC_SetPriority+0x4c>)
 80037a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a6:	0112      	lsls	r2, r2, #4
 80037a8:	b2d2      	uxtb	r2, r2
 80037aa:	440b      	add	r3, r1
 80037ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037b0:	e00a      	b.n	80037c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	b2da      	uxtb	r2, r3
 80037b6:	4908      	ldr	r1, [pc, #32]	; (80037d8 <__NVIC_SetPriority+0x50>)
 80037b8:	79fb      	ldrb	r3, [r7, #7]
 80037ba:	f003 030f 	and.w	r3, r3, #15
 80037be:	3b04      	subs	r3, #4
 80037c0:	0112      	lsls	r2, r2, #4
 80037c2:	b2d2      	uxtb	r2, r2
 80037c4:	440b      	add	r3, r1
 80037c6:	761a      	strb	r2, [r3, #24]
}
 80037c8:	bf00      	nop
 80037ca:	370c      	adds	r7, #12
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	e000e100 	.word	0xe000e100
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037dc:	b480      	push	{r7}
 80037de:	b089      	sub	sp, #36	; 0x24
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	f1c3 0307 	rsb	r3, r3, #7
 80037f6:	2b04      	cmp	r3, #4
 80037f8:	bf28      	it	cs
 80037fa:	2304      	movcs	r3, #4
 80037fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3304      	adds	r3, #4
 8003802:	2b06      	cmp	r3, #6
 8003804:	d902      	bls.n	800380c <NVIC_EncodePriority+0x30>
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	3b03      	subs	r3, #3
 800380a:	e000      	b.n	800380e <NVIC_EncodePriority+0x32>
 800380c:	2300      	movs	r3, #0
 800380e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003810:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	fa02 f303 	lsl.w	r3, r2, r3
 800381a:	43da      	mvns	r2, r3
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	401a      	ands	r2, r3
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003824:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fa01 f303 	lsl.w	r3, r1, r3
 800382e:	43d9      	mvns	r1, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003834:	4313      	orrs	r3, r2
         );
}
 8003836:	4618      	mov	r0, r3
 8003838:	3724      	adds	r7, #36	; 0x24
 800383a:	46bd      	mov	sp, r7
 800383c:	bc80      	pop	{r7}
 800383e:	4770      	bx	lr

08003840 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	3b01      	subs	r3, #1
 800384c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003850:	d301      	bcc.n	8003856 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003852:	2301      	movs	r3, #1
 8003854:	e00f      	b.n	8003876 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003856:	4a0a      	ldr	r2, [pc, #40]	; (8003880 <SysTick_Config+0x40>)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	3b01      	subs	r3, #1
 800385c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800385e:	210f      	movs	r1, #15
 8003860:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003864:	f7ff ff90 	bl	8003788 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003868:	4b05      	ldr	r3, [pc, #20]	; (8003880 <SysTick_Config+0x40>)
 800386a:	2200      	movs	r2, #0
 800386c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800386e:	4b04      	ldr	r3, [pc, #16]	; (8003880 <SysTick_Config+0x40>)
 8003870:	2207      	movs	r2, #7
 8003872:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3708      	adds	r7, #8
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	e000e010 	.word	0xe000e010

08003884 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b082      	sub	sp, #8
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800388c:	6878      	ldr	r0, [r7, #4]
 800388e:	f7ff ff2d 	bl	80036ec <__NVIC_SetPriorityGrouping>
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800389a:	b580      	push	{r7, lr}
 800389c:	b086      	sub	sp, #24
 800389e:	af00      	add	r7, sp, #0
 80038a0:	4603      	mov	r3, r0
 80038a2:	60b9      	str	r1, [r7, #8]
 80038a4:	607a      	str	r2, [r7, #4]
 80038a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038a8:	2300      	movs	r3, #0
 80038aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038ac:	f7ff ff42 	bl	8003734 <__NVIC_GetPriorityGrouping>
 80038b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	68b9      	ldr	r1, [r7, #8]
 80038b6:	6978      	ldr	r0, [r7, #20]
 80038b8:	f7ff ff90 	bl	80037dc <NVIC_EncodePriority>
 80038bc:	4602      	mov	r2, r0
 80038be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038c2:	4611      	mov	r1, r2
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff ff5f 	bl	8003788 <__NVIC_SetPriority>
}
 80038ca:	bf00      	nop
 80038cc:	3718      	adds	r7, #24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}

080038d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038d2:	b580      	push	{r7, lr}
 80038d4:	b082      	sub	sp, #8
 80038d6:	af00      	add	r7, sp, #0
 80038d8:	4603      	mov	r3, r0
 80038da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff ff35 	bl	8003750 <__NVIC_EnableIRQ>
}
 80038e6:	bf00      	nop
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	b082      	sub	sp, #8
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7ff ffa2 	bl	8003840 <SysTick_Config>
 80038fc:	4603      	mov	r3, r0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}
	...

08003908 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003908:	b480      	push	{r7}
 800390a:	b08b      	sub	sp, #44	; 0x2c
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003912:	2300      	movs	r3, #0
 8003914:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003916:	2300      	movs	r3, #0
 8003918:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800391a:	e169      	b.n	8003bf0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800391c:	2201      	movs	r2, #1
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	69fa      	ldr	r2, [r7, #28]
 800392c:	4013      	ands	r3, r2
 800392e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003930:	69ba      	ldr	r2, [r7, #24]
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	429a      	cmp	r2, r3
 8003936:	f040 8158 	bne.w	8003bea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	4a9a      	ldr	r2, [pc, #616]	; (8003ba8 <HAL_GPIO_Init+0x2a0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d05e      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003944:	4a98      	ldr	r2, [pc, #608]	; (8003ba8 <HAL_GPIO_Init+0x2a0>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d875      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 800394a:	4a98      	ldr	r2, [pc, #608]	; (8003bac <HAL_GPIO_Init+0x2a4>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d058      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003950:	4a96      	ldr	r2, [pc, #600]	; (8003bac <HAL_GPIO_Init+0x2a4>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d86f      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 8003956:	4a96      	ldr	r2, [pc, #600]	; (8003bb0 <HAL_GPIO_Init+0x2a8>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d052      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 800395c:	4a94      	ldr	r2, [pc, #592]	; (8003bb0 <HAL_GPIO_Init+0x2a8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d869      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 8003962:	4a94      	ldr	r2, [pc, #592]	; (8003bb4 <HAL_GPIO_Init+0x2ac>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d04c      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003968:	4a92      	ldr	r2, [pc, #584]	; (8003bb4 <HAL_GPIO_Init+0x2ac>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d863      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 800396e:	4a92      	ldr	r2, [pc, #584]	; (8003bb8 <HAL_GPIO_Init+0x2b0>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d046      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
 8003974:	4a90      	ldr	r2, [pc, #576]	; (8003bb8 <HAL_GPIO_Init+0x2b0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d85d      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 800397a:	2b12      	cmp	r3, #18
 800397c:	d82a      	bhi.n	80039d4 <HAL_GPIO_Init+0xcc>
 800397e:	2b12      	cmp	r3, #18
 8003980:	d859      	bhi.n	8003a36 <HAL_GPIO_Init+0x12e>
 8003982:	a201      	add	r2, pc, #4	; (adr r2, 8003988 <HAL_GPIO_Init+0x80>)
 8003984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003988:	08003a03 	.word	0x08003a03
 800398c:	080039dd 	.word	0x080039dd
 8003990:	080039ef 	.word	0x080039ef
 8003994:	08003a31 	.word	0x08003a31
 8003998:	08003a37 	.word	0x08003a37
 800399c:	08003a37 	.word	0x08003a37
 80039a0:	08003a37 	.word	0x08003a37
 80039a4:	08003a37 	.word	0x08003a37
 80039a8:	08003a37 	.word	0x08003a37
 80039ac:	08003a37 	.word	0x08003a37
 80039b0:	08003a37 	.word	0x08003a37
 80039b4:	08003a37 	.word	0x08003a37
 80039b8:	08003a37 	.word	0x08003a37
 80039bc:	08003a37 	.word	0x08003a37
 80039c0:	08003a37 	.word	0x08003a37
 80039c4:	08003a37 	.word	0x08003a37
 80039c8:	08003a37 	.word	0x08003a37
 80039cc:	080039e5 	.word	0x080039e5
 80039d0:	080039f9 	.word	0x080039f9
 80039d4:	4a79      	ldr	r2, [pc, #484]	; (8003bbc <HAL_GPIO_Init+0x2b4>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d013      	beq.n	8003a02 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80039da:	e02c      	b.n	8003a36 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	623b      	str	r3, [r7, #32]
          break;
 80039e2:	e029      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	3304      	adds	r3, #4
 80039ea:	623b      	str	r3, [r7, #32]
          break;
 80039ec:	e024      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	3308      	adds	r3, #8
 80039f4:	623b      	str	r3, [r7, #32]
          break;
 80039f6:	e01f      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039f8:	683b      	ldr	r3, [r7, #0]
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	330c      	adds	r3, #12
 80039fe:	623b      	str	r3, [r7, #32]
          break;
 8003a00:	e01a      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d102      	bne.n	8003a10 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003a0a:	2304      	movs	r3, #4
 8003a0c:	623b      	str	r3, [r7, #32]
          break;
 8003a0e:	e013      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	2b01      	cmp	r3, #1
 8003a16:	d105      	bne.n	8003a24 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a18:	2308      	movs	r3, #8
 8003a1a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69fa      	ldr	r2, [r7, #28]
 8003a20:	611a      	str	r2, [r3, #16]
          break;
 8003a22:	e009      	b.n	8003a38 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a24:	2308      	movs	r3, #8
 8003a26:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	69fa      	ldr	r2, [r7, #28]
 8003a2c:	615a      	str	r2, [r3, #20]
          break;
 8003a2e:	e003      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a30:	2300      	movs	r3, #0
 8003a32:	623b      	str	r3, [r7, #32]
          break;
 8003a34:	e000      	b.n	8003a38 <HAL_GPIO_Init+0x130>
          break;
 8003a36:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	2bff      	cmp	r3, #255	; 0xff
 8003a3c:	d801      	bhi.n	8003a42 <HAL_GPIO_Init+0x13a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	e001      	b.n	8003a46 <HAL_GPIO_Init+0x13e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3304      	adds	r3, #4
 8003a46:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	2bff      	cmp	r3, #255	; 0xff
 8003a4c:	d802      	bhi.n	8003a54 <HAL_GPIO_Init+0x14c>
 8003a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	e002      	b.n	8003a5a <HAL_GPIO_Init+0x152>
 8003a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a56:	3b08      	subs	r3, #8
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	210f      	movs	r1, #15
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	fa01 f303 	lsl.w	r3, r1, r3
 8003a68:	43db      	mvns	r3, r3
 8003a6a:	401a      	ands	r2, r3
 8003a6c:	6a39      	ldr	r1, [r7, #32]
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	fa01 f303 	lsl.w	r3, r1, r3
 8003a74:	431a      	orrs	r2, r3
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 80b1 	beq.w	8003bea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a88:	4b4d      	ldr	r3, [pc, #308]	; (8003bc0 <HAL_GPIO_Init+0x2b8>)
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	4a4c      	ldr	r2, [pc, #304]	; (8003bc0 <HAL_GPIO_Init+0x2b8>)
 8003a8e:	f043 0301 	orr.w	r3, r3, #1
 8003a92:	6193      	str	r3, [r2, #24]
 8003a94:	4b4a      	ldr	r3, [pc, #296]	; (8003bc0 <HAL_GPIO_Init+0x2b8>)
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003aa0:	4a48      	ldr	r2, [pc, #288]	; (8003bc4 <HAL_GPIO_Init+0x2bc>)
 8003aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa4:	089b      	lsrs	r3, r3, #2
 8003aa6:	3302      	adds	r3, #2
 8003aa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003aac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	f003 0303 	and.w	r3, r3, #3
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	220f      	movs	r2, #15
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	68fa      	ldr	r2, [r7, #12]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4a40      	ldr	r2, [pc, #256]	; (8003bc8 <HAL_GPIO_Init+0x2c0>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d013      	beq.n	8003af4 <HAL_GPIO_Init+0x1ec>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	4a3f      	ldr	r2, [pc, #252]	; (8003bcc <HAL_GPIO_Init+0x2c4>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d00d      	beq.n	8003af0 <HAL_GPIO_Init+0x1e8>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	4a3e      	ldr	r2, [pc, #248]	; (8003bd0 <HAL_GPIO_Init+0x2c8>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d007      	beq.n	8003aec <HAL_GPIO_Init+0x1e4>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a3d      	ldr	r2, [pc, #244]	; (8003bd4 <HAL_GPIO_Init+0x2cc>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d101      	bne.n	8003ae8 <HAL_GPIO_Init+0x1e0>
 8003ae4:	2303      	movs	r3, #3
 8003ae6:	e006      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003ae8:	2304      	movs	r3, #4
 8003aea:	e004      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e002      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <HAL_GPIO_Init+0x1ee>
 8003af4:	2300      	movs	r3, #0
 8003af6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af8:	f002 0203 	and.w	r2, r2, #3
 8003afc:	0092      	lsls	r2, r2, #2
 8003afe:	4093      	lsls	r3, r2
 8003b00:	68fa      	ldr	r2, [r7, #12]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b06:	492f      	ldr	r1, [pc, #188]	; (8003bc4 <HAL_GPIO_Init+0x2bc>)
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	089b      	lsrs	r3, r3, #2
 8003b0c:	3302      	adds	r3, #2
 8003b0e:	68fa      	ldr	r2, [r7, #12]
 8003b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d006      	beq.n	8003b2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b20:	4b2d      	ldr	r3, [pc, #180]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	492c      	ldr	r1, [pc, #176]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b26:	69bb      	ldr	r3, [r7, #24]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	600b      	str	r3, [r1, #0]
 8003b2c:	e006      	b.n	8003b3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b2e:	4b2a      	ldr	r3, [pc, #168]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	4928      	ldr	r1, [pc, #160]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b38:	4013      	ands	r3, r2
 8003b3a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d006      	beq.n	8003b56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b48:	4b23      	ldr	r3, [pc, #140]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b4a:	685a      	ldr	r2, [r3, #4]
 8003b4c:	4922      	ldr	r1, [pc, #136]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	604b      	str	r3, [r1, #4]
 8003b54:	e006      	b.n	8003b64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b56:	4b20      	ldr	r3, [pc, #128]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b58:	685a      	ldr	r2, [r3, #4]
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	43db      	mvns	r3, r3
 8003b5e:	491e      	ldr	r1, [pc, #120]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b60:	4013      	ands	r3, r2
 8003b62:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d006      	beq.n	8003b7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b70:	4b19      	ldr	r3, [pc, #100]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b72:	689a      	ldr	r2, [r3, #8]
 8003b74:	4918      	ldr	r1, [pc, #96]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	608b      	str	r3, [r1, #8]
 8003b7c:	e006      	b.n	8003b8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b7e:	4b16      	ldr	r3, [pc, #88]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	43db      	mvns	r3, r3
 8003b86:	4914      	ldr	r1, [pc, #80]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b88:	4013      	ands	r3, r2
 8003b8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d021      	beq.n	8003bdc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b98:	4b0f      	ldr	r3, [pc, #60]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b9a:	68da      	ldr	r2, [r3, #12]
 8003b9c:	490e      	ldr	r1, [pc, #56]	; (8003bd8 <HAL_GPIO_Init+0x2d0>)
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	4313      	orrs	r3, r2
 8003ba2:	60cb      	str	r3, [r1, #12]
 8003ba4:	e021      	b.n	8003bea <HAL_GPIO_Init+0x2e2>
 8003ba6:	bf00      	nop
 8003ba8:	10320000 	.word	0x10320000
 8003bac:	10310000 	.word	0x10310000
 8003bb0:	10220000 	.word	0x10220000
 8003bb4:	10210000 	.word	0x10210000
 8003bb8:	10120000 	.word	0x10120000
 8003bbc:	10110000 	.word	0x10110000
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40010000 	.word	0x40010000
 8003bc8:	40010800 	.word	0x40010800
 8003bcc:	40010c00 	.word	0x40010c00
 8003bd0:	40011000 	.word	0x40011000
 8003bd4:	40011400 	.word	0x40011400
 8003bd8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003bdc:	4b0b      	ldr	r3, [pc, #44]	; (8003c0c <HAL_GPIO_Init+0x304>)
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	43db      	mvns	r3, r3
 8003be4:	4909      	ldr	r1, [pc, #36]	; (8003c0c <HAL_GPIO_Init+0x304>)
 8003be6:	4013      	ands	r3, r2
 8003be8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bec:	3301      	adds	r3, #1
 8003bee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f47f ae8e 	bne.w	800391c <HAL_GPIO_Init+0x14>
  }
}
 8003c00:	bf00      	nop
 8003c02:	bf00      	nop
 8003c04:	372c      	adds	r7, #44	; 0x2c
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bc80      	pop	{r7}
 8003c0a:	4770      	bx	lr
 8003c0c:	40010400 	.word	0x40010400

08003c10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	460b      	mov	r3, r1
 8003c1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	689a      	ldr	r2, [r3, #8]
 8003c20:	887b      	ldrh	r3, [r7, #2]
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d002      	beq.n	8003c2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	73fb      	strb	r3, [r7, #15]
 8003c2c:	e001      	b.n	8003c32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	3714      	adds	r7, #20
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bc80      	pop	{r7}
 8003c3c:	4770      	bx	lr

08003c3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
 8003c46:	460b      	mov	r3, r1
 8003c48:	807b      	strh	r3, [r7, #2]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c4e:	787b      	ldrb	r3, [r7, #1]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c54:	887a      	ldrh	r2, [r7, #2]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c5a:	e003      	b.n	8003c64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c5c:	887b      	ldrh	r3, [r7, #2]
 8003c5e:	041a      	lsls	r2, r3, #16
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	611a      	str	r2, [r3, #16]
}
 8003c64:	bf00      	nop
 8003c66:	370c      	adds	r7, #12
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc80      	pop	{r7}
 8003c6c:	4770      	bx	lr
	...

08003c70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e12b      	b.n	8003eda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d106      	bne.n	8003c9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f7fe fa08 	bl	80020ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2224      	movs	r2, #36	; 0x24
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681a      	ldr	r2, [r3, #0]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0201 	bic.w	r2, r2, #1
 8003cb2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cd4:	f002 fee6 	bl	8006aa4 <HAL_RCC_GetPCLK1Freq>
 8003cd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	4a81      	ldr	r2, [pc, #516]	; (8003ee4 <HAL_I2C_Init+0x274>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d807      	bhi.n	8003cf4 <HAL_I2C_Init+0x84>
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	4a80      	ldr	r2, [pc, #512]	; (8003ee8 <HAL_I2C_Init+0x278>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	bf94      	ite	ls
 8003cec:	2301      	movls	r3, #1
 8003cee:	2300      	movhi	r3, #0
 8003cf0:	b2db      	uxtb	r3, r3
 8003cf2:	e006      	b.n	8003d02 <HAL_I2C_Init+0x92>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	4a7d      	ldr	r2, [pc, #500]	; (8003eec <HAL_I2C_Init+0x27c>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	bf94      	ite	ls
 8003cfc:	2301      	movls	r3, #1
 8003cfe:	2300      	movhi	r3, #0
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e0e7      	b.n	8003eda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	4a78      	ldr	r2, [pc, #480]	; (8003ef0 <HAL_I2C_Init+0x280>)
 8003d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d12:	0c9b      	lsrs	r3, r3, #18
 8003d14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	68ba      	ldr	r2, [r7, #8]
 8003d26:	430a      	orrs	r2, r1
 8003d28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	4a6a      	ldr	r2, [pc, #424]	; (8003ee4 <HAL_I2C_Init+0x274>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d802      	bhi.n	8003d44 <HAL_I2C_Init+0xd4>
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	3301      	adds	r3, #1
 8003d42:	e009      	b.n	8003d58 <HAL_I2C_Init+0xe8>
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d4a:	fb02 f303 	mul.w	r3, r2, r3
 8003d4e:	4a69      	ldr	r2, [pc, #420]	; (8003ef4 <HAL_I2C_Init+0x284>)
 8003d50:	fba2 2303 	umull	r2, r3, r2, r3
 8003d54:	099b      	lsrs	r3, r3, #6
 8003d56:	3301      	adds	r3, #1
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	6812      	ldr	r2, [r2, #0]
 8003d5c:	430b      	orrs	r3, r1
 8003d5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d6a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	495c      	ldr	r1, [pc, #368]	; (8003ee4 <HAL_I2C_Init+0x274>)
 8003d74:	428b      	cmp	r3, r1
 8003d76:	d819      	bhi.n	8003dac <HAL_I2C_Init+0x13c>
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	1e59      	subs	r1, r3, #1
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	005b      	lsls	r3, r3, #1
 8003d82:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d86:	1c59      	adds	r1, r3, #1
 8003d88:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003d8c:	400b      	ands	r3, r1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d00a      	beq.n	8003da8 <HAL_I2C_Init+0x138>
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	1e59      	subs	r1, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	005b      	lsls	r3, r3, #1
 8003d9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003da0:	3301      	adds	r3, #1
 8003da2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003da6:	e051      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003da8:	2304      	movs	r3, #4
 8003daa:	e04f      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d111      	bne.n	8003dd8 <HAL_I2C_Init+0x168>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	1e58      	subs	r0, r3, #1
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6859      	ldr	r1, [r3, #4]
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	005b      	lsls	r3, r3, #1
 8003dc0:	440b      	add	r3, r1
 8003dc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dc6:	3301      	adds	r3, #1
 8003dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	bf0c      	ite	eq
 8003dd0:	2301      	moveq	r3, #1
 8003dd2:	2300      	movne	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	e012      	b.n	8003dfe <HAL_I2C_Init+0x18e>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	1e58      	subs	r0, r3, #1
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6859      	ldr	r1, [r3, #4]
 8003de0:	460b      	mov	r3, r1
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	440b      	add	r3, r1
 8003de6:	0099      	lsls	r1, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dee:	3301      	adds	r3, #1
 8003df0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	bf0c      	ite	eq
 8003df8:	2301      	moveq	r3, #1
 8003dfa:	2300      	movne	r3, #0
 8003dfc:	b2db      	uxtb	r3, r3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <HAL_I2C_Init+0x196>
 8003e02:	2301      	movs	r3, #1
 8003e04:	e022      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10e      	bne.n	8003e2c <HAL_I2C_Init+0x1bc>
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	1e58      	subs	r0, r3, #1
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6859      	ldr	r1, [r3, #4]
 8003e16:	460b      	mov	r3, r1
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	440b      	add	r3, r1
 8003e1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e20:	3301      	adds	r3, #1
 8003e22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e2a:	e00f      	b.n	8003e4c <HAL_I2C_Init+0x1dc>
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	1e58      	subs	r0, r3, #1
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6859      	ldr	r1, [r3, #4]
 8003e34:	460b      	mov	r3, r1
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	0099      	lsls	r1, r3, #2
 8003e3c:	440b      	add	r3, r1
 8003e3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e42:	3301      	adds	r3, #1
 8003e44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	6809      	ldr	r1, [r1, #0]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	69da      	ldr	r2, [r3, #28]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6a1b      	ldr	r3, [r3, #32]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	430a      	orrs	r2, r1
 8003e6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6911      	ldr	r1, [r2, #16]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	68d2      	ldr	r2, [r2, #12]
 8003e86:	4311      	orrs	r1, r2
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6812      	ldr	r2, [r2, #0]
 8003e8c:	430b      	orrs	r3, r1
 8003e8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695a      	ldr	r2, [r3, #20]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	431a      	orrs	r2, r3
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681a      	ldr	r2, [r3, #0]
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f042 0201 	orr.w	r2, r2, #1
 8003eba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	3710      	adds	r7, #16
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	000186a0 	.word	0x000186a0
 8003ee8:	001e847f 	.word	0x001e847f
 8003eec:	003d08ff 	.word	0x003d08ff
 8003ef0:	431bde83 	.word	0x431bde83
 8003ef4:	10624dd3 	.word	0x10624dd3

08003ef8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b088      	sub	sp, #32
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	607a      	str	r2, [r7, #4]
 8003f02:	461a      	mov	r2, r3
 8003f04:	460b      	mov	r3, r1
 8003f06:	817b      	strh	r3, [r7, #10]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f0c:	f7fe fede 	bl	8002ccc <HAL_GetTick>
 8003f10:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b20      	cmp	r3, #32
 8003f1c:	f040 80e0 	bne.w	80040e0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	2319      	movs	r3, #25
 8003f26:	2201      	movs	r2, #1
 8003f28:	4970      	ldr	r1, [pc, #448]	; (80040ec <HAL_I2C_Master_Transmit+0x1f4>)
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fc92 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d001      	beq.n	8003f3a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
 8003f38:	e0d3      	b.n	80040e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_I2C_Master_Transmit+0x50>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e0cc      	b.n	80040e2 <HAL_I2C_Master_Transmit+0x1ea>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d007      	beq.n	8003f6e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f042 0201 	orr.w	r2, r2, #1
 8003f6c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f7c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2221      	movs	r2, #33	; 0x21
 8003f82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2210      	movs	r2, #16
 8003f8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	687a      	ldr	r2, [r7, #4]
 8003f98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	893a      	ldrh	r2, [r7, #8]
 8003f9e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	4a50      	ldr	r2, [pc, #320]	; (80040f0 <HAL_I2C_Master_Transmit+0x1f8>)
 8003fae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003fb0:	8979      	ldrh	r1, [r7, #10]
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	6a3a      	ldr	r2, [r7, #32]
 8003fb6:	68f8      	ldr	r0, [r7, #12]
 8003fb8:	f000 fafc 	bl	80045b4 <I2C_MasterRequestWrite>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e08d      	b.n	80040e2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	613b      	str	r3, [r7, #16]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	695b      	ldr	r3, [r3, #20]
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	699b      	ldr	r3, [r3, #24]
 8003fd8:	613b      	str	r3, [r7, #16]
 8003fda:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003fdc:	e066      	b.n	80040ac <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003fde:	697a      	ldr	r2, [r7, #20]
 8003fe0:	6a39      	ldr	r1, [r7, #32]
 8003fe2:	68f8      	ldr	r0, [r7, #12]
 8003fe4:	f000 fd0c 	bl	8004a00 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d00d      	beq.n	800400a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	2b04      	cmp	r3, #4
 8003ff4:	d107      	bne.n	8004006 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004004:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e06b      	b.n	80040e2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800400e:	781a      	ldrb	r2, [r3, #0]
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800401a:	1c5a      	adds	r2, r3, #1
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004024:	b29b      	uxth	r3, r3
 8004026:	3b01      	subs	r3, #1
 8004028:	b29a      	uxth	r2, r3
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004032:	3b01      	subs	r3, #1
 8004034:	b29a      	uxth	r2, r3
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	695b      	ldr	r3, [r3, #20]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b04      	cmp	r3, #4
 8004046:	d11b      	bne.n	8004080 <HAL_I2C_Master_Transmit+0x188>
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800404c:	2b00      	cmp	r3, #0
 800404e:	d017      	beq.n	8004080 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004054:	781a      	ldrb	r2, [r3, #0]
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004060:	1c5a      	adds	r2, r3, #1
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800406a:	b29b      	uxth	r3, r3
 800406c:	3b01      	subs	r3, #1
 800406e:	b29a      	uxth	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004078:	3b01      	subs	r3, #1
 800407a:	b29a      	uxth	r2, r3
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	6a39      	ldr	r1, [r7, #32]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fcfc 	bl	8004a82 <I2C_WaitOnBTFFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00d      	beq.n	80040ac <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004094:	2b04      	cmp	r3, #4
 8004096:	d107      	bne.n	80040a8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040a6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e01a      	b.n	80040e2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d194      	bne.n	8003fde <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	2220      	movs	r2, #32
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80040dc:	2300      	movs	r3, #0
 80040de:	e000      	b.n	80040e2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80040e0:	2302      	movs	r3, #2
  }
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3718      	adds	r7, #24
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	00100002 	.word	0x00100002
 80040f0:	ffff0000 	.word	0xffff0000

080040f4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b08c      	sub	sp, #48	; 0x30
 80040f8:	af02      	add	r7, sp, #8
 80040fa:	60f8      	str	r0, [r7, #12]
 80040fc:	607a      	str	r2, [r7, #4]
 80040fe:	461a      	mov	r2, r3
 8004100:	460b      	mov	r3, r1
 8004102:	817b      	strh	r3, [r7, #10]
 8004104:	4613      	mov	r3, r2
 8004106:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004108:	2300      	movs	r3, #0
 800410a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800410c:	f7fe fdde 	bl	8002ccc <HAL_GetTick>
 8004110:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004118:	b2db      	uxtb	r3, r3
 800411a:	2b20      	cmp	r3, #32
 800411c:	f040 823f 	bne.w	800459e <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	2319      	movs	r3, #25
 8004126:	2201      	movs	r2, #1
 8004128:	497f      	ldr	r1, [pc, #508]	; (8004328 <HAL_I2C_Master_Receive+0x234>)
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 fb92 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8004136:	2302      	movs	r3, #2
 8004138:	e232      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004140:	2b01      	cmp	r3, #1
 8004142:	d101      	bne.n	8004148 <HAL_I2C_Master_Receive+0x54>
 8004144:	2302      	movs	r3, #2
 8004146:	e22b      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b01      	cmp	r3, #1
 800415c:	d007      	beq.n	800416e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f042 0201 	orr.w	r2, r2, #1
 800416c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800417c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2222      	movs	r2, #34	; 0x22
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2210      	movs	r2, #16
 800418a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	2200      	movs	r2, #0
 8004192:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	893a      	ldrh	r2, [r7, #8]
 800419e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	4a5f      	ldr	r2, [pc, #380]	; (800432c <HAL_I2C_Master_Receive+0x238>)
 80041ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80041b0:	8979      	ldrh	r1, [r7, #10]
 80041b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f000 fa7e 	bl	80046b8 <I2C_MasterRequestRead>
 80041bc:	4603      	mov	r3, r0
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d001      	beq.n	80041c6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e1ec      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d113      	bne.n	80041f6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041ce:	2300      	movs	r3, #0
 80041d0:	61fb      	str	r3, [r7, #28]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	61fb      	str	r3, [r7, #28]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	699b      	ldr	r3, [r3, #24]
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041f2:	601a      	str	r2, [r3, #0]
 80041f4:	e1c0      	b.n	8004578 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d11e      	bne.n	800423c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681a      	ldr	r2, [r3, #0]
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800420c:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800420e:	b672      	cpsid	i
}
 8004210:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004212:	2300      	movs	r3, #0
 8004214:	61bb      	str	r3, [r7, #24]
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	695b      	ldr	r3, [r3, #20]
 800421c:	61bb      	str	r3, [r7, #24]
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	699b      	ldr	r3, [r3, #24]
 8004224:	61bb      	str	r3, [r7, #24]
 8004226:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004236:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8004238:	b662      	cpsie	i
}
 800423a:	e035      	b.n	80042a8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004240:	2b02      	cmp	r3, #2
 8004242:	d11e      	bne.n	8004282 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004252:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004254:	b672      	cpsid	i
}
 8004256:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004258:	2300      	movs	r3, #0
 800425a:	617b      	str	r3, [r7, #20]
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	617b      	str	r3, [r7, #20]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699b      	ldr	r3, [r3, #24]
 800426a:	617b      	str	r3, [r7, #20]
 800426c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800427c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800427e:	b662      	cpsie	i
}
 8004280:	e012      	b.n	80042a8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004290:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004292:	2300      	movs	r3, #0
 8004294:	613b      	str	r3, [r7, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695b      	ldr	r3, [r3, #20]
 800429c:	613b      	str	r3, [r7, #16]
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	613b      	str	r3, [r7, #16]
 80042a6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80042a8:	e166      	b.n	8004578 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ae:	2b03      	cmp	r3, #3
 80042b0:	f200 811f 	bhi.w	80044f2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d123      	bne.n	8004304 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 fc1f 	bl	8004b04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e167      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691a      	ldr	r2, [r3, #16]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	b2d2      	uxtb	r2, r2
 80042dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	1c5a      	adds	r2, r3, #1
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ec:	3b01      	subs	r3, #1
 80042ee:	b29a      	uxth	r2, r3
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	3b01      	subs	r3, #1
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004302:	e139      	b.n	8004578 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004308:	2b02      	cmp	r3, #2
 800430a:	d152      	bne.n	80043b2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800430c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430e:	9300      	str	r3, [sp, #0]
 8004310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004312:	2200      	movs	r2, #0
 8004314:	4906      	ldr	r1, [pc, #24]	; (8004330 <HAL_I2C_Master_Receive+0x23c>)
 8004316:	68f8      	ldr	r0, [r7, #12]
 8004318:	f000 fa9c 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d008      	beq.n	8004334 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e13c      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
 8004326:	bf00      	nop
 8004328:	00100002 	.word	0x00100002
 800432c:	ffff0000 	.word	0xffff0000
 8004330:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004334:	b672      	cpsid	i
}
 8004336:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004346:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	691a      	ldr	r2, [r3, #16]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004364:	3b01      	subs	r3, #1
 8004366:	b29a      	uxth	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800437a:	b662      	cpsie	i
}
 800437c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	691a      	ldr	r2, [r3, #16]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	b2d2      	uxtb	r2, r2
 800438a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004390:	1c5a      	adds	r2, r3, #1
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800439a:	3b01      	subs	r3, #1
 800439c:	b29a      	uxth	r2, r3
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043b0:	e0e2      	b.n	8004578 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	9300      	str	r3, [sp, #0]
 80043b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b8:	2200      	movs	r2, #0
 80043ba:	497b      	ldr	r1, [pc, #492]	; (80045a8 <HAL_I2C_Master_Receive+0x4b4>)
 80043bc:	68f8      	ldr	r0, [r7, #12]
 80043be:	f000 fa49 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d001      	beq.n	80043cc <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e0e9      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043da:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80043dc:	b672      	cpsid	i
}
 80043de:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	691a      	ldr	r2, [r3, #16]
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ea:	b2d2      	uxtb	r2, r2
 80043ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	1c5a      	adds	r2, r3, #1
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043fc:	3b01      	subs	r3, #1
 80043fe:	b29a      	uxth	r2, r3
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004412:	4b66      	ldr	r3, [pc, #408]	; (80045ac <HAL_I2C_Master_Receive+0x4b8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	08db      	lsrs	r3, r3, #3
 8004418:	4a65      	ldr	r2, [pc, #404]	; (80045b0 <HAL_I2C_Master_Receive+0x4bc>)
 800441a:	fba2 2303 	umull	r2, r3, r2, r3
 800441e:	0a1a      	lsrs	r2, r3, #8
 8004420:	4613      	mov	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	4413      	add	r3, r2
 8004426:	00da      	lsls	r2, r3, #3
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 800442c:	6a3b      	ldr	r3, [r7, #32]
 800442e:	3b01      	subs	r3, #1
 8004430:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8004432:	6a3b      	ldr	r3, [r7, #32]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d118      	bne.n	800446a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2220      	movs	r2, #32
 8004442:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	f043 0220 	orr.w	r2, r3, #32
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800445a:	b662      	cpsie	i
}
 800445c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e09a      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	695b      	ldr	r3, [r3, #20]
 8004470:	f003 0304 	and.w	r3, r3, #4
 8004474:	2b04      	cmp	r3, #4
 8004476:	d1d9      	bne.n	800442c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	691a      	ldr	r2, [r3, #16]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	b2d2      	uxtb	r2, r2
 8004494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29a      	uxth	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80044ba:	b662      	cpsie	i
}
 80044bc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	691a      	ldr	r2, [r3, #16]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	b2d2      	uxtb	r2, r2
 80044ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	1c5a      	adds	r2, r3, #1
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044da:	3b01      	subs	r3, #1
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b29a      	uxth	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044f0:	e042      	b.n	8004578 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 fb04 	bl	8004b04 <I2C_WaitOnRXNEFlagUntilTimeout>
 80044fc:	4603      	mov	r3, r0
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d001      	beq.n	8004506 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e04c      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	691a      	ldr	r2, [r3, #16]
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	b2d2      	uxtb	r2, r2
 8004512:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004518:	1c5a      	adds	r2, r3, #1
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004522:	3b01      	subs	r3, #1
 8004524:	b29a      	uxth	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800452e:	b29b      	uxth	r3, r3
 8004530:	3b01      	subs	r3, #1
 8004532:	b29a      	uxth	r2, r3
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	2b04      	cmp	r3, #4
 8004544:	d118      	bne.n	8004578 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	691a      	ldr	r2, [r3, #16]
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	b2d2      	uxtb	r2, r2
 8004552:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004558:	1c5a      	adds	r2, r3, #1
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456e:	b29b      	uxth	r3, r3
 8004570:	3b01      	subs	r3, #1
 8004572:	b29a      	uxth	r2, r3
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800457c:	2b00      	cmp	r3, #0
 800457e:	f47f ae94 	bne.w	80042aa <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2200      	movs	r2, #0
 8004596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800459a:	2300      	movs	r3, #0
 800459c:	e000      	b.n	80045a0 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 800459e:	2302      	movs	r3, #2
  }
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3728      	adds	r7, #40	; 0x28
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	00010004 	.word	0x00010004
 80045ac:	20000000 	.word	0x20000000
 80045b0:	14f8b589 	.word	0x14f8b589

080045b4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b088      	sub	sp, #32
 80045b8:	af02      	add	r7, sp, #8
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	607a      	str	r2, [r7, #4]
 80045be:	603b      	str	r3, [r7, #0]
 80045c0:	460b      	mov	r3, r1
 80045c2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d006      	beq.n	80045de <I2C_MasterRequestWrite+0x2a>
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d003      	beq.n	80045de <I2C_MasterRequestWrite+0x2a>
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045dc:	d108      	bne.n	80045f0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045ec:	601a      	str	r2, [r3, #0]
 80045ee:	e00b      	b.n	8004608 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045f4:	2b12      	cmp	r3, #18
 80045f6:	d107      	bne.n	8004608 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004606:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	9300      	str	r3, [sp, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 f91d 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00d      	beq.n	800463c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800462a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800462e:	d103      	bne.n	8004638 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004636:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004638:	2303      	movs	r3, #3
 800463a:	e035      	b.n	80046a8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	691b      	ldr	r3, [r3, #16]
 8004640:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004644:	d108      	bne.n	8004658 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004646:	897b      	ldrh	r3, [r7, #10]
 8004648:	b2db      	uxtb	r3, r3
 800464a:	461a      	mov	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004654:	611a      	str	r2, [r3, #16]
 8004656:	e01b      	b.n	8004690 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004658:	897b      	ldrh	r3, [r7, #10]
 800465a:	11db      	asrs	r3, r3, #7
 800465c:	b2db      	uxtb	r3, r3
 800465e:	f003 0306 	and.w	r3, r3, #6
 8004662:	b2db      	uxtb	r3, r3
 8004664:	f063 030f 	orn	r3, r3, #15
 8004668:	b2da      	uxtb	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	490e      	ldr	r1, [pc, #56]	; (80046b0 <I2C_MasterRequestWrite+0xfc>)
 8004676:	68f8      	ldr	r0, [r7, #12]
 8004678:	f000 f943 	bl	8004902 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800467c:	4603      	mov	r3, r0
 800467e:	2b00      	cmp	r3, #0
 8004680:	d001      	beq.n	8004686 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	e010      	b.n	80046a8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004686:	897b      	ldrh	r3, [r7, #10]
 8004688:	b2da      	uxtb	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	4907      	ldr	r1, [pc, #28]	; (80046b4 <I2C_MasterRequestWrite+0x100>)
 8004696:	68f8      	ldr	r0, [r7, #12]
 8004698:	f000 f933 	bl	8004902 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d001      	beq.n	80046a6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e000      	b.n	80046a8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3718      	adds	r7, #24
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	00010008 	.word	0x00010008
 80046b4:	00010002 	.word	0x00010002

080046b8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b088      	sub	sp, #32
 80046bc:	af02      	add	r7, sp, #8
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	607a      	str	r2, [r7, #4]
 80046c2:	603b      	str	r3, [r7, #0]
 80046c4:	460b      	mov	r3, r1
 80046c6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046cc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80046dc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	2b08      	cmp	r3, #8
 80046e2:	d006      	beq.n	80046f2 <I2C_MasterRequestRead+0x3a>
 80046e4:	697b      	ldr	r3, [r7, #20]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d003      	beq.n	80046f2 <I2C_MasterRequestRead+0x3a>
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80046f0:	d108      	bne.n	8004704 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	e00b      	b.n	800471c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004708:	2b11      	cmp	r3, #17
 800470a:	d107      	bne.n	800471c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	681a      	ldr	r2, [r3, #0]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800471a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004728:	68f8      	ldr	r0, [r7, #12]
 800472a:	f000 f893 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 800472e:	4603      	mov	r3, r0
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00d      	beq.n	8004750 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004742:	d103      	bne.n	800474c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f44f 7200 	mov.w	r2, #512	; 0x200
 800474a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e079      	b.n	8004844 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004758:	d108      	bne.n	800476c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800475a:	897b      	ldrh	r3, [r7, #10]
 800475c:	b2db      	uxtb	r3, r3
 800475e:	f043 0301 	orr.w	r3, r3, #1
 8004762:	b2da      	uxtb	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	611a      	str	r2, [r3, #16]
 800476a:	e05f      	b.n	800482c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800476c:	897b      	ldrh	r3, [r7, #10]
 800476e:	11db      	asrs	r3, r3, #7
 8004770:	b2db      	uxtb	r3, r3
 8004772:	f003 0306 	and.w	r3, r3, #6
 8004776:	b2db      	uxtb	r3, r3
 8004778:	f063 030f 	orn	r3, r3, #15
 800477c:	b2da      	uxtb	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	687a      	ldr	r2, [r7, #4]
 8004788:	4930      	ldr	r1, [pc, #192]	; (800484c <I2C_MasterRequestRead+0x194>)
 800478a:	68f8      	ldr	r0, [r7, #12]
 800478c:	f000 f8b9 	bl	8004902 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004790:	4603      	mov	r3, r0
 8004792:	2b00      	cmp	r3, #0
 8004794:	d001      	beq.n	800479a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e054      	b.n	8004844 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800479a:	897b      	ldrh	r3, [r7, #10]
 800479c:	b2da      	uxtb	r2, r3
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	687a      	ldr	r2, [r7, #4]
 80047a8:	4929      	ldr	r1, [pc, #164]	; (8004850 <I2C_MasterRequestRead+0x198>)
 80047aa:	68f8      	ldr	r0, [r7, #12]
 80047ac:	f000 f8a9 	bl	8004902 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d001      	beq.n	80047ba <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	e044      	b.n	8004844 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ba:	2300      	movs	r3, #0
 80047bc:	613b      	str	r3, [r7, #16]
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	699b      	ldr	r3, [r3, #24]
 80047cc:	613b      	str	r3, [r7, #16]
 80047ce:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80047de:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	9300      	str	r3, [sp, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047ec:	68f8      	ldr	r0, [r7, #12]
 80047ee:	f000 f831 	bl	8004854 <I2C_WaitOnFlagUntilTimeout>
 80047f2:	4603      	mov	r3, r0
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d00d      	beq.n	8004814 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004802:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004806:	d103      	bne.n	8004810 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800480e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8004810:	2303      	movs	r3, #3
 8004812:	e017      	b.n	8004844 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004814:	897b      	ldrh	r3, [r7, #10]
 8004816:	11db      	asrs	r3, r3, #7
 8004818:	b2db      	uxtb	r3, r3
 800481a:	f003 0306 	and.w	r3, r3, #6
 800481e:	b2db      	uxtb	r3, r3
 8004820:	f063 030e 	orn	r3, r3, #14
 8004824:	b2da      	uxtb	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	4907      	ldr	r1, [pc, #28]	; (8004850 <I2C_MasterRequestRead+0x198>)
 8004832:	68f8      	ldr	r0, [r7, #12]
 8004834:	f000 f865 	bl	8004902 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004838:	4603      	mov	r3, r0
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	00010008 	.word	0x00010008
 8004850:	00010002 	.word	0x00010002

08004854 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b084      	sub	sp, #16
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	603b      	str	r3, [r7, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004864:	e025      	b.n	80048b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800486c:	d021      	beq.n	80048b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800486e:	f7fe fa2d 	bl	8002ccc <HAL_GetTick>
 8004872:	4602      	mov	r2, r0
 8004874:	69bb      	ldr	r3, [r7, #24]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	683a      	ldr	r2, [r7, #0]
 800487a:	429a      	cmp	r2, r3
 800487c:	d302      	bcc.n	8004884 <I2C_WaitOnFlagUntilTimeout+0x30>
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d116      	bne.n	80048b2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2220      	movs	r2, #32
 800488e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489e:	f043 0220 	orr.w	r2, r3, #32
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048ae:	2301      	movs	r3, #1
 80048b0:	e023      	b.n	80048fa <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	0c1b      	lsrs	r3, r3, #16
 80048b6:	b2db      	uxtb	r3, r3
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d10d      	bne.n	80048d8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	43da      	mvns	r2, r3
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	4013      	ands	r3, r2
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	bf0c      	ite	eq
 80048ce:	2301      	moveq	r3, #1
 80048d0:	2300      	movne	r3, #0
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	461a      	mov	r2, r3
 80048d6:	e00c      	b.n	80048f2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	43da      	mvns	r2, r3
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	4013      	ands	r3, r2
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	bf0c      	ite	eq
 80048ea:	2301      	moveq	r3, #1
 80048ec:	2300      	movne	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	461a      	mov	r2, r3
 80048f2:	79fb      	ldrb	r3, [r7, #7]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d0b6      	beq.n	8004866 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80048f8:	2300      	movs	r3, #0
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004902:	b580      	push	{r7, lr}
 8004904:	b084      	sub	sp, #16
 8004906:	af00      	add	r7, sp, #0
 8004908:	60f8      	str	r0, [r7, #12]
 800490a:	60b9      	str	r1, [r7, #8]
 800490c:	607a      	str	r2, [r7, #4]
 800490e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004910:	e051      	b.n	80049b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	695b      	ldr	r3, [r3, #20]
 8004918:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800491c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004920:	d123      	bne.n	800496a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	681a      	ldr	r2, [r3, #0]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004930:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800493a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2200      	movs	r2, #0
 8004940:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	f043 0204 	orr.w	r2, r3, #4
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e046      	b.n	80049f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004970:	d021      	beq.n	80049b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004972:	f7fe f9ab 	bl	8002ccc <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	429a      	cmp	r2, r3
 8004980:	d302      	bcc.n	8004988 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d116      	bne.n	80049b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2200      	movs	r2, #0
 800498c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	f043 0220 	orr.w	r2, r3, #32
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e020      	b.n	80049f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	0c1b      	lsrs	r3, r3, #16
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b01      	cmp	r3, #1
 80049be:	d10c      	bne.n	80049da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	695b      	ldr	r3, [r3, #20]
 80049c6:	43da      	mvns	r2, r3
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	4013      	ands	r3, r2
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	bf14      	ite	ne
 80049d2:	2301      	movne	r3, #1
 80049d4:	2300      	moveq	r3, #0
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	e00b      	b.n	80049f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	699b      	ldr	r3, [r3, #24]
 80049e0:	43da      	mvns	r2, r3
 80049e2:	68bb      	ldr	r3, [r7, #8]
 80049e4:	4013      	ands	r3, r2
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	bf14      	ite	ne
 80049ec:	2301      	movne	r3, #1
 80049ee:	2300      	moveq	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d18d      	bne.n	8004912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b084      	sub	sp, #16
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a0c:	e02d      	b.n	8004a6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a0e:	68f8      	ldr	r0, [r7, #12]
 8004a10:	f000 f8ce 	bl	8004bb0 <I2C_IsAcknowledgeFailed>
 8004a14:	4603      	mov	r3, r0
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d001      	beq.n	8004a1e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a1a:	2301      	movs	r3, #1
 8004a1c:	e02d      	b.n	8004a7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a24:	d021      	beq.n	8004a6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a26:	f7fe f951 	bl	8002ccc <HAL_GetTick>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	1ad3      	subs	r3, r2, r3
 8004a30:	68ba      	ldr	r2, [r7, #8]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d302      	bcc.n	8004a3c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d116      	bne.n	8004a6a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2220      	movs	r2, #32
 8004a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a56:	f043 0220 	orr.w	r2, r3, #32
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e007      	b.n	8004a7a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	695b      	ldr	r3, [r3, #20]
 8004a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a74:	2b80      	cmp	r3, #128	; 0x80
 8004a76:	d1ca      	bne.n	8004a0e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a78:	2300      	movs	r3, #0
}
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b084      	sub	sp, #16
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	60f8      	str	r0, [r7, #12]
 8004a8a:	60b9      	str	r1, [r7, #8]
 8004a8c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a8e:	e02d      	b.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f000 f88d 	bl	8004bb0 <I2C_IsAcknowledgeFailed>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e02d      	b.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004aa6:	d021      	beq.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004aa8:	f7fe f910 	bl	8002ccc <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d302      	bcc.n	8004abe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d116      	bne.n	8004aec <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2220      	movs	r2, #32
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad8:	f043 0220 	orr.w	r2, r3, #32
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e007      	b.n	8004afc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d1ca      	bne.n	8004a90 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004afa:	2300      	movs	r3, #0
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3710      	adds	r7, #16
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b10:	e042      	b.n	8004b98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	f003 0310 	and.w	r3, r3, #16
 8004b1c:	2b10      	cmp	r3, #16
 8004b1e:	d119      	bne.n	8004b54 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f06f 0210 	mvn.w	r2, #16
 8004b28:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e029      	b.n	8004ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b54:	f7fe f8ba 	bl	8002ccc <HAL_GetTick>
 8004b58:	4602      	mov	r2, r0
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d302      	bcc.n	8004b6a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d116      	bne.n	8004b98 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b84:	f043 0220 	orr.w	r2, r3, #32
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b94:	2301      	movs	r3, #1
 8004b96:	e007      	b.n	8004ba8 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba2:	2b40      	cmp	r3, #64	; 0x40
 8004ba4:	d1b5      	bne.n	8004b12 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004ba6:	2300      	movs	r3, #0
}
 8004ba8:	4618      	mov	r0, r3
 8004baa:	3710      	adds	r7, #16
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}

08004bb0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bc6:	d11b      	bne.n	8004c00 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004bd0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2220      	movs	r2, #32
 8004bdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2200      	movs	r2, #0
 8004be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bec:	f043 0204 	orr.w	r2, r3, #4
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e000      	b.n	8004c02 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr

08004c0c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c0e:	b08b      	sub	sp, #44	; 0x2c
 8004c10:	af06      	add	r7, sp, #24
 8004c12:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d101      	bne.n	8004c1e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	e0fd      	b.n	8004e1a <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d106      	bne.n	8004c38 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f006 ff5a 	bl	800baec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2203      	movs	r2, #3
 8004c3c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4618      	mov	r0, r3
 8004c46:	f003 f80d 	bl	8007c64 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	603b      	str	r3, [r7, #0]
 8004c50:	687e      	ldr	r6, [r7, #4]
 8004c52:	466d      	mov	r5, sp
 8004c54:	f106 0410 	add.w	r4, r6, #16
 8004c58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c5c:	6823      	ldr	r3, [r4, #0]
 8004c5e:	602b      	str	r3, [r5, #0]
 8004c60:	1d33      	adds	r3, r6, #4
 8004c62:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c64:	6838      	ldr	r0, [r7, #0]
 8004c66:	f002 ffd7 	bl	8007c18 <USB_CoreInit>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d005      	beq.n	8004c7c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e0ce      	b.n	8004e1a <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	2100      	movs	r1, #0
 8004c82:	4618      	mov	r0, r3
 8004c84:	f003 f808 	bl	8007c98 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004c88:	2300      	movs	r3, #0
 8004c8a:	73fb      	strb	r3, [r7, #15]
 8004c8c:	e04c      	b.n	8004d28 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004c8e:	7bfb      	ldrb	r3, [r7, #15]
 8004c90:	6879      	ldr	r1, [r7, #4]
 8004c92:	1c5a      	adds	r2, r3, #1
 8004c94:	4613      	mov	r3, r2
 8004c96:	009b      	lsls	r3, r3, #2
 8004c98:	4413      	add	r3, r2
 8004c9a:	00db      	lsls	r3, r3, #3
 8004c9c:	440b      	add	r3, r1
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004ca4:	7bfb      	ldrb	r3, [r7, #15]
 8004ca6:	6879      	ldr	r1, [r7, #4]
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	4613      	mov	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4413      	add	r3, r2
 8004cb0:	00db      	lsls	r3, r3, #3
 8004cb2:	440b      	add	r3, r1
 8004cb4:	7bfa      	ldrb	r2, [r7, #15]
 8004cb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004cb8:	7bfa      	ldrb	r2, [r7, #15]
 8004cba:	7bfb      	ldrb	r3, [r7, #15]
 8004cbc:	b298      	uxth	r0, r3
 8004cbe:	6879      	ldr	r1, [r7, #4]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	4413      	add	r3, r2
 8004cc6:	00db      	lsls	r3, r3, #3
 8004cc8:	440b      	add	r3, r1
 8004cca:	3336      	adds	r3, #54	; 0x36
 8004ccc:	4602      	mov	r2, r0
 8004cce:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004cd0:	7bfb      	ldrb	r3, [r7, #15]
 8004cd2:	6879      	ldr	r1, [r7, #4]
 8004cd4:	1c5a      	adds	r2, r3, #1
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	4413      	add	r3, r2
 8004cdc:	00db      	lsls	r3, r3, #3
 8004cde:	440b      	add	r3, r1
 8004ce0:	3303      	adds	r3, #3
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004ce6:	7bfa      	ldrb	r2, [r7, #15]
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	4413      	add	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	440b      	add	r3, r1
 8004cf4:	3338      	adds	r3, #56	; 0x38
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004cfa:	7bfa      	ldrb	r2, [r7, #15]
 8004cfc:	6879      	ldr	r1, [r7, #4]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4413      	add	r3, r2
 8004d04:	00db      	lsls	r3, r3, #3
 8004d06:	440b      	add	r3, r1
 8004d08:	333c      	adds	r3, #60	; 0x3c
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d0e:	7bfa      	ldrb	r2, [r7, #15]
 8004d10:	6879      	ldr	r1, [r7, #4]
 8004d12:	4613      	mov	r3, r2
 8004d14:	009b      	lsls	r3, r3, #2
 8004d16:	4413      	add	r3, r2
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	440b      	add	r3, r1
 8004d1c:	3340      	adds	r3, #64	; 0x40
 8004d1e:	2200      	movs	r2, #0
 8004d20:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	3301      	adds	r3, #1
 8004d26:	73fb      	strb	r3, [r7, #15]
 8004d28:	7bfa      	ldrb	r2, [r7, #15]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d3ad      	bcc.n	8004c8e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d32:	2300      	movs	r3, #0
 8004d34:	73fb      	strb	r3, [r7, #15]
 8004d36:	e044      	b.n	8004dc2 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d38:	7bfa      	ldrb	r2, [r7, #15]
 8004d3a:	6879      	ldr	r1, [r7, #4]
 8004d3c:	4613      	mov	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	4413      	add	r3, r2
 8004d42:	00db      	lsls	r3, r3, #3
 8004d44:	440b      	add	r3, r1
 8004d46:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d4e:	7bfa      	ldrb	r2, [r7, #15]
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	4413      	add	r3, r2
 8004d58:	00db      	lsls	r3, r3, #3
 8004d5a:	440b      	add	r3, r1
 8004d5c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004d60:	7bfa      	ldrb	r2, [r7, #15]
 8004d62:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004d64:	7bfa      	ldrb	r2, [r7, #15]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4413      	add	r3, r2
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	440b      	add	r3, r1
 8004d72:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004d76:	2200      	movs	r2, #0
 8004d78:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004d7a:	7bfa      	ldrb	r2, [r7, #15]
 8004d7c:	6879      	ldr	r1, [r7, #4]
 8004d7e:	4613      	mov	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	00db      	lsls	r3, r3, #3
 8004d86:	440b      	add	r3, r1
 8004d88:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004d90:	7bfa      	ldrb	r2, [r7, #15]
 8004d92:	6879      	ldr	r1, [r7, #4]
 8004d94:	4613      	mov	r3, r2
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	4413      	add	r3, r2
 8004d9a:	00db      	lsls	r3, r3, #3
 8004d9c:	440b      	add	r3, r1
 8004d9e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004da2:	2200      	movs	r2, #0
 8004da4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004da6:	7bfa      	ldrb	r2, [r7, #15]
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	4613      	mov	r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	00db      	lsls	r3, r3, #3
 8004db2:	440b      	add	r3, r1
 8004db4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004dbc:	7bfb      	ldrb	r3, [r7, #15]
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	73fb      	strb	r3, [r7, #15]
 8004dc2:	7bfa      	ldrb	r2, [r7, #15]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d3b5      	bcc.n	8004d38 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	603b      	str	r3, [r7, #0]
 8004dd2:	687e      	ldr	r6, [r7, #4]
 8004dd4:	466d      	mov	r5, sp
 8004dd6:	f106 0410 	add.w	r4, r6, #16
 8004dda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004ddc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	602b      	str	r3, [r5, #0]
 8004de2:	1d33      	adds	r3, r6, #4
 8004de4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004de6:	6838      	ldr	r0, [r7, #0]
 8004de8:	f002 ff62 	bl	8007cb0 <USB_DevInit>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2202      	movs	r2, #2
 8004df6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	e00d      	b.n	8004e1a <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	2201      	movs	r2, #1
 8004e0a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f005 f983 	bl	800a11e <USB_DevDisconnect>

  return HAL_OK;
 8004e18:	2300      	movs	r3, #0
}
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004e22 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004e22:	b580      	push	{r7, lr}
 8004e24:	b082      	sub	sp, #8
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_PCD_Start+0x16>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e016      	b.n	8004e66 <HAL_PCD_Start+0x44>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4618      	mov	r0, r3
 8004e46:	f002 fef7 	bl	8007c38 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004e4a:	2101      	movs	r1, #1
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f007 f8a4 	bl	800bf9a <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	4618      	mov	r0, r3
 8004e58:	f005 f957 	bl	800a10a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004e64:	2300      	movs	r3, #0
}
 8004e66:	4618      	mov	r0, r3
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b088      	sub	sp, #32
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f005 f959 	bl	800a132 <USB_ReadInterrupts>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004e86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e8a:	d102      	bne.n	8004e92 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004e8c:	6878      	ldr	r0, [r7, #4]
 8004e8e:	f000 fb48 	bl	8005522 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f005 f94b 	bl	800a132 <USB_ReadInterrupts>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ea2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ea6:	d112      	bne.n	8004ece <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004eb0:	b29a      	uxth	r2, r3
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004eba:	b292      	uxth	r2, r2
 8004ebc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f006 fe8e 	bl	800bbe2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004ec6:	2100      	movs	r1, #0
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f923 	bl	8005114 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f005 f92d 	bl	800a132 <USB_ReadInterrupts>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004ede:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ee2:	d10b      	bne.n	8004efc <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004eec:	b29a      	uxth	r2, r3
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ef6:	b292      	uxth	r2, r2
 8004ef8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4618      	mov	r0, r3
 8004f02:	f005 f916 	bl	800a132 <USB_ReadInterrupts>
 8004f06:	4603      	mov	r3, r0
 8004f08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f10:	d10b      	bne.n	8004f2a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f1a:	b29a      	uxth	r2, r3
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f24:	b292      	uxth	r2, r2
 8004f26:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f005 f8ff 	bl	800a132 <USB_ReadInterrupts>
 8004f34:	4603      	mov	r3, r0
 8004f36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f3e:	d126      	bne.n	8004f8e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f48:	b29a      	uxth	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f022 0204 	bic.w	r2, r2, #4
 8004f52:	b292      	uxth	r2, r2
 8004f54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0208 	bic.w	r2, r2, #8
 8004f6a:	b292      	uxth	r2, r2
 8004f6c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f006 fe6f 	bl	800bc54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f7e:	b29a      	uxth	r2, r3
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004f88:	b292      	uxth	r2, r2
 8004f8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4618      	mov	r0, r3
 8004f94:	f005 f8cd 	bl	800a132 <USB_ReadInterrupts>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f9e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004fa2:	f040 8082 	bne.w	80050aa <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	77fb      	strb	r3, [r7, #31]
 8004faa:	e010      	b.n	8004fce <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	461a      	mov	r2, r3
 8004fb2:	7ffb      	ldrb	r3, [r7, #31]
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	441a      	add	r2, r3
 8004fb8:	7ffb      	ldrb	r3, [r7, #31]
 8004fba:	8812      	ldrh	r2, [r2, #0]
 8004fbc:	b292      	uxth	r2, r2
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	3320      	adds	r3, #32
 8004fc2:	443b      	add	r3, r7
 8004fc4:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8004fc8:	7ffb      	ldrb	r3, [r7, #31]
 8004fca:	3301      	adds	r3, #1
 8004fcc:	77fb      	strb	r3, [r7, #31]
 8004fce:	7ffb      	ldrb	r3, [r7, #31]
 8004fd0:	2b07      	cmp	r3, #7
 8004fd2:	d9eb      	bls.n	8004fac <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f042 0201 	orr.w	r2, r2, #1
 8004fe6:	b292      	uxth	r2, r2
 8004fe8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004ff4:	b29a      	uxth	r2, r3
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f022 0201 	bic.w	r2, r2, #1
 8004ffe:	b292      	uxth	r2, r2
 8005000:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8005004:	bf00      	nop
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800500e:	b29b      	uxth	r3, r3
 8005010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005014:	2b00      	cmp	r3, #0
 8005016:	d0f6      	beq.n	8005006 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005020:	b29a      	uxth	r2, r3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800502a:	b292      	uxth	r2, r2
 800502c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8005030:	2300      	movs	r3, #0
 8005032:	77fb      	strb	r3, [r7, #31]
 8005034:	e00f      	b.n	8005056 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005036:	7ffb      	ldrb	r3, [r7, #31]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6812      	ldr	r2, [r2, #0]
 800503c:	4611      	mov	r1, r2
 800503e:	7ffa      	ldrb	r2, [r7, #31]
 8005040:	0092      	lsls	r2, r2, #2
 8005042:	440a      	add	r2, r1
 8005044:	005b      	lsls	r3, r3, #1
 8005046:	3320      	adds	r3, #32
 8005048:	443b      	add	r3, r7
 800504a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800504e:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8005050:	7ffb      	ldrb	r3, [r7, #31]
 8005052:	3301      	adds	r3, #1
 8005054:	77fb      	strb	r3, [r7, #31]
 8005056:	7ffb      	ldrb	r3, [r7, #31]
 8005058:	2b07      	cmp	r3, #7
 800505a:	d9ec      	bls.n	8005036 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005064:	b29a      	uxth	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0208 	orr.w	r2, r2, #8
 800506e:	b292      	uxth	r2, r2
 8005070:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800507c:	b29a      	uxth	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005086:	b292      	uxth	r2, r2
 8005088:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005094:	b29a      	uxth	r2, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0204 	orr.w	r2, r2, #4
 800509e:	b292      	uxth	r2, r2
 80050a0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f006 fdbb 	bl	800bc20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f005 f83f 	bl	800a132 <USB_ReadInterrupts>
 80050b4:	4603      	mov	r3, r0
 80050b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050be:	d10e      	bne.n	80050de <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80050d2:	b292      	uxth	r2, r2
 80050d4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f006 fd74 	bl	800bbc6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f005 f825 	bl	800a132 <USB_ReadInterrupts>
 80050e8:	4603      	mov	r3, r0
 80050ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80050f2:	d10b      	bne.n	800510c <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80050fc:	b29a      	uxth	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005106:	b292      	uxth	r2, r2
 8005108:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 800510c:	bf00      	nop
 800510e:	3720      	adds	r7, #32
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	460b      	mov	r3, r1
 800511e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005126:	2b01      	cmp	r3, #1
 8005128:	d101      	bne.n	800512e <HAL_PCD_SetAddress+0x1a>
 800512a:	2302      	movs	r3, #2
 800512c:	e013      	b.n	8005156 <HAL_PCD_SetAddress+0x42>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	78fa      	ldrb	r2, [r7, #3]
 800513a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	78fa      	ldrb	r2, [r7, #3]
 8005144:	4611      	mov	r1, r2
 8005146:	4618      	mov	r0, r3
 8005148:	f004 ffcc 	bl	800a0e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005154:	2300      	movs	r3, #0
}
 8005156:	4618      	mov	r0, r3
 8005158:	3708      	adds	r7, #8
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}

0800515e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800515e:	b580      	push	{r7, lr}
 8005160:	b084      	sub	sp, #16
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
 8005166:	4608      	mov	r0, r1
 8005168:	4611      	mov	r1, r2
 800516a:	461a      	mov	r2, r3
 800516c:	4603      	mov	r3, r0
 800516e:	70fb      	strb	r3, [r7, #3]
 8005170:	460b      	mov	r3, r1
 8005172:	803b      	strh	r3, [r7, #0]
 8005174:	4613      	mov	r3, r2
 8005176:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005178:	2300      	movs	r3, #0
 800517a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800517c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005180:	2b00      	cmp	r3, #0
 8005182:	da0e      	bge.n	80051a2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005184:	78fb      	ldrb	r3, [r7, #3]
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	4613      	mov	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	00db      	lsls	r3, r3, #3
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	4413      	add	r3, r2
 8005198:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2201      	movs	r2, #1
 800519e:	705a      	strb	r2, [r3, #1]
 80051a0:	e00e      	b.n	80051c0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80051a2:	78fb      	ldrb	r3, [r7, #3]
 80051a4:	f003 0207 	and.w	r2, r3, #7
 80051a8:	4613      	mov	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	4413      	add	r3, r2
 80051ae:	00db      	lsls	r3, r3, #3
 80051b0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	4413      	add	r3, r2
 80051b8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80051c0:	78fb      	ldrb	r3, [r7, #3]
 80051c2:	f003 0307 	and.w	r3, r3, #7
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80051cc:	883a      	ldrh	r2, [r7, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	78ba      	ldrb	r2, [r7, #2]
 80051d6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	785b      	ldrb	r3, [r3, #1]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d004      	beq.n	80051ea <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	461a      	mov	r2, r3
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80051ea:	78bb      	ldrb	r3, [r7, #2]
 80051ec:	2b02      	cmp	r3, #2
 80051ee:	d102      	bne.n	80051f6 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2200      	movs	r2, #0
 80051f4:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d101      	bne.n	8005204 <HAL_PCD_EP_Open+0xa6>
 8005200:	2302      	movs	r3, #2
 8005202:	e00e      	b.n	8005222 <HAL_PCD_EP_Open+0xc4>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68f9      	ldr	r1, [r7, #12]
 8005212:	4618      	mov	r0, r3
 8005214:	f002 fd6c 	bl	8007cf0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8005220:	7afb      	ldrb	r3, [r7, #11]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b084      	sub	sp, #16
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
 8005232:	460b      	mov	r3, r1
 8005234:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005236:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800523a:	2b00      	cmp	r3, #0
 800523c:	da0e      	bge.n	800525c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800523e:	78fb      	ldrb	r3, [r7, #3]
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	1c5a      	adds	r2, r3, #1
 8005246:	4613      	mov	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	00db      	lsls	r3, r3, #3
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	4413      	add	r3, r2
 8005252:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	2201      	movs	r2, #1
 8005258:	705a      	strb	r2, [r3, #1]
 800525a:	e00e      	b.n	800527a <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800525c:	78fb      	ldrb	r3, [r7, #3]
 800525e:	f003 0207 	and.w	r2, r3, #7
 8005262:	4613      	mov	r3, r2
 8005264:	009b      	lsls	r3, r3, #2
 8005266:	4413      	add	r3, r2
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	4413      	add	r3, r2
 8005272:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2200      	movs	r2, #0
 8005278:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800527a:	78fb      	ldrb	r3, [r7, #3]
 800527c:	f003 0307 	and.w	r3, r3, #7
 8005280:	b2da      	uxtb	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_PCD_EP_Close+0x6a>
 8005290:	2302      	movs	r3, #2
 8005292:	e00e      	b.n	80052b2 <HAL_PCD_EP_Close+0x88>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68f9      	ldr	r1, [r7, #12]
 80052a2:	4618      	mov	r0, r3
 80052a4:	f003 f88e 	bl	80083c4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3710      	adds	r7, #16
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bd80      	pop	{r7, pc}

080052ba <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80052ba:	b580      	push	{r7, lr}
 80052bc:	b086      	sub	sp, #24
 80052be:	af00      	add	r7, sp, #0
 80052c0:	60f8      	str	r0, [r7, #12]
 80052c2:	607a      	str	r2, [r7, #4]
 80052c4:	603b      	str	r3, [r7, #0]
 80052c6:	460b      	mov	r3, r1
 80052c8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052ca:	7afb      	ldrb	r3, [r7, #11]
 80052cc:	f003 0207 	and.w	r2, r3, #7
 80052d0:	4613      	mov	r3, r2
 80052d2:	009b      	lsls	r3, r3, #2
 80052d4:	4413      	add	r3, r2
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80052dc:	68fa      	ldr	r2, [r7, #12]
 80052de:	4413      	add	r3, r2
 80052e0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	687a      	ldr	r2, [r7, #4]
 80052e6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	683a      	ldr	r2, [r7, #0]
 80052ec:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	2200      	movs	r2, #0
 80052f2:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	2200      	movs	r2, #0
 80052f8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052fa:	7afb      	ldrb	r3, [r7, #11]
 80052fc:	f003 0307 	and.w	r3, r3, #7
 8005300:	b2da      	uxtb	r2, r3
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005306:	7afb      	ldrb	r3, [r7, #11]
 8005308:	f003 0307 	and.w	r3, r3, #7
 800530c:	2b00      	cmp	r3, #0
 800530e:	d106      	bne.n	800531e <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	6979      	ldr	r1, [r7, #20]
 8005316:	4618      	mov	r0, r3
 8005318:	f003 fa40 	bl	800879c <USB_EPStartXfer>
 800531c:	e005      	b.n	800532a <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6979      	ldr	r1, [r7, #20]
 8005324:	4618      	mov	r0, r3
 8005326:	f003 fa39 	bl	800879c <USB_EPStartXfer>
  }

  return HAL_OK;
 800532a:	2300      	movs	r3, #0
}
 800532c:	4618      	mov	r0, r3
 800532e:	3718      	adds	r7, #24
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}

08005334 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b086      	sub	sp, #24
 8005338:	af00      	add	r7, sp, #0
 800533a:	60f8      	str	r0, [r7, #12]
 800533c:	607a      	str	r2, [r7, #4]
 800533e:	603b      	str	r3, [r7, #0]
 8005340:	460b      	mov	r3, r1
 8005342:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005344:	7afb      	ldrb	r3, [r7, #11]
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	4613      	mov	r3, r2
 800534e:	009b      	lsls	r3, r3, #2
 8005350:	4413      	add	r3, r2
 8005352:	00db      	lsls	r3, r3, #3
 8005354:	68fa      	ldr	r2, [r7, #12]
 8005356:	4413      	add	r3, r2
 8005358:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	687a      	ldr	r2, [r7, #4]
 800535e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	683a      	ldr	r2, [r7, #0]
 8005364:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	683a      	ldr	r2, [r7, #0]
 8005372:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	2200      	movs	r2, #0
 8005378:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800537a:	697b      	ldr	r3, [r7, #20]
 800537c:	2201      	movs	r2, #1
 800537e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005380:	7afb      	ldrb	r3, [r7, #11]
 8005382:	f003 0307 	and.w	r3, r3, #7
 8005386:	b2da      	uxtb	r2, r3
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800538c:	7afb      	ldrb	r3, [r7, #11]
 800538e:	f003 0307 	and.w	r3, r3, #7
 8005392:	2b00      	cmp	r3, #0
 8005394:	d106      	bne.n	80053a4 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	6979      	ldr	r1, [r7, #20]
 800539c:	4618      	mov	r0, r3
 800539e:	f003 f9fd 	bl	800879c <USB_EPStartXfer>
 80053a2:	e005      	b.n	80053b0 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	6979      	ldr	r1, [r7, #20]
 80053aa:	4618      	mov	r0, r3
 80053ac:	f003 f9f6 	bl	800879c <USB_EPStartXfer>
  }

  return HAL_OK;
 80053b0:	2300      	movs	r3, #0
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}

080053ba <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b084      	sub	sp, #16
 80053be:	af00      	add	r7, sp, #0
 80053c0:	6078      	str	r0, [r7, #4]
 80053c2:	460b      	mov	r3, r1
 80053c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80053c6:	78fb      	ldrb	r3, [r7, #3]
 80053c8:	f003 0207 	and.w	r2, r3, #7
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d901      	bls.n	80053d8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e04c      	b.n	8005472 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80053d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	da0e      	bge.n	80053fe <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053e0:	78fb      	ldrb	r3, [r7, #3]
 80053e2:	f003 0307 	and.w	r3, r3, #7
 80053e6:	1c5a      	adds	r2, r3, #1
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	00db      	lsls	r3, r3, #3
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	4413      	add	r3, r2
 80053f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2201      	movs	r2, #1
 80053fa:	705a      	strb	r2, [r3, #1]
 80053fc:	e00c      	b.n	8005418 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80053fe:	78fa      	ldrb	r2, [r7, #3]
 8005400:	4613      	mov	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	00db      	lsls	r3, r3, #3
 8005408:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800540c:	687a      	ldr	r2, [r7, #4]
 800540e:	4413      	add	r3, r2
 8005410:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2201      	movs	r2, #1
 800541c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	f003 0307 	and.w	r3, r3, #7
 8005424:	b2da      	uxtb	r2, r3
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005430:	2b01      	cmp	r3, #1
 8005432:	d101      	bne.n	8005438 <HAL_PCD_EP_SetStall+0x7e>
 8005434:	2302      	movs	r3, #2
 8005436:	e01c      	b.n	8005472 <HAL_PCD_EP_SetStall+0xb8>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	68f9      	ldr	r1, [r7, #12]
 8005446:	4618      	mov	r0, r3
 8005448:	f004 fd4f 	bl	8009eea <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800544c:	78fb      	ldrb	r3, [r7, #3]
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	2b00      	cmp	r3, #0
 8005454:	d108      	bne.n	8005468 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8005460:	4619      	mov	r1, r3
 8005462:	4610      	mov	r0, r2
 8005464:	f004 fe74 	bl	800a150 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800547a:	b580      	push	{r7, lr}
 800547c:	b084      	sub	sp, #16
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
 8005482:	460b      	mov	r3, r1
 8005484:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005486:	78fb      	ldrb	r3, [r7, #3]
 8005488:	f003 020f 	and.w	r2, r3, #15
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	429a      	cmp	r2, r3
 8005492:	d901      	bls.n	8005498 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e040      	b.n	800551a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800549c:	2b00      	cmp	r3, #0
 800549e:	da0e      	bge.n	80054be <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	f003 0307 	and.w	r3, r3, #7
 80054a6:	1c5a      	adds	r2, r3, #1
 80054a8:	4613      	mov	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	4413      	add	r3, r2
 80054ae:	00db      	lsls	r3, r3, #3
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	4413      	add	r3, r2
 80054b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2201      	movs	r2, #1
 80054ba:	705a      	strb	r2, [r3, #1]
 80054bc:	e00e      	b.n	80054dc <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80054be:	78fb      	ldrb	r3, [r7, #3]
 80054c0:	f003 0207 	and.w	r2, r3, #7
 80054c4:	4613      	mov	r3, r2
 80054c6:	009b      	lsls	r3, r3, #2
 80054c8:	4413      	add	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	4413      	add	r3, r2
 80054d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	2200      	movs	r2, #0
 80054da:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054e2:	78fb      	ldrb	r3, [r7, #3]
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	b2da      	uxtb	r2, r3
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d101      	bne.n	80054fc <HAL_PCD_EP_ClrStall+0x82>
 80054f8:	2302      	movs	r3, #2
 80054fa:	e00e      	b.n	800551a <HAL_PCD_EP_ClrStall+0xa0>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	68f9      	ldr	r1, [r7, #12]
 800550a:	4618      	mov	r0, r3
 800550c:	f004 fd3d 	bl	8009f8a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2200      	movs	r2, #0
 8005514:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}

08005522 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8005522:	b580      	push	{r7, lr}
 8005524:	b08e      	sub	sp, #56	; 0x38
 8005526:	af00      	add	r7, sp, #0
 8005528:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800552a:	e2de      	b.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
  {
    wIstr = hpcd->Instance->ISTR;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005534:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005536:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005538:	b2db      	uxtb	r3, r3
 800553a:	f003 030f 	and.w	r3, r3, #15
 800553e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8005542:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005546:	2b00      	cmp	r3, #0
 8005548:	f040 8157 	bne.w	80057fa <PCD_EP_ISR_Handler+0x2d8>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800554c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800554e:	f003 0310 	and.w	r3, r3, #16
 8005552:	2b00      	cmp	r3, #0
 8005554:	d151      	bne.n	80055fa <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	881b      	ldrh	r3, [r3, #0]
 800555c:	b29b      	uxth	r3, r3
 800555e:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005562:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005566:	81fb      	strh	r3, [r7, #14]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	89fb      	ldrh	r3, [r7, #14]
 800556e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005572:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005576:	b29b      	uxth	r3, r3
 8005578:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	3328      	adds	r3, #40	; 0x28
 800557e:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005588:	b29b      	uxth	r3, r3
 800558a:	461a      	mov	r2, r3
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	781b      	ldrb	r3, [r3, #0]
 8005590:	00db      	lsls	r3, r3, #3
 8005592:	4413      	add	r3, r2
 8005594:	3302      	adds	r3, #2
 8005596:	005b      	lsls	r3, r3, #1
 8005598:	687a      	ldr	r2, [r7, #4]
 800559a:	6812      	ldr	r2, [r2, #0]
 800559c:	4413      	add	r3, r2
 800559e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80055a2:	881b      	ldrh	r3, [r3, #0]
 80055a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80055a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055aa:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80055ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055ae:	695a      	ldr	r2, [r3, #20]
 80055b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	441a      	add	r2, r3
 80055b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b8:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80055ba:	2100      	movs	r1, #0
 80055bc:	6878      	ldr	r0, [r7, #4]
 80055be:	f006 fae8 	bl	800bb92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 828d 	beq.w	8005aea <PCD_EP_ISR_Handler+0x5c8>
 80055d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f040 8288 	bne.w	8005aea <PCD_EP_ISR_Handler+0x5c8>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80055f8:	e277      	b.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005600:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800560a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800560c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005610:	2b00      	cmp	r3, #0
 8005612:	d034      	beq.n	800567e <PCD_EP_ISR_Handler+0x15c>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800561c:	b29b      	uxth	r3, r3
 800561e:	461a      	mov	r2, r3
 8005620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	4413      	add	r3, r2
 8005628:	3306      	adds	r3, #6
 800562a:	005b      	lsls	r3, r3, #1
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	6812      	ldr	r2, [r2, #0]
 8005630:	4413      	add	r3, r2
 8005632:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800563c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800563e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6818      	ldr	r0, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 800564a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800564c:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800564e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005650:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005652:	b29b      	uxth	r3, r3
 8005654:	f004 fdcb 	bl	800a1ee <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	881b      	ldrh	r3, [r3, #0]
 800565e:	b29a      	uxth	r2, r3
 8005660:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005664:	4013      	ands	r3, r2
 8005666:	823b      	strh	r3, [r7, #16]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	8a3a      	ldrh	r2, [r7, #16]
 800566e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005672:	b292      	uxth	r2, r2
 8005674:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f006 fa5e 	bl	800bb38 <HAL_PCD_SetupStageCallback>
 800567c:	e235      	b.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800567e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005682:	2b00      	cmp	r3, #0
 8005684:	f280 8231 	bge.w	8005aea <PCD_EP_ISR_Handler+0x5c8>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	881b      	ldrh	r3, [r3, #0]
 800568e:	b29a      	uxth	r2, r3
 8005690:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005694:	4013      	ands	r3, r2
 8005696:	83bb      	strh	r3, [r7, #28]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	8bba      	ldrh	r2, [r7, #28]
 800569e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80056a2:	b292      	uxth	r2, r2
 80056a4:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	461a      	mov	r2, r3
 80056b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	00db      	lsls	r3, r3, #3
 80056b8:	4413      	add	r3, r2
 80056ba:	3306      	adds	r3, #6
 80056bc:	005b      	lsls	r3, r3, #1
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6812      	ldr	r2, [r2, #0]
 80056c2:	4413      	add	r3, r2
 80056c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80056c8:	881b      	ldrh	r3, [r3, #0]
 80056ca:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80056ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80056d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d4:	69db      	ldr	r3, [r3, #28]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d019      	beq.n	800570e <PCD_EP_ISR_Handler+0x1ec>
 80056da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d015      	beq.n	800570e <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6818      	ldr	r0, [r3, #0]
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e8:	6959      	ldr	r1, [r3, #20]
 80056ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ec:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80056ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	f004 fd7b 	bl	800a1ee <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	695a      	ldr	r2, [r3, #20]
 80056fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fe:	69db      	ldr	r3, [r3, #28]
 8005700:	441a      	add	r2, r3
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005706:	2100      	movs	r1, #0
 8005708:	6878      	ldr	r0, [r7, #4]
 800570a:	f006 fa27 	bl	800bb5c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	61bb      	str	r3, [r7, #24]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800571c:	b29b      	uxth	r3, r3
 800571e:	461a      	mov	r2, r3
 8005720:	69bb      	ldr	r3, [r7, #24]
 8005722:	4413      	add	r3, r2
 8005724:	61bb      	str	r3, [r7, #24]
 8005726:	69bb      	ldr	r3, [r7, #24]
 8005728:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800572c:	617b      	str	r3, [r7, #20]
 800572e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005730:	691b      	ldr	r3, [r3, #16]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d112      	bne.n	800575c <PCD_EP_ISR_Handler+0x23a>
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	881b      	ldrh	r3, [r3, #0]
 800573a:	b29b      	uxth	r3, r3
 800573c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005740:	b29a      	uxth	r2, r3
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	801a      	strh	r2, [r3, #0]
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	881b      	ldrh	r3, [r3, #0]
 800574a:	b29b      	uxth	r3, r3
 800574c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005750:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005754:	b29a      	uxth	r2, r3
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	801a      	strh	r2, [r3, #0]
 800575a:	e02f      	b.n	80057bc <PCD_EP_ISR_Handler+0x29a>
 800575c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800575e:	691b      	ldr	r3, [r3, #16]
 8005760:	2b3e      	cmp	r3, #62	; 0x3e
 8005762:	d813      	bhi.n	800578c <PCD_EP_ISR_Handler+0x26a>
 8005764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	085b      	lsrs	r3, r3, #1
 800576a:	633b      	str	r3, [r7, #48]	; 0x30
 800576c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800576e:	691b      	ldr	r3, [r3, #16]
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <PCD_EP_ISR_Handler+0x25c>
 8005778:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800577a:	3301      	adds	r3, #1
 800577c:	633b      	str	r3, [r7, #48]	; 0x30
 800577e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005780:	b29b      	uxth	r3, r3
 8005782:	029b      	lsls	r3, r3, #10
 8005784:	b29a      	uxth	r2, r3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	801a      	strh	r2, [r3, #0]
 800578a:	e017      	b.n	80057bc <PCD_EP_ISR_Handler+0x29a>
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	095b      	lsrs	r3, r3, #5
 8005792:	633b      	str	r3, [r7, #48]	; 0x30
 8005794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005796:	691b      	ldr	r3, [r3, #16]
 8005798:	f003 031f 	and.w	r3, r3, #31
 800579c:	2b00      	cmp	r3, #0
 800579e:	d102      	bne.n	80057a6 <PCD_EP_ISR_Handler+0x284>
 80057a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a2:	3b01      	subs	r3, #1
 80057a4:	633b      	str	r3, [r7, #48]	; 0x30
 80057a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	029b      	lsls	r3, r3, #10
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80057b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80057b6:	b29a      	uxth	r2, r3
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80057c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057cc:	827b      	strh	r3, [r7, #18]
 80057ce:	8a7b      	ldrh	r3, [r7, #18]
 80057d0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80057d4:	827b      	strh	r3, [r7, #18]
 80057d6:	8a7b      	ldrh	r3, [r7, #18]
 80057d8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80057dc:	827b      	strh	r3, [r7, #18]
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	8a7b      	ldrh	r3, [r7, #18]
 80057e4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057e8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	8013      	strh	r3, [r2, #0]
 80057f8:	e177      	b.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	461a      	mov	r2, r3
 8005800:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	881b      	ldrh	r3, [r3, #0]
 800580a:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800580c:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8005810:	2b00      	cmp	r3, #0
 8005812:	f280 80ea 	bge.w	80059ea <PCD_EP_ISR_Handler+0x4c8>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	461a      	mov	r2, r3
 800581c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	4413      	add	r3, r2
 8005824:	881b      	ldrh	r3, [r3, #0]
 8005826:	b29a      	uxth	r2, r3
 8005828:	f640 738f 	movw	r3, #3983	; 0xf8f
 800582c:	4013      	ands	r3, r2
 800582e:	853b      	strh	r3, [r7, #40]	; 0x28
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	461a      	mov	r2, r3
 8005836:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800583a:	009b      	lsls	r3, r3, #2
 800583c:	4413      	add	r3, r2
 800583e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005840:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005844:	b292      	uxth	r2, r2
 8005846:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005848:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800584c:	4613      	mov	r3, r2
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	4413      	add	r3, r2
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	4413      	add	r3, r2
 800585c:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800585e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005860:	7b1b      	ldrb	r3, [r3, #12]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d122      	bne.n	80058ac <PCD_EP_ISR_Handler+0x38a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800586e:	b29b      	uxth	r3, r3
 8005870:	461a      	mov	r2, r3
 8005872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005874:	781b      	ldrb	r3, [r3, #0]
 8005876:	00db      	lsls	r3, r3, #3
 8005878:	4413      	add	r3, r2
 800587a:	3306      	adds	r3, #6
 800587c:	005b      	lsls	r3, r3, #1
 800587e:	687a      	ldr	r2, [r7, #4]
 8005880:	6812      	ldr	r2, [r2, #0]
 8005882:	4413      	add	r3, r2
 8005884:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005888:	881b      	ldrh	r3, [r3, #0]
 800588a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800588e:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8005890:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005892:	2b00      	cmp	r3, #0
 8005894:	f000 8087 	beq.w	80059a6 <PCD_EP_ISR_Handler+0x484>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	6818      	ldr	r0, [r3, #0]
 800589c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589e:	6959      	ldr	r1, [r3, #20]
 80058a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a2:	88da      	ldrh	r2, [r3, #6]
 80058a4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80058a6:	f004 fca2 	bl	800a1ee <USB_ReadPMA>
 80058aa:	e07c      	b.n	80059a6 <PCD_EP_ISR_Handler+0x484>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80058ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ae:	78db      	ldrb	r3, [r3, #3]
 80058b0:	2b02      	cmp	r3, #2
 80058b2:	d108      	bne.n	80058c6 <PCD_EP_ISR_Handler+0x3a4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80058b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80058b6:	461a      	mov	r2, r3
 80058b8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f923 	bl	8005b06 <HAL_PCD_EP_DB_Receive>
 80058c0:	4603      	mov	r3, r0
 80058c2:	86fb      	strh	r3, [r7, #54]	; 0x36
 80058c4:	e06f      	b.n	80059a6 <PCD_EP_ISR_Handler+0x484>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	009b      	lsls	r3, r3, #2
 80058d2:	4413      	add	r3, r2
 80058d4:	881b      	ldrh	r3, [r3, #0]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80058dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058e0:	847b      	strh	r3, [r7, #34]	; 0x22
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	009b      	lsls	r3, r3, #2
 80058ee:	441a      	add	r2, r3
 80058f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80058f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80058f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80058fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80058fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005902:	b29b      	uxth	r3, r3
 8005904:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	461a      	mov	r2, r3
 800590c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4413      	add	r3, r2
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	b29b      	uxth	r3, r3
 8005918:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d021      	beq.n	8005964 <PCD_EP_ISR_Handler+0x442>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005928:	b29b      	uxth	r3, r3
 800592a:	461a      	mov	r2, r3
 800592c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592e:	781b      	ldrb	r3, [r3, #0]
 8005930:	00db      	lsls	r3, r3, #3
 8005932:	4413      	add	r3, r2
 8005934:	3302      	adds	r3, #2
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	6812      	ldr	r2, [r2, #0]
 800593c:	4413      	add	r3, r2
 800593e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005942:	881b      	ldrh	r3, [r3, #0]
 8005944:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005948:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800594a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800594c:	2b00      	cmp	r3, #0
 800594e:	d02a      	beq.n	80059a6 <PCD_EP_ISR_Handler+0x484>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6818      	ldr	r0, [r3, #0]
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	6959      	ldr	r1, [r3, #20]
 8005958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595a:	891a      	ldrh	r2, [r3, #8]
 800595c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800595e:	f004 fc46 	bl	800a1ee <USB_ReadPMA>
 8005962:	e020      	b.n	80059a6 <PCD_EP_ISR_Handler+0x484>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800596c:	b29b      	uxth	r3, r3
 800596e:	461a      	mov	r2, r3
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	781b      	ldrb	r3, [r3, #0]
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	4413      	add	r3, r2
 8005978:	3306      	adds	r3, #6
 800597a:	005b      	lsls	r3, r3, #1
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	6812      	ldr	r2, [r2, #0]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005986:	881b      	ldrh	r3, [r3, #0]
 8005988:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800598c:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 800598e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <PCD_EP_ISR_Handler+0x484>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6818      	ldr	r0, [r3, #0]
 8005998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599a:	6959      	ldr	r1, [r3, #20]
 800599c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800599e:	895a      	ldrh	r2, [r3, #10]
 80059a0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80059a2:	f004 fc24 	bl	800a1ee <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80059a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059a8:	69da      	ldr	r2, [r3, #28]
 80059aa:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80059ac:	441a      	add	r2, r3
 80059ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80059b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b4:	695a      	ldr	r2, [r3, #20]
 80059b6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80059b8:	441a      	add	r2, r3
 80059ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059bc:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80059be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c0:	699b      	ldr	r3, [r3, #24]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d004      	beq.n	80059d0 <PCD_EP_ISR_Handler+0x4ae>
 80059c6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80059c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	429a      	cmp	r2, r3
 80059ce:	d206      	bcs.n	80059de <PCD_EP_ISR_Handler+0x4bc>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80059d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	4619      	mov	r1, r3
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f006 f8c0 	bl	800bb5c <HAL_PCD_DataOutStageCallback>
 80059dc:	e005      	b.n	80059ea <PCD_EP_ISR_Handler+0x4c8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80059e4:	4618      	mov	r0, r3
 80059e6:	f002 fed9 	bl	800879c <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80059ea:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80059ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d07a      	beq.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
      {
        ep = &hpcd->IN_ep[epindex];
 80059f4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80059f8:	1c5a      	adds	r2, r3, #1
 80059fa:	4613      	mov	r3, r2
 80059fc:	009b      	lsls	r3, r3, #2
 80059fe:	4413      	add	r3, r2
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	4413      	add	r3, r2
 8005a06:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005a12:	009b      	lsls	r3, r3, #2
 8005a14:	4413      	add	r3, r2
 8005a16:	881b      	ldrh	r3, [r3, #0]
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a22:	843b      	strh	r3, [r7, #32]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	461a      	mov	r2, r3
 8005a2a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	441a      	add	r2, r3
 8005a32:	8c3b      	ldrh	r3, [r7, #32]
 8005a34:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a38:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8005a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a42:	78db      	ldrb	r3, [r3, #3]
 8005a44:	2b02      	cmp	r3, #2
 8005a46:	d108      	bne.n	8005a5a <PCD_EP_ISR_Handler+0x538>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8005a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a4a:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d146      	bne.n	8005ade <PCD_EP_ISR_Handler+0x5bc>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8005a50:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d141      	bne.n	8005ade <PCD_EP_ISR_Handler+0x5bc>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	461a      	mov	r2, r3
 8005a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	00db      	lsls	r3, r3, #3
 8005a6c:	4413      	add	r3, r2
 8005a6e:	3302      	adds	r3, #2
 8005a70:	005b      	lsls	r3, r3, #1
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	6812      	ldr	r2, [r2, #0]
 8005a76:	4413      	add	r3, r2
 8005a78:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a7c:	881b      	ldrh	r3, [r3, #0]
 8005a7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a82:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8005a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a86:	699a      	ldr	r2, [r3, #24]
 8005a88:	8bfb      	ldrh	r3, [r7, #30]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d906      	bls.n	8005a9c <PCD_EP_ISR_Handler+0x57a>
          {
            ep->xfer_len -= TxByteNbre;
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	699a      	ldr	r2, [r3, #24]
 8005a92:	8bfb      	ldrh	r3, [r7, #30]
 8005a94:	1ad2      	subs	r2, r2, r3
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	619a      	str	r2, [r3, #24]
 8005a9a:	e002      	b.n	8005aa2 <PCD_EP_ISR_Handler+0x580>
          }
          else
          {
            ep->xfer_len = 0U;
 8005a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8005aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa4:	699b      	ldr	r3, [r3, #24]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d106      	bne.n	8005ab8 <PCD_EP_ISR_Handler+0x596>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	4619      	mov	r1, r3
 8005ab0:	6878      	ldr	r0, [r7, #4]
 8005ab2:	f006 f86e 	bl	800bb92 <HAL_PCD_DataInStageCallback>
          if (ep->xfer_len == 0U)
 8005ab6:	e018      	b.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8005ab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aba:	695a      	ldr	r2, [r3, #20]
 8005abc:	8bfb      	ldrh	r3, [r7, #30]
 8005abe:	441a      	add	r2, r3
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac2:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac6:	69da      	ldr	r2, [r3, #28]
 8005ac8:	8bfb      	ldrh	r3, [r7, #30]
 8005aca:	441a      	add	r2, r3
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f002 fe60 	bl	800879c <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8005adc:	e005      	b.n	8005aea <PCD_EP_ISR_Handler+0x5c8>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005ade:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005ae0:	461a      	mov	r2, r3
 8005ae2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f000 f91b 	bl	8005d20 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005af2:	b29b      	uxth	r3, r3
 8005af4:	b21b      	sxth	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f6ff ad18 	blt.w	800552c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3738      	adds	r7, #56	; 0x38
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}

08005b06 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005b06:	b580      	push	{r7, lr}
 8005b08:	b088      	sub	sp, #32
 8005b0a:	af00      	add	r7, sp, #0
 8005b0c:	60f8      	str	r0, [r7, #12]
 8005b0e:	60b9      	str	r1, [r7, #8]
 8005b10:	4613      	mov	r3, r2
 8005b12:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005b14:	88fb      	ldrh	r3, [r7, #6]
 8005b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d07e      	beq.n	8005c1c <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b26:	b29b      	uxth	r3, r3
 8005b28:	461a      	mov	r2, r3
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	00db      	lsls	r3, r3, #3
 8005b30:	4413      	add	r3, r2
 8005b32:	3302      	adds	r3, #2
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	68fa      	ldr	r2, [r7, #12]
 8005b38:	6812      	ldr	r2, [r2, #0]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b40:	881b      	ldrh	r3, [r3, #0]
 8005b42:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b46:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	699a      	ldr	r2, [r3, #24]
 8005b4c:	8b7b      	ldrh	r3, [r7, #26]
 8005b4e:	429a      	cmp	r2, r3
 8005b50:	d306      	bcc.n	8005b60 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	699a      	ldr	r2, [r3, #24]
 8005b56:	8b7b      	ldrh	r3, [r7, #26]
 8005b58:	1ad2      	subs	r2, r2, r3
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	619a      	str	r2, [r3, #24]
 8005b5e:	e002      	b.n	8005b66 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2200      	movs	r2, #0
 8005b64:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005b66:	68bb      	ldr	r3, [r7, #8]
 8005b68:	699b      	ldr	r3, [r3, #24]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d123      	bne.n	8005bb6 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	009b      	lsls	r3, r3, #2
 8005b7a:	4413      	add	r3, r2
 8005b7c:	881b      	ldrh	r3, [r3, #0]
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b88:	833b      	strh	r3, [r7, #24]
 8005b8a:	8b3b      	ldrh	r3, [r7, #24]
 8005b8c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005b90:	833b      	strh	r3, [r7, #24]
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	461a      	mov	r2, r3
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	009b      	lsls	r3, r3, #2
 8005b9e:	441a      	add	r2, r3
 8005ba0:	8b3b      	ldrh	r3, [r7, #24]
 8005ba2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ba6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005baa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005bb6:	88fb      	ldrh	r3, [r7, #6]
 8005bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d01f      	beq.n	8005c00 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	009b      	lsls	r3, r3, #2
 8005bcc:	4413      	add	r3, r2
 8005bce:	881b      	ldrh	r3, [r3, #0]
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005bd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bda:	82fb      	strh	r3, [r7, #22]
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	461a      	mov	r2, r3
 8005be2:	68bb      	ldr	r3, [r7, #8]
 8005be4:	781b      	ldrb	r3, [r3, #0]
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	441a      	add	r2, r3
 8005bea:	8afb      	ldrh	r3, [r7, #22]
 8005bec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005bf0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005bf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bf8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005c00:	8b7b      	ldrh	r3, [r7, #26]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	f000 8087 	beq.w	8005d16 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	6818      	ldr	r0, [r3, #0]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	6959      	ldr	r1, [r3, #20]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	891a      	ldrh	r2, [r3, #8]
 8005c14:	8b7b      	ldrh	r3, [r7, #26]
 8005c16:	f004 faea 	bl	800a1ee <USB_ReadPMA>
 8005c1a:	e07c      	b.n	8005d16 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	461a      	mov	r2, r3
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	4413      	add	r3, r2
 8005c30:	3306      	adds	r3, #6
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	6812      	ldr	r2, [r2, #0]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005c3e:	881b      	ldrh	r3, [r3, #0]
 8005c40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c44:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005c46:	68bb      	ldr	r3, [r7, #8]
 8005c48:	699a      	ldr	r2, [r3, #24]
 8005c4a:	8b7b      	ldrh	r3, [r7, #26]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d306      	bcc.n	8005c5e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8005c50:	68bb      	ldr	r3, [r7, #8]
 8005c52:	699a      	ldr	r2, [r3, #24]
 8005c54:	8b7b      	ldrh	r3, [r7, #26]
 8005c56:	1ad2      	subs	r2, r2, r3
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	619a      	str	r2, [r3, #24]
 8005c5c:	e002      	b.n	8005c64 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2200      	movs	r2, #0
 8005c62:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d123      	bne.n	8005cb4 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	461a      	mov	r2, r3
 8005c72:	68bb      	ldr	r3, [r7, #8]
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4413      	add	r3, r2
 8005c7a:	881b      	ldrh	r3, [r3, #0]
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c86:	83fb      	strh	r3, [r7, #30]
 8005c88:	8bfb      	ldrh	r3, [r7, #30]
 8005c8a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005c8e:	83fb      	strh	r3, [r7, #30]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	461a      	mov	r2, r3
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	781b      	ldrb	r3, [r3, #0]
 8005c9a:	009b      	lsls	r3, r3, #2
 8005c9c:	441a      	add	r2, r3
 8005c9e:	8bfb      	ldrh	r3, [r7, #30]
 8005ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005cb4:	88fb      	ldrh	r3, [r7, #6]
 8005cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d11f      	bne.n	8005cfe <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	781b      	ldrb	r3, [r3, #0]
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	881b      	ldrh	r3, [r3, #0]
 8005cce:	b29b      	uxth	r3, r3
 8005cd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005cd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd8:	83bb      	strh	r3, [r7, #28]
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	781b      	ldrb	r3, [r3, #0]
 8005ce4:	009b      	lsls	r3, r3, #2
 8005ce6:	441a      	add	r2, r3
 8005ce8:	8bbb      	ldrh	r3, [r7, #28]
 8005cea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cf6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005cfe:	8b7b      	ldrh	r3, [r7, #26]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d008      	beq.n	8005d16 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	6818      	ldr	r0, [r3, #0]
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	6959      	ldr	r1, [r3, #20]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	895a      	ldrh	r2, [r3, #10]
 8005d10:	8b7b      	ldrh	r3, [r7, #26]
 8005d12:	f004 fa6c 	bl	800a1ee <USB_ReadPMA>
    }
  }

  return count;
 8005d16:	8b7b      	ldrh	r3, [r7, #26]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3720      	adds	r7, #32
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005d20:	b580      	push	{r7, lr}
 8005d22:	b094      	sub	sp, #80	; 0x50
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	60f8      	str	r0, [r7, #12]
 8005d28:	60b9      	str	r1, [r7, #8]
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005d2e:	88fb      	ldrh	r3, [r7, #6]
 8005d30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 8138 	beq.w	8005faa <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	461a      	mov	r2, r3
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	4413      	add	r3, r2
 8005d4e:	3302      	adds	r3, #2
 8005d50:	005b      	lsls	r3, r3, #1
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	6812      	ldr	r2, [r2, #0]
 8005d56:	4413      	add	r3, r2
 8005d58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d5c:	881b      	ldrh	r3, [r3, #0]
 8005d5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d62:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	699a      	ldr	r2, [r3, #24]
 8005d6a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d907      	bls.n	8005d82 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	699a      	ldr	r2, [r3, #24]
 8005d76:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d7a:	1ad2      	subs	r2, r2, r3
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	619a      	str	r2, [r3, #24]
 8005d80:	e002      	b.n	8005d88 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	2200      	movs	r2, #0
 8005d86:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	699b      	ldr	r3, [r3, #24]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d12c      	bne.n	8005dea <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	4619      	mov	r1, r3
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f005 fefb 	bl	800bb92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005d9c:	88fb      	ldrh	r3, [r7, #6]
 8005d9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	f000 823a 	beq.w	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	461a      	mov	r2, r3
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	781b      	ldrb	r3, [r3, #0]
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	881b      	ldrh	r3, [r3, #0]
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dc2:	82fb      	strh	r3, [r7, #22]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	461a      	mov	r2, r3
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	781b      	ldrb	r3, [r3, #0]
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	441a      	add	r2, r3
 8005dd2:	8afb      	ldrh	r3, [r7, #22]
 8005dd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005dd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005ddc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005de0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	8013      	strh	r3, [r2, #0]
 8005de8:	e218      	b.n	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005dea:	88fb      	ldrh	r3, [r7, #6]
 8005dec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d01f      	beq.n	8005e34 <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	461a      	mov	r2, r3
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	009b      	lsls	r3, r3, #2
 8005e00:	4413      	add	r3, r2
 8005e02:	881b      	ldrh	r3, [r3, #0]
 8005e04:	b29b      	uxth	r3, r3
 8005e06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e0e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	461a      	mov	r2, r3
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	441a      	add	r2, r3
 8005e1e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005e20:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e24:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e28:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005e34:	68bb      	ldr	r3, [r7, #8]
 8005e36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	f040 81ee 	bne.w	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	695a      	ldr	r2, [r3, #20]
 8005e44:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005e48:	441a      	add	r2, r3
 8005e4a:	68bb      	ldr	r3, [r7, #8]
 8005e4c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	69da      	ldr	r2, [r3, #28]
 8005e52:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005e56:	441a      	add	r2, r3
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	6a1a      	ldr	r2, [r3, #32]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d309      	bcc.n	8005e7c <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	6a1a      	ldr	r2, [r3, #32]
 8005e72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e74:	1ad2      	subs	r2, r2, r3
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	621a      	str	r2, [r3, #32]
 8005e7a:	e015      	b.n	8005ea8 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	6a1b      	ldr	r3, [r3, #32]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d107      	bne.n	8005e94 <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 8005e84:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005e88:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005e92:	e009      	b.n	8005ea8 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	6a1b      	ldr	r3, [r3, #32]
 8005ea0:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	785b      	ldrb	r3, [r3, #1]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d155      	bne.n	8005f5c <HAL_PCD_EP_DB_Transmit+0x23c>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	61fb      	str	r3, [r7, #28]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	61fb      	str	r3, [r7, #28]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	011a      	lsls	r2, r3, #4
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005ed6:	61bb      	str	r3, [r7, #24]
 8005ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d112      	bne.n	8005f04 <HAL_PCD_EP_DB_Transmit+0x1e4>
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	881b      	ldrh	r3, [r3, #0]
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	801a      	strh	r2, [r3, #0]
 8005eee:	69bb      	ldr	r3, [r7, #24]
 8005ef0:	881b      	ldrh	r3, [r3, #0]
 8005ef2:	b29b      	uxth	r3, r3
 8005ef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005efc:	b29a      	uxth	r2, r3
 8005efe:	69bb      	ldr	r3, [r7, #24]
 8005f00:	801a      	strh	r2, [r3, #0]
 8005f02:	e047      	b.n	8005f94 <HAL_PCD_EP_DB_Transmit+0x274>
 8005f04:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f06:	2b3e      	cmp	r3, #62	; 0x3e
 8005f08:	d811      	bhi.n	8005f2e <HAL_PCD_EP_DB_Transmit+0x20e>
 8005f0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f0c:	085b      	lsrs	r3, r3, #1
 8005f0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d002      	beq.n	8005f20 <HAL_PCD_EP_DB_Transmit+0x200>
 8005f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f22:	b29b      	uxth	r3, r3
 8005f24:	029b      	lsls	r3, r3, #10
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	801a      	strh	r2, [r3, #0]
 8005f2c:	e032      	b.n	8005f94 <HAL_PCD_EP_DB_Transmit+0x274>
 8005f2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f30:	095b      	lsrs	r3, r3, #5
 8005f32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f36:	f003 031f 	and.w	r3, r3, #31
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d102      	bne.n	8005f44 <HAL_PCD_EP_DB_Transmit+0x224>
 8005f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f40:	3b01      	subs	r3, #1
 8005f42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	029b      	lsls	r3, r3, #10
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f50:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f54:	b29a      	uxth	r2, r3
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	801a      	strh	r2, [r3, #0]
 8005f5a:	e01b      	b.n	8005f94 <HAL_PCD_EP_DB_Transmit+0x274>
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	785b      	ldrb	r3, [r3, #1]
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	d117      	bne.n	8005f94 <HAL_PCD_EP_DB_Transmit+0x274>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	627b      	str	r3, [r7, #36]	; 0x24
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f72:	b29b      	uxth	r3, r3
 8005f74:	461a      	mov	r2, r3
 8005f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f78:	4413      	add	r3, r2
 8005f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8005f7c:	68bb      	ldr	r3, [r7, #8]
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	011a      	lsls	r2, r3, #4
 8005f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f84:	4413      	add	r3, r2
 8005f86:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005f8a:	623b      	str	r3, [r7, #32]
 8005f8c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005f8e:	b29a      	uxth	r2, r3
 8005f90:	6a3b      	ldr	r3, [r7, #32]
 8005f92:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	6818      	ldr	r0, [r3, #0]
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	6959      	ldr	r1, [r3, #20]
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	891a      	ldrh	r2, [r3, #8]
 8005fa0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	f004 f8df 	bl	800a166 <USB_WritePMA>
 8005fa8:	e138      	b.n	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	68bb      	ldr	r3, [r7, #8]
 8005fb8:	781b      	ldrb	r3, [r3, #0]
 8005fba:	00db      	lsls	r3, r3, #3
 8005fbc:	4413      	add	r3, r2
 8005fbe:	3306      	adds	r3, #6
 8005fc0:	005b      	lsls	r3, r3, #1
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	6812      	ldr	r2, [r2, #0]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fcc:	881b      	ldrh	r3, [r3, #0]
 8005fce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fd2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	699a      	ldr	r2, [r3, #24]
 8005fda:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d307      	bcc.n	8005ff2 <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 8005fe2:	68bb      	ldr	r3, [r7, #8]
 8005fe4:	699a      	ldr	r2, [r3, #24]
 8005fe6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005fea:	1ad2      	subs	r2, r2, r3
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	619a      	str	r2, [r3, #24]
 8005ff0:	e002      	b.n	8005ff8 <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d12e      	bne.n	800605e <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	781b      	ldrb	r3, [r3, #0]
 8006004:	4619      	mov	r1, r3
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f005 fdc3 	bl	800bb92 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800600c:	88fb      	ldrh	r3, [r7, #6]
 800600e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006012:	2b00      	cmp	r3, #0
 8006014:	f040 8102 	bne.w	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	461a      	mov	r2, r3
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	009b      	lsls	r3, r3, #2
 8006024:	4413      	add	r3, r2
 8006026:	881b      	ldrh	r3, [r3, #0]
 8006028:	b29b      	uxth	r3, r3
 800602a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800602e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006032:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	461a      	mov	r2, r3
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	441a      	add	r2, r3
 8006044:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006048:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800604c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006050:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006054:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006058:	b29b      	uxth	r3, r3
 800605a:	8013      	strh	r3, [r2, #0]
 800605c:	e0de      	b.n	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800605e:	88fb      	ldrh	r3, [r7, #6]
 8006060:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d11f      	bne.n	80060a8 <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	461a      	mov	r2, r3
 800606e:	68bb      	ldr	r3, [r7, #8]
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	4413      	add	r3, r2
 8006076:	881b      	ldrh	r3, [r3, #0]
 8006078:	b29b      	uxth	r3, r3
 800607a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800607e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006082:	867b      	strh	r3, [r7, #50]	; 0x32
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	461a      	mov	r2, r3
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	781b      	ldrb	r3, [r3, #0]
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	441a      	add	r2, r3
 8006092:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8006094:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006098:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800609c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80060a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060a4:	b29b      	uxth	r3, r3
 80060a6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	f040 80b4 	bne.w	800621c <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	695a      	ldr	r2, [r3, #20]
 80060b8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80060bc:	441a      	add	r2, r3
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	69da      	ldr	r2, [r3, #28]
 80060c6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80060ca:	441a      	add	r2, r3
 80060cc:	68bb      	ldr	r3, [r7, #8]
 80060ce:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	6a1a      	ldr	r2, [r3, #32]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	691b      	ldr	r3, [r3, #16]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d309      	bcc.n	80060f0 <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	6a1a      	ldr	r2, [r3, #32]
 80060e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80060e8:	1ad2      	subs	r2, r2, r3
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	621a      	str	r2, [r3, #32]
 80060ee:	e015      	b.n	800611c <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 80060f0:	68bb      	ldr	r3, [r7, #8]
 80060f2:	6a1b      	ldr	r3, [r3, #32]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d107      	bne.n	8006108 <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 80060f8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80060fc:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2200      	movs	r2, #0
 8006102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006106:	e009      	b.n	800611c <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	2200      	movs	r2, #0
 8006112:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	2200      	movs	r2, #0
 8006118:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	643b      	str	r3, [r7, #64]	; 0x40
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	785b      	ldrb	r3, [r3, #1]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d155      	bne.n	80061d6 <HAL_PCD_EP_DB_Transmit+0x4b6>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006138:	b29b      	uxth	r3, r3
 800613a:	461a      	mov	r2, r3
 800613c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800613e:	4413      	add	r3, r2
 8006140:	63bb      	str	r3, [r7, #56]	; 0x38
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	781b      	ldrb	r3, [r3, #0]
 8006146:	011a      	lsls	r2, r3, #4
 8006148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614a:	4413      	add	r3, r2
 800614c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006150:	637b      	str	r3, [r7, #52]	; 0x34
 8006152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006154:	2b00      	cmp	r3, #0
 8006156:	d112      	bne.n	800617e <HAL_PCD_EP_DB_Transmit+0x45e>
 8006158:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800615a:	881b      	ldrh	r3, [r3, #0]
 800615c:	b29b      	uxth	r3, r3
 800615e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006162:	b29a      	uxth	r2, r3
 8006164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006166:	801a      	strh	r2, [r3, #0]
 8006168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800616a:	881b      	ldrh	r3, [r3, #0]
 800616c:	b29b      	uxth	r3, r3
 800616e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006176:	b29a      	uxth	r2, r3
 8006178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800617a:	801a      	strh	r2, [r3, #0]
 800617c:	e044      	b.n	8006208 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800617e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006180:	2b3e      	cmp	r3, #62	; 0x3e
 8006182:	d811      	bhi.n	80061a8 <HAL_PCD_EP_DB_Transmit+0x488>
 8006184:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006186:	085b      	lsrs	r3, r3, #1
 8006188:	64fb      	str	r3, [r7, #76]	; 0x4c
 800618a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800618c:	f003 0301 	and.w	r3, r3, #1
 8006190:	2b00      	cmp	r3, #0
 8006192:	d002      	beq.n	800619a <HAL_PCD_EP_DB_Transmit+0x47a>
 8006194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006196:	3301      	adds	r3, #1
 8006198:	64fb      	str	r3, [r7, #76]	; 0x4c
 800619a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800619c:	b29b      	uxth	r3, r3
 800619e:	029b      	lsls	r3, r3, #10
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061a4:	801a      	strh	r2, [r3, #0]
 80061a6:	e02f      	b.n	8006208 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80061a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80061b0:	f003 031f 	and.w	r3, r3, #31
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d102      	bne.n	80061be <HAL_PCD_EP_DB_Transmit+0x49e>
 80061b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061ba:	3b01      	subs	r3, #1
 80061bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	029b      	lsls	r3, r3, #10
 80061c4:	b29b      	uxth	r3, r3
 80061c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061ce:	b29a      	uxth	r2, r3
 80061d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80061d2:	801a      	strh	r2, [r3, #0]
 80061d4:	e018      	b.n	8006208 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	785b      	ldrb	r3, [r3, #1]
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d114      	bne.n	8006208 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061e6:	b29b      	uxth	r3, r3
 80061e8:	461a      	mov	r2, r3
 80061ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061ec:	4413      	add	r3, r2
 80061ee:	643b      	str	r3, [r7, #64]	; 0x40
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	011a      	lsls	r2, r3, #4
 80061f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061f8:	4413      	add	r3, r2
 80061fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80061fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006200:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006202:	b29a      	uxth	r2, r3
 8006204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006206:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6818      	ldr	r0, [r3, #0]
 800620c:	68bb      	ldr	r3, [r7, #8]
 800620e:	6959      	ldr	r1, [r3, #20]
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	895a      	ldrh	r2, [r3, #10]
 8006214:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006216:	b29b      	uxth	r3, r3
 8006218:	f003 ffa5 	bl	800a166 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4413      	add	r3, r2
 800622a:	881b      	ldrh	r3, [r3, #0]
 800622c:	b29b      	uxth	r3, r3
 800622e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006236:	82bb      	strh	r3, [r7, #20]
 8006238:	8abb      	ldrh	r3, [r7, #20]
 800623a:	f083 0310 	eor.w	r3, r3, #16
 800623e:	82bb      	strh	r3, [r7, #20]
 8006240:	8abb      	ldrh	r3, [r7, #20]
 8006242:	f083 0320 	eor.w	r3, r3, #32
 8006246:	82bb      	strh	r3, [r7, #20]
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	461a      	mov	r2, r3
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	009b      	lsls	r3, r3, #2
 8006254:	441a      	add	r2, r3
 8006256:	8abb      	ldrh	r3, [r7, #20]
 8006258:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800625c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006260:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006264:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006268:	b29b      	uxth	r3, r3
 800626a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3750      	adds	r7, #80	; 0x50
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006276:	b480      	push	{r7}
 8006278:	b087      	sub	sp, #28
 800627a:	af00      	add	r7, sp, #0
 800627c:	60f8      	str	r0, [r7, #12]
 800627e:	607b      	str	r3, [r7, #4]
 8006280:	460b      	mov	r3, r1
 8006282:	817b      	strh	r3, [r7, #10]
 8006284:	4613      	mov	r3, r2
 8006286:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006288:	897b      	ldrh	r3, [r7, #10]
 800628a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800628e:	b29b      	uxth	r3, r3
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00b      	beq.n	80062ac <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006294:	897b      	ldrh	r3, [r7, #10]
 8006296:	f003 0307 	and.w	r3, r3, #7
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	4613      	mov	r3, r2
 800629e:	009b      	lsls	r3, r3, #2
 80062a0:	4413      	add	r3, r2
 80062a2:	00db      	lsls	r3, r3, #3
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	4413      	add	r3, r2
 80062a8:	617b      	str	r3, [r7, #20]
 80062aa:	e009      	b.n	80062c0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80062ac:	897a      	ldrh	r2, [r7, #10]
 80062ae:	4613      	mov	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	4413      	add	r3, r2
 80062b4:	00db      	lsls	r3, r3, #3
 80062b6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80062ba:	68fa      	ldr	r2, [r7, #12]
 80062bc:	4413      	add	r3, r2
 80062be:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80062c0:	893b      	ldrh	r3, [r7, #8]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d107      	bne.n	80062d6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	2200      	movs	r2, #0
 80062ca:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	b29a      	uxth	r2, r3
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	80da      	strh	r2, [r3, #6]
 80062d4:	e00b      	b.n	80062ee <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	2201      	movs	r2, #1
 80062da:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	b29a      	uxth	r2, r3
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	0c1b      	lsrs	r3, r3, #16
 80062e8:	b29a      	uxth	r2, r3
 80062ea:	697b      	ldr	r3, [r7, #20]
 80062ec:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	371c      	adds	r7, #28
 80062f4:	46bd      	mov	sp, r7
 80062f6:	bc80      	pop	{r7}
 80062f8:	4770      	bx	lr
	...

080062fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b086      	sub	sp, #24
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d101      	bne.n	800630e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800630a:	2301      	movs	r3, #1
 800630c:	e272      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b00      	cmp	r3, #0
 8006318:	f000 8087 	beq.w	800642a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800631c:	4b92      	ldr	r3, [pc, #584]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	f003 030c 	and.w	r3, r3, #12
 8006324:	2b04      	cmp	r3, #4
 8006326:	d00c      	beq.n	8006342 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006328:	4b8f      	ldr	r3, [pc, #572]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f003 030c 	and.w	r3, r3, #12
 8006330:	2b08      	cmp	r3, #8
 8006332:	d112      	bne.n	800635a <HAL_RCC_OscConfig+0x5e>
 8006334:	4b8c      	ldr	r3, [pc, #560]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800633c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006340:	d10b      	bne.n	800635a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006342:	4b89      	ldr	r3, [pc, #548]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d06c      	beq.n	8006428 <HAL_RCC_OscConfig+0x12c>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d168      	bne.n	8006428 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	e24c      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006362:	d106      	bne.n	8006372 <HAL_RCC_OscConfig+0x76>
 8006364:	4b80      	ldr	r3, [pc, #512]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a7f      	ldr	r2, [pc, #508]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800636a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800636e:	6013      	str	r3, [r2, #0]
 8006370:	e02e      	b.n	80063d0 <HAL_RCC_OscConfig+0xd4>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10c      	bne.n	8006394 <HAL_RCC_OscConfig+0x98>
 800637a:	4b7b      	ldr	r3, [pc, #492]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a7a      	ldr	r2, [pc, #488]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006380:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006384:	6013      	str	r3, [r2, #0]
 8006386:	4b78      	ldr	r3, [pc, #480]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a77      	ldr	r2, [pc, #476]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800638c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006390:	6013      	str	r3, [r2, #0]
 8006392:	e01d      	b.n	80063d0 <HAL_RCC_OscConfig+0xd4>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800639c:	d10c      	bne.n	80063b8 <HAL_RCC_OscConfig+0xbc>
 800639e:	4b72      	ldr	r3, [pc, #456]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4a71      	ldr	r2, [pc, #452]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80063a8:	6013      	str	r3, [r2, #0]
 80063aa:	4b6f      	ldr	r3, [pc, #444]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a6e      	ldr	r2, [pc, #440]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	e00b      	b.n	80063d0 <HAL_RCC_OscConfig+0xd4>
 80063b8:	4b6b      	ldr	r3, [pc, #428]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	4a6a      	ldr	r2, [pc, #424]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80063c2:	6013      	str	r3, [r2, #0]
 80063c4:	4b68      	ldr	r3, [pc, #416]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	4a67      	ldr	r2, [pc, #412]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80063ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d013      	beq.n	8006400 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d8:	f7fc fc78 	bl	8002ccc <HAL_GetTick>
 80063dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063de:	e008      	b.n	80063f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063e0:	f7fc fc74 	bl	8002ccc <HAL_GetTick>
 80063e4:	4602      	mov	r2, r0
 80063e6:	693b      	ldr	r3, [r7, #16]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	2b64      	cmp	r3, #100	; 0x64
 80063ec:	d901      	bls.n	80063f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80063ee:	2303      	movs	r3, #3
 80063f0:	e200      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80063f2:	4b5d      	ldr	r3, [pc, #372]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d0f0      	beq.n	80063e0 <HAL_RCC_OscConfig+0xe4>
 80063fe:	e014      	b.n	800642a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006400:	f7fc fc64 	bl	8002ccc <HAL_GetTick>
 8006404:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006406:	e008      	b.n	800641a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006408:	f7fc fc60 	bl	8002ccc <HAL_GetTick>
 800640c:	4602      	mov	r2, r0
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	2b64      	cmp	r3, #100	; 0x64
 8006414:	d901      	bls.n	800641a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006416:	2303      	movs	r3, #3
 8006418:	e1ec      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800641a:	4b53      	ldr	r3, [pc, #332]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006422:	2b00      	cmp	r3, #0
 8006424:	d1f0      	bne.n	8006408 <HAL_RCC_OscConfig+0x10c>
 8006426:	e000      	b.n	800642a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006428:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f003 0302 	and.w	r3, r3, #2
 8006432:	2b00      	cmp	r3, #0
 8006434:	d063      	beq.n	80064fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006436:	4b4c      	ldr	r3, [pc, #304]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	f003 030c 	and.w	r3, r3, #12
 800643e:	2b00      	cmp	r3, #0
 8006440:	d00b      	beq.n	800645a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006442:	4b49      	ldr	r3, [pc, #292]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	f003 030c 	and.w	r3, r3, #12
 800644a:	2b08      	cmp	r3, #8
 800644c:	d11c      	bne.n	8006488 <HAL_RCC_OscConfig+0x18c>
 800644e:	4b46      	ldr	r3, [pc, #280]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d116      	bne.n	8006488 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800645a:	4b43      	ldr	r3, [pc, #268]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0302 	and.w	r3, r3, #2
 8006462:	2b00      	cmp	r3, #0
 8006464:	d005      	beq.n	8006472 <HAL_RCC_OscConfig+0x176>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	2b01      	cmp	r3, #1
 800646c:	d001      	beq.n	8006472 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e1c0      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006472:	4b3d      	ldr	r3, [pc, #244]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	00db      	lsls	r3, r3, #3
 8006480:	4939      	ldr	r1, [pc, #228]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006482:	4313      	orrs	r3, r2
 8006484:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006486:	e03a      	b.n	80064fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d020      	beq.n	80064d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006490:	4b36      	ldr	r3, [pc, #216]	; (800656c <HAL_RCC_OscConfig+0x270>)
 8006492:	2201      	movs	r2, #1
 8006494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006496:	f7fc fc19 	bl	8002ccc <HAL_GetTick>
 800649a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800649c:	e008      	b.n	80064b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800649e:	f7fc fc15 	bl	8002ccc <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d901      	bls.n	80064b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e1a1      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064b0:	4b2d      	ldr	r3, [pc, #180]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0302 	and.w	r3, r3, #2
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d0f0      	beq.n	800649e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064bc:	4b2a      	ldr	r3, [pc, #168]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	695b      	ldr	r3, [r3, #20]
 80064c8:	00db      	lsls	r3, r3, #3
 80064ca:	4927      	ldr	r1, [pc, #156]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80064cc:	4313      	orrs	r3, r2
 80064ce:	600b      	str	r3, [r1, #0]
 80064d0:	e015      	b.n	80064fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80064d2:	4b26      	ldr	r3, [pc, #152]	; (800656c <HAL_RCC_OscConfig+0x270>)
 80064d4:	2200      	movs	r2, #0
 80064d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064d8:	f7fc fbf8 	bl	8002ccc <HAL_GetTick>
 80064dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064de:	e008      	b.n	80064f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064e0:	f7fc fbf4 	bl	8002ccc <HAL_GetTick>
 80064e4:	4602      	mov	r2, r0
 80064e6:	693b      	ldr	r3, [r7, #16]
 80064e8:	1ad3      	subs	r3, r2, r3
 80064ea:	2b02      	cmp	r3, #2
 80064ec:	d901      	bls.n	80064f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e180      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80064f2:	4b1d      	ldr	r3, [pc, #116]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f003 0302 	and.w	r3, r3, #2
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d1f0      	bne.n	80064e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0308 	and.w	r3, r3, #8
 8006506:	2b00      	cmp	r3, #0
 8006508:	d03a      	beq.n	8006580 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	699b      	ldr	r3, [r3, #24]
 800650e:	2b00      	cmp	r3, #0
 8006510:	d019      	beq.n	8006546 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006512:	4b17      	ldr	r3, [pc, #92]	; (8006570 <HAL_RCC_OscConfig+0x274>)
 8006514:	2201      	movs	r2, #1
 8006516:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006518:	f7fc fbd8 	bl	8002ccc <HAL_GetTick>
 800651c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800651e:	e008      	b.n	8006532 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006520:	f7fc fbd4 	bl	8002ccc <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	2b02      	cmp	r3, #2
 800652c:	d901      	bls.n	8006532 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e160      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006532:	4b0d      	ldr	r3, [pc, #52]	; (8006568 <HAL_RCC_OscConfig+0x26c>)
 8006534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b00      	cmp	r3, #0
 800653c:	d0f0      	beq.n	8006520 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800653e:	2001      	movs	r0, #1
 8006540:	f000 fad8 	bl	8006af4 <RCC_Delay>
 8006544:	e01c      	b.n	8006580 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006546:	4b0a      	ldr	r3, [pc, #40]	; (8006570 <HAL_RCC_OscConfig+0x274>)
 8006548:	2200      	movs	r2, #0
 800654a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800654c:	f7fc fbbe 	bl	8002ccc <HAL_GetTick>
 8006550:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006552:	e00f      	b.n	8006574 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006554:	f7fc fbba 	bl	8002ccc <HAL_GetTick>
 8006558:	4602      	mov	r2, r0
 800655a:	693b      	ldr	r3, [r7, #16]
 800655c:	1ad3      	subs	r3, r2, r3
 800655e:	2b02      	cmp	r3, #2
 8006560:	d908      	bls.n	8006574 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006562:	2303      	movs	r3, #3
 8006564:	e146      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
 8006566:	bf00      	nop
 8006568:	40021000 	.word	0x40021000
 800656c:	42420000 	.word	0x42420000
 8006570:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006574:	4b92      	ldr	r3, [pc, #584]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006578:	f003 0302 	and.w	r3, r3, #2
 800657c:	2b00      	cmp	r3, #0
 800657e:	d1e9      	bne.n	8006554 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 0304 	and.w	r3, r3, #4
 8006588:	2b00      	cmp	r3, #0
 800658a:	f000 80a6 	beq.w	80066da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800658e:	2300      	movs	r3, #0
 8006590:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006592:	4b8b      	ldr	r3, [pc, #556]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800659a:	2b00      	cmp	r3, #0
 800659c:	d10d      	bne.n	80065ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800659e:	4b88      	ldr	r3, [pc, #544]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80065a0:	69db      	ldr	r3, [r3, #28]
 80065a2:	4a87      	ldr	r2, [pc, #540]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80065a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80065a8:	61d3      	str	r3, [r2, #28]
 80065aa:	4b85      	ldr	r3, [pc, #532]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065b2:	60bb      	str	r3, [r7, #8]
 80065b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065b6:	2301      	movs	r3, #1
 80065b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ba:	4b82      	ldr	r3, [pc, #520]	; (80067c4 <HAL_RCC_OscConfig+0x4c8>)
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d118      	bne.n	80065f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065c6:	4b7f      	ldr	r3, [pc, #508]	; (80067c4 <HAL_RCC_OscConfig+0x4c8>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a7e      	ldr	r2, [pc, #504]	; (80067c4 <HAL_RCC_OscConfig+0x4c8>)
 80065cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065d2:	f7fc fb7b 	bl	8002ccc <HAL_GetTick>
 80065d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065d8:	e008      	b.n	80065ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065da:	f7fc fb77 	bl	8002ccc <HAL_GetTick>
 80065de:	4602      	mov	r2, r0
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	1ad3      	subs	r3, r2, r3
 80065e4:	2b64      	cmp	r3, #100	; 0x64
 80065e6:	d901      	bls.n	80065ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80065e8:	2303      	movs	r3, #3
 80065ea:	e103      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065ec:	4b75      	ldr	r3, [pc, #468]	; (80067c4 <HAL_RCC_OscConfig+0x4c8>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d0f0      	beq.n	80065da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d106      	bne.n	800660e <HAL_RCC_OscConfig+0x312>
 8006600:	4b6f      	ldr	r3, [pc, #444]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006602:	6a1b      	ldr	r3, [r3, #32]
 8006604:	4a6e      	ldr	r2, [pc, #440]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006606:	f043 0301 	orr.w	r3, r3, #1
 800660a:	6213      	str	r3, [r2, #32]
 800660c:	e02d      	b.n	800666a <HAL_RCC_OscConfig+0x36e>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10c      	bne.n	8006630 <HAL_RCC_OscConfig+0x334>
 8006616:	4b6a      	ldr	r3, [pc, #424]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006618:	6a1b      	ldr	r3, [r3, #32]
 800661a:	4a69      	ldr	r2, [pc, #420]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800661c:	f023 0301 	bic.w	r3, r3, #1
 8006620:	6213      	str	r3, [r2, #32]
 8006622:	4b67      	ldr	r3, [pc, #412]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006624:	6a1b      	ldr	r3, [r3, #32]
 8006626:	4a66      	ldr	r2, [pc, #408]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006628:	f023 0304 	bic.w	r3, r3, #4
 800662c:	6213      	str	r3, [r2, #32]
 800662e:	e01c      	b.n	800666a <HAL_RCC_OscConfig+0x36e>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	68db      	ldr	r3, [r3, #12]
 8006634:	2b05      	cmp	r3, #5
 8006636:	d10c      	bne.n	8006652 <HAL_RCC_OscConfig+0x356>
 8006638:	4b61      	ldr	r3, [pc, #388]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800663a:	6a1b      	ldr	r3, [r3, #32]
 800663c:	4a60      	ldr	r2, [pc, #384]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800663e:	f043 0304 	orr.w	r3, r3, #4
 8006642:	6213      	str	r3, [r2, #32]
 8006644:	4b5e      	ldr	r3, [pc, #376]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	4a5d      	ldr	r2, [pc, #372]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800664a:	f043 0301 	orr.w	r3, r3, #1
 800664e:	6213      	str	r3, [r2, #32]
 8006650:	e00b      	b.n	800666a <HAL_RCC_OscConfig+0x36e>
 8006652:	4b5b      	ldr	r3, [pc, #364]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	4a5a      	ldr	r2, [pc, #360]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006658:	f023 0301 	bic.w	r3, r3, #1
 800665c:	6213      	str	r3, [r2, #32]
 800665e:	4b58      	ldr	r3, [pc, #352]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	4a57      	ldr	r2, [pc, #348]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006664:	f023 0304 	bic.w	r3, r3, #4
 8006668:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d015      	beq.n	800669e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006672:	f7fc fb2b 	bl	8002ccc <HAL_GetTick>
 8006676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006678:	e00a      	b.n	8006690 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800667a:	f7fc fb27 	bl	8002ccc <HAL_GetTick>
 800667e:	4602      	mov	r2, r0
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	1ad3      	subs	r3, r2, r3
 8006684:	f241 3288 	movw	r2, #5000	; 0x1388
 8006688:	4293      	cmp	r3, r2
 800668a:	d901      	bls.n	8006690 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e0b1      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006690:	4b4b      	ldr	r3, [pc, #300]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006692:	6a1b      	ldr	r3, [r3, #32]
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0ee      	beq.n	800667a <HAL_RCC_OscConfig+0x37e>
 800669c:	e014      	b.n	80066c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800669e:	f7fc fb15 	bl	8002ccc <HAL_GetTick>
 80066a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066a4:	e00a      	b.n	80066bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066a6:	f7fc fb11 	bl	8002ccc <HAL_GetTick>
 80066aa:	4602      	mov	r2, r0
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	1ad3      	subs	r3, r2, r3
 80066b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d901      	bls.n	80066bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80066b8:	2303      	movs	r3, #3
 80066ba:	e09b      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066bc:	4b40      	ldr	r3, [pc, #256]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80066be:	6a1b      	ldr	r3, [r3, #32]
 80066c0:	f003 0302 	and.w	r3, r3, #2
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1ee      	bne.n	80066a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80066c8:	7dfb      	ldrb	r3, [r7, #23]
 80066ca:	2b01      	cmp	r3, #1
 80066cc:	d105      	bne.n	80066da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066ce:	4b3c      	ldr	r3, [pc, #240]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80066d0:	69db      	ldr	r3, [r3, #28]
 80066d2:	4a3b      	ldr	r2, [pc, #236]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80066d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69db      	ldr	r3, [r3, #28]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f000 8087 	beq.w	80067f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80066e4:	4b36      	ldr	r3, [pc, #216]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80066e6:	685b      	ldr	r3, [r3, #4]
 80066e8:	f003 030c 	and.w	r3, r3, #12
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d061      	beq.n	80067b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	69db      	ldr	r3, [r3, #28]
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d146      	bne.n	8006786 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066f8:	4b33      	ldr	r3, [pc, #204]	; (80067c8 <HAL_RCC_OscConfig+0x4cc>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066fe:	f7fc fae5 	bl	8002ccc <HAL_GetTick>
 8006702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006704:	e008      	b.n	8006718 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006706:	f7fc fae1 	bl	8002ccc <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	693b      	ldr	r3, [r7, #16]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	2b02      	cmp	r3, #2
 8006712:	d901      	bls.n	8006718 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006714:	2303      	movs	r3, #3
 8006716:	e06d      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006718:	4b29      	ldr	r3, [pc, #164]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1f0      	bne.n	8006706 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6a1b      	ldr	r3, [r3, #32]
 8006728:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800672c:	d108      	bne.n	8006740 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800672e:	4b24      	ldr	r3, [pc, #144]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	4921      	ldr	r1, [pc, #132]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800673c:	4313      	orrs	r3, r2
 800673e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006740:	4b1f      	ldr	r3, [pc, #124]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a19      	ldr	r1, [r3, #32]
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006750:	430b      	orrs	r3, r1
 8006752:	491b      	ldr	r1, [pc, #108]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 8006754:	4313      	orrs	r3, r2
 8006756:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006758:	4b1b      	ldr	r3, [pc, #108]	; (80067c8 <HAL_RCC_OscConfig+0x4cc>)
 800675a:	2201      	movs	r2, #1
 800675c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800675e:	f7fc fab5 	bl	8002ccc <HAL_GetTick>
 8006762:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006764:	e008      	b.n	8006778 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006766:	f7fc fab1 	bl	8002ccc <HAL_GetTick>
 800676a:	4602      	mov	r2, r0
 800676c:	693b      	ldr	r3, [r7, #16]
 800676e:	1ad3      	subs	r3, r2, r3
 8006770:	2b02      	cmp	r3, #2
 8006772:	d901      	bls.n	8006778 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006774:	2303      	movs	r3, #3
 8006776:	e03d      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006778:	4b11      	ldr	r3, [pc, #68]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006780:	2b00      	cmp	r3, #0
 8006782:	d0f0      	beq.n	8006766 <HAL_RCC_OscConfig+0x46a>
 8006784:	e035      	b.n	80067f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006786:	4b10      	ldr	r3, [pc, #64]	; (80067c8 <HAL_RCC_OscConfig+0x4cc>)
 8006788:	2200      	movs	r2, #0
 800678a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800678c:	f7fc fa9e 	bl	8002ccc <HAL_GetTick>
 8006790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006794:	f7fc fa9a 	bl	8002ccc <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e026      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80067a6:	4b06      	ldr	r3, [pc, #24]	; (80067c0 <HAL_RCC_OscConfig+0x4c4>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1f0      	bne.n	8006794 <HAL_RCC_OscConfig+0x498>
 80067b2:	e01e      	b.n	80067f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	69db      	ldr	r3, [r3, #28]
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d107      	bne.n	80067cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80067bc:	2301      	movs	r3, #1
 80067be:	e019      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
 80067c0:	40021000 	.word	0x40021000
 80067c4:	40007000 	.word	0x40007000
 80067c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80067cc:	4b0b      	ldr	r3, [pc, #44]	; (80067fc <HAL_RCC_OscConfig+0x500>)
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	6a1b      	ldr	r3, [r3, #32]
 80067dc:	429a      	cmp	r2, r3
 80067de:	d106      	bne.n	80067ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ea:	429a      	cmp	r2, r3
 80067ec:	d001      	beq.n	80067f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e000      	b.n	80067f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80067f2:	2300      	movs	r3, #0
}
 80067f4:	4618      	mov	r0, r3
 80067f6:	3718      	adds	r7, #24
 80067f8:	46bd      	mov	sp, r7
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	40021000 	.word	0x40021000

08006800 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d101      	bne.n	8006814 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e0d0      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006814:	4b6a      	ldr	r3, [pc, #424]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0307 	and.w	r3, r3, #7
 800681c:	683a      	ldr	r2, [r7, #0]
 800681e:	429a      	cmp	r2, r3
 8006820:	d910      	bls.n	8006844 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006822:	4b67      	ldr	r3, [pc, #412]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f023 0207 	bic.w	r2, r3, #7
 800682a:	4965      	ldr	r1, [pc, #404]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	4313      	orrs	r3, r2
 8006830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006832:	4b63      	ldr	r3, [pc, #396]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f003 0307 	and.w	r3, r3, #7
 800683a:	683a      	ldr	r2, [r7, #0]
 800683c:	429a      	cmp	r2, r3
 800683e:	d001      	beq.n	8006844 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e0b8      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0302 	and.w	r3, r3, #2
 800684c:	2b00      	cmp	r3, #0
 800684e:	d020      	beq.n	8006892 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0304 	and.w	r3, r3, #4
 8006858:	2b00      	cmp	r3, #0
 800685a:	d005      	beq.n	8006868 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800685c:	4b59      	ldr	r3, [pc, #356]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800685e:	685b      	ldr	r3, [r3, #4]
 8006860:	4a58      	ldr	r2, [pc, #352]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 8006862:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006866:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0308 	and.w	r3, r3, #8
 8006870:	2b00      	cmp	r3, #0
 8006872:	d005      	beq.n	8006880 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006874:	4b53      	ldr	r3, [pc, #332]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	4a52      	ldr	r2, [pc, #328]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800687a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800687e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006880:	4b50      	ldr	r3, [pc, #320]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	494d      	ldr	r1, [pc, #308]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800688e:	4313      	orrs	r3, r2
 8006890:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f003 0301 	and.w	r3, r3, #1
 800689a:	2b00      	cmp	r3, #0
 800689c:	d040      	beq.n	8006920 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	685b      	ldr	r3, [r3, #4]
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d107      	bne.n	80068b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068a6:	4b47      	ldr	r3, [pc, #284]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d115      	bne.n	80068de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068b2:	2301      	movs	r3, #1
 80068b4:	e07f      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685b      	ldr	r3, [r3, #4]
 80068ba:	2b02      	cmp	r3, #2
 80068bc:	d107      	bne.n	80068ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80068be:	4b41      	ldr	r3, [pc, #260]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d109      	bne.n	80068de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e073      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068ce:	4b3d      	ldr	r3, [pc, #244]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 0302 	and.w	r3, r3, #2
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d101      	bne.n	80068de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	e06b      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80068de:	4b39      	ldr	r3, [pc, #228]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	f023 0203 	bic.w	r2, r3, #3
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	4936      	ldr	r1, [pc, #216]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 80068ec:	4313      	orrs	r3, r2
 80068ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80068f0:	f7fc f9ec 	bl	8002ccc <HAL_GetTick>
 80068f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068f6:	e00a      	b.n	800690e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068f8:	f7fc f9e8 	bl	8002ccc <HAL_GetTick>
 80068fc:	4602      	mov	r2, r0
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	1ad3      	subs	r3, r2, r3
 8006902:	f241 3288 	movw	r2, #5000	; 0x1388
 8006906:	4293      	cmp	r3, r2
 8006908:	d901      	bls.n	800690e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800690a:	2303      	movs	r3, #3
 800690c:	e053      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800690e:	4b2d      	ldr	r3, [pc, #180]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	f003 020c 	and.w	r2, r3, #12
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	429a      	cmp	r2, r3
 800691e:	d1eb      	bne.n	80068f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006920:	4b27      	ldr	r3, [pc, #156]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f003 0307 	and.w	r3, r3, #7
 8006928:	683a      	ldr	r2, [r7, #0]
 800692a:	429a      	cmp	r2, r3
 800692c:	d210      	bcs.n	8006950 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800692e:	4b24      	ldr	r3, [pc, #144]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f023 0207 	bic.w	r2, r3, #7
 8006936:	4922      	ldr	r1, [pc, #136]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	4313      	orrs	r3, r2
 800693c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800693e:	4b20      	ldr	r3, [pc, #128]	; (80069c0 <HAL_RCC_ClockConfig+0x1c0>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0307 	and.w	r3, r3, #7
 8006946:	683a      	ldr	r2, [r7, #0]
 8006948:	429a      	cmp	r2, r3
 800694a:	d001      	beq.n	8006950 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e032      	b.n	80069b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 0304 	and.w	r3, r3, #4
 8006958:	2b00      	cmp	r3, #0
 800695a:	d008      	beq.n	800696e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800695c:	4b19      	ldr	r3, [pc, #100]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	68db      	ldr	r3, [r3, #12]
 8006968:	4916      	ldr	r1, [pc, #88]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800696a:	4313      	orrs	r3, r2
 800696c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0308 	and.w	r3, r3, #8
 8006976:	2b00      	cmp	r3, #0
 8006978:	d009      	beq.n	800698e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800697a:	4b12      	ldr	r3, [pc, #72]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	00db      	lsls	r3, r3, #3
 8006988:	490e      	ldr	r1, [pc, #56]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 800698a:	4313      	orrs	r3, r2
 800698c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800698e:	f000 f821 	bl	80069d4 <HAL_RCC_GetSysClockFreq>
 8006992:	4602      	mov	r2, r0
 8006994:	4b0b      	ldr	r3, [pc, #44]	; (80069c4 <HAL_RCC_ClockConfig+0x1c4>)
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	091b      	lsrs	r3, r3, #4
 800699a:	f003 030f 	and.w	r3, r3, #15
 800699e:	490a      	ldr	r1, [pc, #40]	; (80069c8 <HAL_RCC_ClockConfig+0x1c8>)
 80069a0:	5ccb      	ldrb	r3, [r1, r3]
 80069a2:	fa22 f303 	lsr.w	r3, r2, r3
 80069a6:	4a09      	ldr	r2, [pc, #36]	; (80069cc <HAL_RCC_ClockConfig+0x1cc>)
 80069a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80069aa:	4b09      	ldr	r3, [pc, #36]	; (80069d0 <HAL_RCC_ClockConfig+0x1d0>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fc f94a 	bl	8002c48 <HAL_InitTick>

  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3710      	adds	r7, #16
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	40022000 	.word	0x40022000
 80069c4:	40021000 	.word	0x40021000
 80069c8:	0800c0f4 	.word	0x0800c0f4
 80069cc:	20000000 	.word	0x20000000
 80069d0:	20000004 	.word	0x20000004

080069d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069d4:	b490      	push	{r4, r7}
 80069d6:	b08a      	sub	sp, #40	; 0x28
 80069d8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80069da:	4b29      	ldr	r3, [pc, #164]	; (8006a80 <HAL_RCC_GetSysClockFreq+0xac>)
 80069dc:	1d3c      	adds	r4, r7, #4
 80069de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80069e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80069e4:	f240 2301 	movw	r3, #513	; 0x201
 80069e8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80069ea:	2300      	movs	r3, #0
 80069ec:	61fb      	str	r3, [r7, #28]
 80069ee:	2300      	movs	r3, #0
 80069f0:	61bb      	str	r3, [r7, #24]
 80069f2:	2300      	movs	r3, #0
 80069f4:	627b      	str	r3, [r7, #36]	; 0x24
 80069f6:	2300      	movs	r3, #0
 80069f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80069fa:	2300      	movs	r3, #0
 80069fc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80069fe:	4b21      	ldr	r3, [pc, #132]	; (8006a84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006a04:	69fb      	ldr	r3, [r7, #28]
 8006a06:	f003 030c 	and.w	r3, r3, #12
 8006a0a:	2b04      	cmp	r3, #4
 8006a0c:	d002      	beq.n	8006a14 <HAL_RCC_GetSysClockFreq+0x40>
 8006a0e:	2b08      	cmp	r3, #8
 8006a10:	d003      	beq.n	8006a1a <HAL_RCC_GetSysClockFreq+0x46>
 8006a12:	e02b      	b.n	8006a6c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006a14:	4b1c      	ldr	r3, [pc, #112]	; (8006a88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006a16:	623b      	str	r3, [r7, #32]
      break;
 8006a18:	e02b      	b.n	8006a72 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	0c9b      	lsrs	r3, r3, #18
 8006a1e:	f003 030f 	and.w	r3, r3, #15
 8006a22:	3328      	adds	r3, #40	; 0x28
 8006a24:	443b      	add	r3, r7
 8006a26:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006a2a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d012      	beq.n	8006a5c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006a36:	4b13      	ldr	r3, [pc, #76]	; (8006a84 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	0c5b      	lsrs	r3, r3, #17
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	3328      	adds	r3, #40	; 0x28
 8006a42:	443b      	add	r3, r7
 8006a44:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006a48:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	4a0e      	ldr	r2, [pc, #56]	; (8006a88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006a4e:	fb03 f202 	mul.w	r2, r3, r2
 8006a52:	69bb      	ldr	r3, [r7, #24]
 8006a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a58:	627b      	str	r3, [r7, #36]	; 0x24
 8006a5a:	e004      	b.n	8006a66 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	4a0b      	ldr	r2, [pc, #44]	; (8006a8c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006a60:	fb02 f303 	mul.w	r3, r2, r3
 8006a64:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a68:	623b      	str	r3, [r7, #32]
      break;
 8006a6a:	e002      	b.n	8006a72 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006a6c:	4b06      	ldr	r3, [pc, #24]	; (8006a88 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006a6e:	623b      	str	r3, [r7, #32]
      break;
 8006a70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006a72:	6a3b      	ldr	r3, [r7, #32]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3728      	adds	r7, #40	; 0x28
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bc90      	pop	{r4, r7}
 8006a7c:	4770      	bx	lr
 8006a7e:	bf00      	nop
 8006a80:	0800c078 	.word	0x0800c078
 8006a84:	40021000 	.word	0x40021000
 8006a88:	007a1200 	.word	0x007a1200
 8006a8c:	003d0900 	.word	0x003d0900

08006a90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a90:	b480      	push	{r7}
 8006a92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a94:	4b02      	ldr	r3, [pc, #8]	; (8006aa0 <HAL_RCC_GetHCLKFreq+0x10>)
 8006a96:	681b      	ldr	r3, [r3, #0]
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bc80      	pop	{r7}
 8006a9e:	4770      	bx	lr
 8006aa0:	20000000 	.word	0x20000000

08006aa4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006aa8:	f7ff fff2 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8006aac:	4602      	mov	r2, r0
 8006aae:	4b05      	ldr	r3, [pc, #20]	; (8006ac4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	0a1b      	lsrs	r3, r3, #8
 8006ab4:	f003 0307 	and.w	r3, r3, #7
 8006ab8:	4903      	ldr	r1, [pc, #12]	; (8006ac8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006aba:	5ccb      	ldrb	r3, [r1, r3]
 8006abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	bd80      	pop	{r7, pc}
 8006ac4:	40021000 	.word	0x40021000
 8006ac8:	0800c104 	.word	0x0800c104

08006acc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ad0:	f7ff ffde 	bl	8006a90 <HAL_RCC_GetHCLKFreq>
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	4b05      	ldr	r3, [pc, #20]	; (8006aec <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ad8:	685b      	ldr	r3, [r3, #4]
 8006ada:	0adb      	lsrs	r3, r3, #11
 8006adc:	f003 0307 	and.w	r3, r3, #7
 8006ae0:	4903      	ldr	r1, [pc, #12]	; (8006af0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ae2:	5ccb      	ldrb	r3, [r1, r3]
 8006ae4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	40021000 	.word	0x40021000
 8006af0:	0800c104 	.word	0x0800c104

08006af4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b085      	sub	sp, #20
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006afc:	4b0a      	ldr	r3, [pc, #40]	; (8006b28 <RCC_Delay+0x34>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a0a      	ldr	r2, [pc, #40]	; (8006b2c <RCC_Delay+0x38>)
 8006b02:	fba2 2303 	umull	r2, r3, r2, r3
 8006b06:	0a5b      	lsrs	r3, r3, #9
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	fb02 f303 	mul.w	r3, r2, r3
 8006b0e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006b10:	bf00      	nop
  }
  while (Delay --);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	1e5a      	subs	r2, r3, #1
 8006b16:	60fa      	str	r2, [r7, #12]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d1f9      	bne.n	8006b10 <RCC_Delay+0x1c>
}
 8006b1c:	bf00      	nop
 8006b1e:	bf00      	nop
 8006b20:	3714      	adds	r7, #20
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bc80      	pop	{r7}
 8006b26:	4770      	bx	lr
 8006b28:	20000000 	.word	0x20000000
 8006b2c:	10624dd3 	.word	0x10624dd3

08006b30 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b086      	sub	sp, #24
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	613b      	str	r3, [r7, #16]
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0301 	and.w	r3, r3, #1
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d07d      	beq.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b50:	4b4f      	ldr	r3, [pc, #316]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d10d      	bne.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b5c:	4b4c      	ldr	r3, [pc, #304]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b5e:	69db      	ldr	r3, [r3, #28]
 8006b60:	4a4b      	ldr	r2, [pc, #300]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b66:	61d3      	str	r3, [r2, #28]
 8006b68:	4b49      	ldr	r3, [pc, #292]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006b6a:	69db      	ldr	r3, [r3, #28]
 8006b6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b70:	60bb      	str	r3, [r7, #8]
 8006b72:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b74:	2301      	movs	r3, #1
 8006b76:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b78:	4b46      	ldr	r3, [pc, #280]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d118      	bne.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b84:	4b43      	ldr	r3, [pc, #268]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a42      	ldr	r2, [pc, #264]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006b8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b8e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b90:	f7fc f89c 	bl	8002ccc <HAL_GetTick>
 8006b94:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b96:	e008      	b.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b98:	f7fc f898 	bl	8002ccc <HAL_GetTick>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	2b64      	cmp	r3, #100	; 0x64
 8006ba4:	d901      	bls.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006ba6:	2303      	movs	r3, #3
 8006ba8:	e06d      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006baa:	4b3a      	ldr	r3, [pc, #232]	; (8006c94 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d0f0      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006bb6:	4b36      	ldr	r3, [pc, #216]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bb8:	6a1b      	ldr	r3, [r3, #32]
 8006bba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bbe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d02e      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d027      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006bd4:	4b2e      	ldr	r3, [pc, #184]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bd6:	6a1b      	ldr	r3, [r3, #32]
 8006bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bdc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006bde:	4b2e      	ldr	r3, [pc, #184]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006be0:	2201      	movs	r2, #1
 8006be2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006be4:	4b2c      	ldr	r3, [pc, #176]	; (8006c98 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006be6:	2200      	movs	r2, #0
 8006be8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006bea:	4a29      	ldr	r2, [pc, #164]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f003 0301 	and.w	r3, r3, #1
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d014      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bfa:	f7fc f867 	bl	8002ccc <HAL_GetTick>
 8006bfe:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c00:	e00a      	b.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c02:	f7fc f863 	bl	8002ccc <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d901      	bls.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006c14:	2303      	movs	r3, #3
 8006c16:	e036      	b.n	8006c86 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c18:	4b1d      	ldr	r3, [pc, #116]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c1a:	6a1b      	ldr	r3, [r3, #32]
 8006c1c:	f003 0302 	and.w	r3, r3, #2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d0ee      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c24:	4b1a      	ldr	r3, [pc, #104]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	4917      	ldr	r1, [pc, #92]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c32:	4313      	orrs	r3, r2
 8006c34:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006c36:	7dfb      	ldrb	r3, [r7, #23]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d105      	bne.n	8006c48 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c3c:	4b14      	ldr	r3, [pc, #80]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	4a13      	ldr	r2, [pc, #76]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c46:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f003 0302 	and.w	r3, r3, #2
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d008      	beq.n	8006c66 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006c54:	4b0e      	ldr	r3, [pc, #56]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	490b      	ldr	r1, [pc, #44]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 0310 	and.w	r3, r3, #16
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d008      	beq.n	8006c84 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006c72:	4b07      	ldr	r3, [pc, #28]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	4904      	ldr	r1, [pc, #16]	; (8006c90 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006c80:	4313      	orrs	r3, r2
 8006c82:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3718      	adds	r7, #24
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	40021000 	.word	0x40021000
 8006c94:	40007000 	.word	0x40007000
 8006c98:	42420440 	.word	0x42420440

08006c9c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006c9c:	b590      	push	{r4, r7, lr}
 8006c9e:	b08d      	sub	sp, #52	; 0x34
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006ca4:	4b58      	ldr	r3, [pc, #352]	; (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8006ca6:	f107 040c 	add.w	r4, r7, #12
 8006caa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006cac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006cb0:	f240 2301 	movw	r3, #513	; 0x201
 8006cb4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8006cba:	2300      	movs	r3, #0
 8006cbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	61fb      	str	r3, [r7, #28]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2b10      	cmp	r3, #16
 8006cce:	d00a      	beq.n	8006ce6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2b10      	cmp	r3, #16
 8006cd4:	f200 808e 	bhi.w	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2b01      	cmp	r3, #1
 8006cdc:	d049      	beq.n	8006d72 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2b02      	cmp	r3, #2
 8006ce2:	d079      	beq.n	8006dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006ce4:	e086      	b.n	8006df4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8006ce6:	4b49      	ldr	r3, [pc, #292]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006cec:	4b47      	ldr	r3, [pc, #284]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d07f      	beq.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006cf8:	69fb      	ldr	r3, [r7, #28]
 8006cfa:	0c9b      	lsrs	r3, r3, #18
 8006cfc:	f003 030f 	and.w	r3, r3, #15
 8006d00:	3330      	adds	r3, #48	; 0x30
 8006d02:	443b      	add	r3, r7
 8006d04:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006d08:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d017      	beq.n	8006d44 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006d14:	4b3d      	ldr	r3, [pc, #244]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	0c5b      	lsrs	r3, r3, #17
 8006d1a:	f003 0301 	and.w	r3, r3, #1
 8006d1e:	3330      	adds	r3, #48	; 0x30
 8006d20:	443b      	add	r3, r7
 8006d22:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006d26:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00d      	beq.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006d32:	4a37      	ldr	r2, [pc, #220]	; (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8006d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d36:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d3a:	6a3b      	ldr	r3, [r7, #32]
 8006d3c:	fb02 f303 	mul.w	r3, r2, r3
 8006d40:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d42:	e004      	b.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006d44:	6a3b      	ldr	r3, [r7, #32]
 8006d46:	4a33      	ldr	r2, [pc, #204]	; (8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006d48:	fb02 f303 	mul.w	r3, r2, r3
 8006d4c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006d4e:	4b2f      	ldr	r3, [pc, #188]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006d5a:	d102      	bne.n	8006d62 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8006d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d5e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d60:	e04a      	b.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8006d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d64:	005b      	lsls	r3, r3, #1
 8006d66:	4a2c      	ldr	r2, [pc, #176]	; (8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8006d68:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6c:	085b      	lsrs	r3, r3, #1
 8006d6e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006d70:	e042      	b.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8006d72:	4b26      	ldr	r3, [pc, #152]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006d74:	6a1b      	ldr	r3, [r3, #32]
 8006d76:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d82:	d108      	bne.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	f003 0302 	and.w	r3, r3, #2
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d003      	beq.n	8006d96 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8006d8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d92:	62bb      	str	r3, [r7, #40]	; 0x28
 8006d94:	e01f      	b.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8006d96:	69fb      	ldr	r3, [r7, #28]
 8006d98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006da0:	d109      	bne.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8006da2:	4b1a      	ldr	r3, [pc, #104]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da6:	f003 0302 	and.w	r3, r3, #2
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d003      	beq.n	8006db6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8006dae:	f649 4340 	movw	r3, #40000	; 0x9c40
 8006db2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006db4:	e00f      	b.n	8006dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006dc0:	d11c      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8006dc2:	4b12      	ldr	r3, [pc, #72]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d016      	beq.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8006dce:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006dd2:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006dd4:	e012      	b.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8006dd6:	e011      	b.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006dd8:	f7ff fe78 	bl	8006acc <HAL_RCC_GetPCLK2Freq>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	4b0b      	ldr	r3, [pc, #44]	; (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8006de0:	685b      	ldr	r3, [r3, #4]
 8006de2:	0b9b      	lsrs	r3, r3, #14
 8006de4:	f003 0303 	and.w	r3, r3, #3
 8006de8:	3301      	adds	r3, #1
 8006dea:	005b      	lsls	r3, r3, #1
 8006dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006df2:	e004      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006df4:	bf00      	nop
 8006df6:	e002      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006df8:	bf00      	nop
 8006dfa:	e000      	b.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8006dfc:	bf00      	nop
    }
  }
  return (frequency);
 8006dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3734      	adds	r7, #52	; 0x34
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd90      	pop	{r4, r7, pc}
 8006e08:	0800c088 	.word	0x0800c088
 8006e0c:	40021000 	.word	0x40021000
 8006e10:	007a1200 	.word	0x007a1200
 8006e14:	003d0900 	.word	0x003d0900
 8006e18:	aaaaaaab 	.word	0xaaaaaaab

08006e1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d101      	bne.n	8006e2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e2a:	2301      	movs	r3, #1
 8006e2c:	e041      	b.n	8006eb2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d106      	bne.n	8006e48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7fb fe48 	bl	8002ad8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2202      	movs	r2, #2
 8006e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681a      	ldr	r2, [r3, #0]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	3304      	adds	r3, #4
 8006e58:	4619      	mov	r1, r3
 8006e5a:	4610      	mov	r0, r2
 8006e5c:	f000 fbda 	bl	8007614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e041      	b.n	8006f50 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d106      	bne.n	8006ee6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f839 	bl	8006f58 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2202      	movs	r2, #2
 8006eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	4610      	mov	r0, r2
 8006efa:	f000 fb8b 	bl	8007614 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
}
 8006f50:	4618      	mov	r0, r3
 8006f52:	3708      	adds	r7, #8
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b083      	sub	sp, #12
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f60:	bf00      	nop
 8006f62:	370c      	adds	r7, #12
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bc80      	pop	{r7}
 8006f68:	4770      	bx	lr
	...

08006f6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
 8006f72:	6078      	str	r0, [r7, #4]
 8006f74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d109      	bne.n	8006f90 <HAL_TIM_PWM_Start+0x24>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	bf14      	ite	ne
 8006f88:	2301      	movne	r3, #1
 8006f8a:	2300      	moveq	r3, #0
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	e022      	b.n	8006fd6 <HAL_TIM_PWM_Start+0x6a>
 8006f90:	683b      	ldr	r3, [r7, #0]
 8006f92:	2b04      	cmp	r3, #4
 8006f94:	d109      	bne.n	8006faa <HAL_TIM_PWM_Start+0x3e>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	bf14      	ite	ne
 8006fa2:	2301      	movne	r3, #1
 8006fa4:	2300      	moveq	r3, #0
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	e015      	b.n	8006fd6 <HAL_TIM_PWM_Start+0x6a>
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b08      	cmp	r3, #8
 8006fae:	d109      	bne.n	8006fc4 <HAL_TIM_PWM_Start+0x58>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	bf14      	ite	ne
 8006fbc:	2301      	movne	r3, #1
 8006fbe:	2300      	moveq	r3, #0
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	e008      	b.n	8006fd6 <HAL_TIM_PWM_Start+0x6a>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fca:	b2db      	uxtb	r3, r3
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	bf14      	ite	ne
 8006fd0:	2301      	movne	r3, #1
 8006fd2:	2300      	moveq	r3, #0
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d001      	beq.n	8006fde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e05e      	b.n	800709c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d104      	bne.n	8006fee <HAL_TIM_PWM_Start+0x82>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2202      	movs	r2, #2
 8006fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006fec:	e013      	b.n	8007016 <HAL_TIM_PWM_Start+0xaa>
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d104      	bne.n	8006ffe <HAL_TIM_PWM_Start+0x92>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ffc:	e00b      	b.n	8007016 <HAL_TIM_PWM_Start+0xaa>
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	2b08      	cmp	r3, #8
 8007002:	d104      	bne.n	800700e <HAL_TIM_PWM_Start+0xa2>
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2202      	movs	r2, #2
 8007008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800700c:	e003      	b.n	8007016 <HAL_TIM_PWM_Start+0xaa>
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	2202      	movs	r2, #2
 8007012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	2201      	movs	r2, #1
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f000 fd78 	bl	8007b14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a1e      	ldr	r2, [pc, #120]	; (80070a4 <HAL_TIM_PWM_Start+0x138>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d107      	bne.n	800703e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800703c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	4a18      	ldr	r2, [pc, #96]	; (80070a4 <HAL_TIM_PWM_Start+0x138>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d00e      	beq.n	8007066 <HAL_TIM_PWM_Start+0xfa>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007050:	d009      	beq.n	8007066 <HAL_TIM_PWM_Start+0xfa>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a14      	ldr	r2, [pc, #80]	; (80070a8 <HAL_TIM_PWM_Start+0x13c>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d004      	beq.n	8007066 <HAL_TIM_PWM_Start+0xfa>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	4a12      	ldr	r2, [pc, #72]	; (80070ac <HAL_TIM_PWM_Start+0x140>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d111      	bne.n	800708a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	f003 0307 	and.w	r3, r3, #7
 8007070:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	2b06      	cmp	r3, #6
 8007076:	d010      	beq.n	800709a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	681a      	ldr	r2, [r3, #0]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f042 0201 	orr.w	r2, r2, #1
 8007086:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007088:	e007      	b.n	800709a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	f042 0201 	orr.w	r2, r2, #1
 8007098:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800709a:	2300      	movs	r3, #0
}
 800709c:	4618      	mov	r0, r3
 800709e:	3710      	adds	r7, #16
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	40012c00 	.word	0x40012c00
 80070a8:	40000400 	.word	0x40000400
 80070ac:	40000800 	.word	0x40000800

080070b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b086      	sub	sp, #24
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d101      	bne.n	80070c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80070c0:	2301      	movs	r3, #1
 80070c2:	e093      	b.n	80071ec <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d106      	bne.n	80070de <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	f7fb fcbd 	bl	8002a58 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2202      	movs	r2, #2
 80070e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	689b      	ldr	r3, [r3, #8]
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	6812      	ldr	r2, [r2, #0]
 80070f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070f4:	f023 0307 	bic.w	r3, r3, #7
 80070f8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	3304      	adds	r3, #4
 8007102:	4619      	mov	r1, r3
 8007104:	4610      	mov	r0, r2
 8007106:	f000 fa85 	bl	8007614 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6a1b      	ldr	r3, [r3, #32]
 8007120:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	4313      	orrs	r3, r2
 800712a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007132:	f023 0303 	bic.w	r3, r3, #3
 8007136:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	689a      	ldr	r2, [r3, #8]
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	021b      	lsls	r3, r3, #8
 8007142:	4313      	orrs	r3, r2
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	4313      	orrs	r3, r2
 8007148:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800714a:	693b      	ldr	r3, [r7, #16]
 800714c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007150:	f023 030c 	bic.w	r3, r3, #12
 8007154:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800715c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007160:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	68da      	ldr	r2, [r3, #12]
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	69db      	ldr	r3, [r3, #28]
 800716a:	021b      	lsls	r3, r3, #8
 800716c:	4313      	orrs	r3, r2
 800716e:	693a      	ldr	r2, [r7, #16]
 8007170:	4313      	orrs	r3, r2
 8007172:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	011a      	lsls	r2, r3, #4
 800717a:	683b      	ldr	r3, [r7, #0]
 800717c:	6a1b      	ldr	r3, [r3, #32]
 800717e:	031b      	lsls	r3, r3, #12
 8007180:	4313      	orrs	r3, r2
 8007182:	693a      	ldr	r2, [r7, #16]
 8007184:	4313      	orrs	r3, r2
 8007186:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800718e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	695b      	ldr	r3, [r3, #20]
 8007198:	011b      	lsls	r3, r3, #4
 800719a:	4313      	orrs	r3, r2
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	4313      	orrs	r3, r2
 80071a0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	697a      	ldr	r2, [r7, #20]
 80071a8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	68fa      	ldr	r2, [r7, #12]
 80071b8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2201      	movs	r2, #1
 80071be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2201      	movs	r2, #1
 80071ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2201      	movs	r2, #1
 80071d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2201      	movs	r2, #1
 80071de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2201      	movs	r2, #1
 80071e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	3718      	adds	r7, #24
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007204:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800720c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007214:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800721c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d110      	bne.n	8007246 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007224:	7bfb      	ldrb	r3, [r7, #15]
 8007226:	2b01      	cmp	r3, #1
 8007228:	d102      	bne.n	8007230 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800722a:	7b7b      	ldrb	r3, [r7, #13]
 800722c:	2b01      	cmp	r3, #1
 800722e:	d001      	beq.n	8007234 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007230:	2301      	movs	r3, #1
 8007232:	e069      	b.n	8007308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2202      	movs	r2, #2
 8007238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2202      	movs	r2, #2
 8007240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007244:	e031      	b.n	80072aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	2b04      	cmp	r3, #4
 800724a:	d110      	bne.n	800726e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800724c:	7bbb      	ldrb	r3, [r7, #14]
 800724e:	2b01      	cmp	r3, #1
 8007250:	d102      	bne.n	8007258 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007252:	7b3b      	ldrb	r3, [r7, #12]
 8007254:	2b01      	cmp	r3, #1
 8007256:	d001      	beq.n	800725c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007258:	2301      	movs	r3, #1
 800725a:	e055      	b.n	8007308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2202      	movs	r2, #2
 8007260:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2202      	movs	r2, #2
 8007268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800726c:	e01d      	b.n	80072aa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800726e:	7bfb      	ldrb	r3, [r7, #15]
 8007270:	2b01      	cmp	r3, #1
 8007272:	d108      	bne.n	8007286 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007274:	7bbb      	ldrb	r3, [r7, #14]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d105      	bne.n	8007286 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800727a:	7b7b      	ldrb	r3, [r7, #13]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d102      	bne.n	8007286 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007280:	7b3b      	ldrb	r3, [r7, #12]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d001      	beq.n	800728a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e03e      	b.n	8007308 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2202      	movs	r2, #2
 800728e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2202      	movs	r2, #2
 8007296:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2202      	movs	r2, #2
 800729e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2202      	movs	r2, #2
 80072a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80072aa:	683b      	ldr	r3, [r7, #0]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d003      	beq.n	80072b8 <HAL_TIM_Encoder_Start+0xc4>
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	2b04      	cmp	r3, #4
 80072b4:	d008      	beq.n	80072c8 <HAL_TIM_Encoder_Start+0xd4>
 80072b6:	e00f      	b.n	80072d8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	2201      	movs	r2, #1
 80072be:	2100      	movs	r1, #0
 80072c0:	4618      	mov	r0, r3
 80072c2:	f000 fc27 	bl	8007b14 <TIM_CCxChannelCmd>
      break;
 80072c6:	e016      	b.n	80072f6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	2201      	movs	r2, #1
 80072ce:	2104      	movs	r1, #4
 80072d0:	4618      	mov	r0, r3
 80072d2:	f000 fc1f 	bl	8007b14 <TIM_CCxChannelCmd>
      break;
 80072d6:	e00e      	b.n	80072f6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	2201      	movs	r2, #1
 80072de:	2100      	movs	r1, #0
 80072e0:	4618      	mov	r0, r3
 80072e2:	f000 fc17 	bl	8007b14 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2201      	movs	r2, #1
 80072ec:	2104      	movs	r1, #4
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fc10 	bl	8007b14 <TIM_CCxChannelCmd>
      break;
 80072f4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f042 0201 	orr.w	r2, r2, #1
 8007304:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007306:	2300      	movs	r3, #0
}
 8007308:	4618      	mov	r0, r3
 800730a:	3710      	adds	r7, #16
 800730c:	46bd      	mov	sp, r7
 800730e:	bd80      	pop	{r7, pc}

08007310 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007322:	2b01      	cmp	r3, #1
 8007324:	d101      	bne.n	800732a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007326:	2302      	movs	r3, #2
 8007328:	e0ac      	b.n	8007484 <HAL_TIM_PWM_ConfigChannel+0x174>
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2b0c      	cmp	r3, #12
 8007336:	f200 809f 	bhi.w	8007478 <HAL_TIM_PWM_ConfigChannel+0x168>
 800733a:	a201      	add	r2, pc, #4	; (adr r2, 8007340 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800733c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007340:	08007375 	.word	0x08007375
 8007344:	08007479 	.word	0x08007479
 8007348:	08007479 	.word	0x08007479
 800734c:	08007479 	.word	0x08007479
 8007350:	080073b5 	.word	0x080073b5
 8007354:	08007479 	.word	0x08007479
 8007358:	08007479 	.word	0x08007479
 800735c:	08007479 	.word	0x08007479
 8007360:	080073f7 	.word	0x080073f7
 8007364:	08007479 	.word	0x08007479
 8007368:	08007479 	.word	0x08007479
 800736c:	08007479 	.word	0x08007479
 8007370:	08007437 	.word	0x08007437
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68b9      	ldr	r1, [r7, #8]
 800737a:	4618      	mov	r0, r3
 800737c:	f000 f9ac 	bl	80076d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	699a      	ldr	r2, [r3, #24]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f042 0208 	orr.w	r2, r2, #8
 800738e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	699a      	ldr	r2, [r3, #24]
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f022 0204 	bic.w	r2, r2, #4
 800739e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	6999      	ldr	r1, [r3, #24]
 80073a6:	68bb      	ldr	r3, [r7, #8]
 80073a8:	691a      	ldr	r2, [r3, #16]
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	430a      	orrs	r2, r1
 80073b0:	619a      	str	r2, [r3, #24]
      break;
 80073b2:	e062      	b.n	800747a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68b9      	ldr	r1, [r7, #8]
 80073ba:	4618      	mov	r0, r3
 80073bc:	f000 f9f2 	bl	80077a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	699a      	ldr	r2, [r3, #24]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	699a      	ldr	r2, [r3, #24]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	6999      	ldr	r1, [r3, #24]
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	021a      	lsls	r2, r3, #8
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	430a      	orrs	r2, r1
 80073f2:	619a      	str	r2, [r3, #24]
      break;
 80073f4:	e041      	b.n	800747a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	4618      	mov	r0, r3
 80073fe:	f000 fa3b 	bl	8007878 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	69da      	ldr	r2, [r3, #28]
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	f042 0208 	orr.w	r2, r2, #8
 8007410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69da      	ldr	r2, [r3, #28]
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f022 0204 	bic.w	r2, r2, #4
 8007420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69d9      	ldr	r1, [r3, #28]
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	691a      	ldr	r2, [r3, #16]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	61da      	str	r2, [r3, #28]
      break;
 8007434:	e021      	b.n	800747a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68b9      	ldr	r1, [r7, #8]
 800743c:	4618      	mov	r0, r3
 800743e:	f000 fa85 	bl	800794c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	69da      	ldr	r2, [r3, #28]
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	69da      	ldr	r2, [r3, #28]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	69d9      	ldr	r1, [r3, #28]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	021a      	lsls	r2, r3, #8
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	430a      	orrs	r2, r1
 8007474:	61da      	str	r2, [r3, #28]
      break;
 8007476:	e000      	b.n	800747a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8007478:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	2200      	movs	r2, #0
 800747e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007482:	2300      	movs	r3, #0
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800749c:	2b01      	cmp	r3, #1
 800749e:	d101      	bne.n	80074a4 <HAL_TIM_ConfigClockSource+0x18>
 80074a0:	2302      	movs	r3, #2
 80074a2:	e0b3      	b.n	800760c <HAL_TIM_ConfigClockSource+0x180>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2202      	movs	r2, #2
 80074b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80074c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074ca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80074d4:	683b      	ldr	r3, [r7, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074dc:	d03e      	beq.n	800755c <HAL_TIM_ConfigClockSource+0xd0>
 80074de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074e2:	f200 8087 	bhi.w	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 80074e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074ea:	f000 8085 	beq.w	80075f8 <HAL_TIM_ConfigClockSource+0x16c>
 80074ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074f2:	d87f      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 80074f4:	2b70      	cmp	r3, #112	; 0x70
 80074f6:	d01a      	beq.n	800752e <HAL_TIM_ConfigClockSource+0xa2>
 80074f8:	2b70      	cmp	r3, #112	; 0x70
 80074fa:	d87b      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 80074fc:	2b60      	cmp	r3, #96	; 0x60
 80074fe:	d050      	beq.n	80075a2 <HAL_TIM_ConfigClockSource+0x116>
 8007500:	2b60      	cmp	r3, #96	; 0x60
 8007502:	d877      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 8007504:	2b50      	cmp	r3, #80	; 0x50
 8007506:	d03c      	beq.n	8007582 <HAL_TIM_ConfigClockSource+0xf6>
 8007508:	2b50      	cmp	r3, #80	; 0x50
 800750a:	d873      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 800750c:	2b40      	cmp	r3, #64	; 0x40
 800750e:	d058      	beq.n	80075c2 <HAL_TIM_ConfigClockSource+0x136>
 8007510:	2b40      	cmp	r3, #64	; 0x40
 8007512:	d86f      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 8007514:	2b30      	cmp	r3, #48	; 0x30
 8007516:	d064      	beq.n	80075e2 <HAL_TIM_ConfigClockSource+0x156>
 8007518:	2b30      	cmp	r3, #48	; 0x30
 800751a:	d86b      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 800751c:	2b20      	cmp	r3, #32
 800751e:	d060      	beq.n	80075e2 <HAL_TIM_ConfigClockSource+0x156>
 8007520:	2b20      	cmp	r3, #32
 8007522:	d867      	bhi.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
 8007524:	2b00      	cmp	r3, #0
 8007526:	d05c      	beq.n	80075e2 <HAL_TIM_ConfigClockSource+0x156>
 8007528:	2b10      	cmp	r3, #16
 800752a:	d05a      	beq.n	80075e2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800752c:	e062      	b.n	80075f4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6818      	ldr	r0, [r3, #0]
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	6899      	ldr	r1, [r3, #8]
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	685a      	ldr	r2, [r3, #4]
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	f000 faca 	bl	8007ad6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	689b      	ldr	r3, [r3, #8]
 8007548:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007550:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68fa      	ldr	r2, [r7, #12]
 8007558:	609a      	str	r2, [r3, #8]
      break;
 800755a:	e04e      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6818      	ldr	r0, [r3, #0]
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	6899      	ldr	r1, [r3, #8]
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	685a      	ldr	r2, [r3, #4]
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	f000 fab3 	bl	8007ad6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	689a      	ldr	r2, [r3, #8]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800757e:	609a      	str	r2, [r3, #8]
      break;
 8007580:	e03b      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	6859      	ldr	r1, [r3, #4]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	68db      	ldr	r3, [r3, #12]
 800758e:	461a      	mov	r2, r3
 8007590:	f000 fa2a 	bl	80079e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2150      	movs	r1, #80	; 0x50
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fa81 	bl	8007aa2 <TIM_ITRx_SetConfig>
      break;
 80075a0:	e02b      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6818      	ldr	r0, [r3, #0]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	6859      	ldr	r1, [r3, #4]
 80075aa:	683b      	ldr	r3, [r7, #0]
 80075ac:	68db      	ldr	r3, [r3, #12]
 80075ae:	461a      	mov	r2, r3
 80075b0:	f000 fa48 	bl	8007a44 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2160      	movs	r1, #96	; 0x60
 80075ba:	4618      	mov	r0, r3
 80075bc:	f000 fa71 	bl	8007aa2 <TIM_ITRx_SetConfig>
      break;
 80075c0:	e01b      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	6818      	ldr	r0, [r3, #0]
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	6859      	ldr	r1, [r3, #4]
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	68db      	ldr	r3, [r3, #12]
 80075ce:	461a      	mov	r2, r3
 80075d0:	f000 fa0a 	bl	80079e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	2140      	movs	r1, #64	; 0x40
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 fa61 	bl	8007aa2 <TIM_ITRx_SetConfig>
      break;
 80075e0:	e00b      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4619      	mov	r1, r3
 80075ec:	4610      	mov	r0, r2
 80075ee:	f000 fa58 	bl	8007aa2 <TIM_ITRx_SetConfig>
        break;
 80075f2:	e002      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80075f4:	bf00      	nop
 80075f6:	e000      	b.n	80075fa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80075f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2201      	movs	r2, #1
 80075fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800760a:	2300      	movs	r3, #0
}
 800760c:	4618      	mov	r0, r3
 800760e:	3710      	adds	r7, #16
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
 800761c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	4a29      	ldr	r2, [pc, #164]	; (80076cc <TIM_Base_SetConfig+0xb8>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d00b      	beq.n	8007644 <TIM_Base_SetConfig+0x30>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007632:	d007      	beq.n	8007644 <TIM_Base_SetConfig+0x30>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	4a26      	ldr	r2, [pc, #152]	; (80076d0 <TIM_Base_SetConfig+0xbc>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d003      	beq.n	8007644 <TIM_Base_SetConfig+0x30>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a25      	ldr	r2, [pc, #148]	; (80076d4 <TIM_Base_SetConfig+0xc0>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d108      	bne.n	8007656 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800764a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	685b      	ldr	r3, [r3, #4]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	4313      	orrs	r3, r2
 8007654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	4a1c      	ldr	r2, [pc, #112]	; (80076cc <TIM_Base_SetConfig+0xb8>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d00b      	beq.n	8007676 <TIM_Base_SetConfig+0x62>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007664:	d007      	beq.n	8007676 <TIM_Base_SetConfig+0x62>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a19      	ldr	r2, [pc, #100]	; (80076d0 <TIM_Base_SetConfig+0xbc>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d003      	beq.n	8007676 <TIM_Base_SetConfig+0x62>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a18      	ldr	r2, [pc, #96]	; (80076d4 <TIM_Base_SetConfig+0xc0>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d108      	bne.n	8007688 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800767c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	68db      	ldr	r3, [r3, #12]
 8007682:	68fa      	ldr	r2, [r7, #12]
 8007684:	4313      	orrs	r3, r2
 8007686:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	695b      	ldr	r3, [r3, #20]
 8007692:	4313      	orrs	r3, r2
 8007694:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	689a      	ldr	r2, [r3, #8]
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a07      	ldr	r2, [pc, #28]	; (80076cc <TIM_Base_SetConfig+0xb8>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d103      	bne.n	80076bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	691a      	ldr	r2, [r3, #16]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	2201      	movs	r2, #1
 80076c0:	615a      	str	r2, [r3, #20]
}
 80076c2:	bf00      	nop
 80076c4:	3714      	adds	r7, #20
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bc80      	pop	{r7}
 80076ca:	4770      	bx	lr
 80076cc:	40012c00 	.word	0x40012c00
 80076d0:	40000400 	.word	0x40000400
 80076d4:	40000800 	.word	0x40000800

080076d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076d8:	b480      	push	{r7}
 80076da:	b087      	sub	sp, #28
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
 80076e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6a1b      	ldr	r3, [r3, #32]
 80076e6:	f023 0201 	bic.w	r2, r3, #1
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a1b      	ldr	r3, [r3, #32]
 80076f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	699b      	ldr	r3, [r3, #24]
 80076fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	f023 0303 	bic.w	r3, r3, #3
 800770e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	4313      	orrs	r3, r2
 8007718:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	f023 0302 	bic.w	r3, r3, #2
 8007720:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	689b      	ldr	r3, [r3, #8]
 8007726:	697a      	ldr	r2, [r7, #20]
 8007728:	4313      	orrs	r3, r2
 800772a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a1c      	ldr	r2, [pc, #112]	; (80077a0 <TIM_OC1_SetConfig+0xc8>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d10c      	bne.n	800774e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	f023 0308 	bic.w	r3, r3, #8
 800773a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	4313      	orrs	r3, r2
 8007744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	f023 0304 	bic.w	r3, r3, #4
 800774c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a13      	ldr	r2, [pc, #76]	; (80077a0 <TIM_OC1_SetConfig+0xc8>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d111      	bne.n	800777a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800775c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007764:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	695b      	ldr	r3, [r3, #20]
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	693a      	ldr	r2, [r7, #16]
 8007776:	4313      	orrs	r3, r2
 8007778:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	693a      	ldr	r2, [r7, #16]
 800777e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	68fa      	ldr	r2, [r7, #12]
 8007784:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	685a      	ldr	r2, [r3, #4]
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	697a      	ldr	r2, [r7, #20]
 8007792:	621a      	str	r2, [r3, #32]
}
 8007794:	bf00      	nop
 8007796:	371c      	adds	r7, #28
 8007798:	46bd      	mov	sp, r7
 800779a:	bc80      	pop	{r7}
 800779c:	4770      	bx	lr
 800779e:	bf00      	nop
 80077a0:	40012c00 	.word	0x40012c00

080077a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b087      	sub	sp, #28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	f023 0210 	bic.w	r2, r3, #16
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80077d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	021b      	lsls	r3, r3, #8
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	f023 0320 	bic.w	r3, r3, #32
 80077ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	011b      	lsls	r3, r3, #4
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a1d      	ldr	r2, [pc, #116]	; (8007874 <TIM_OC2_SetConfig+0xd0>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d10d      	bne.n	8007820 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800780a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	68db      	ldr	r3, [r3, #12]
 8007810:	011b      	lsls	r3, r3, #4
 8007812:	697a      	ldr	r2, [r7, #20]
 8007814:	4313      	orrs	r3, r2
 8007816:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800781e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4a14      	ldr	r2, [pc, #80]	; (8007874 <TIM_OC2_SetConfig+0xd0>)
 8007824:	4293      	cmp	r3, r2
 8007826:	d113      	bne.n	8007850 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800782e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007836:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	695b      	ldr	r3, [r3, #20]
 800783c:	009b      	lsls	r3, r3, #2
 800783e:	693a      	ldr	r2, [r7, #16]
 8007840:	4313      	orrs	r3, r2
 8007842:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	699b      	ldr	r3, [r3, #24]
 8007848:	009b      	lsls	r3, r3, #2
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	4313      	orrs	r3, r2
 800784e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	693a      	ldr	r2, [r7, #16]
 8007854:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	68fa      	ldr	r2, [r7, #12]
 800785a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685a      	ldr	r2, [r3, #4]
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	621a      	str	r2, [r3, #32]
}
 800786a:	bf00      	nop
 800786c:	371c      	adds	r7, #28
 800786e:	46bd      	mov	sp, r7
 8007870:	bc80      	pop	{r7}
 8007872:	4770      	bx	lr
 8007874:	40012c00 	.word	0x40012c00

08007878 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6a1b      	ldr	r3, [r3, #32]
 8007886:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a1b      	ldr	r3, [r3, #32]
 8007892:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	69db      	ldr	r3, [r3, #28]
 800789e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0303 	bic.w	r3, r3, #3
 80078ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	689b      	ldr	r3, [r3, #8]
 80078c6:	021b      	lsls	r3, r3, #8
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a1d      	ldr	r2, [pc, #116]	; (8007948 <TIM_OC3_SetConfig+0xd0>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d10d      	bne.n	80078f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	021b      	lsls	r3, r3, #8
 80078e4:	697a      	ldr	r2, [r7, #20]
 80078e6:	4313      	orrs	r3, r2
 80078e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a14      	ldr	r2, [pc, #80]	; (8007948 <TIM_OC3_SetConfig+0xd0>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d113      	bne.n	8007922 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	695b      	ldr	r3, [r3, #20]
 800790e:	011b      	lsls	r3, r3, #4
 8007910:	693a      	ldr	r2, [r7, #16]
 8007912:	4313      	orrs	r3, r2
 8007914:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	699b      	ldr	r3, [r3, #24]
 800791a:	011b      	lsls	r3, r3, #4
 800791c:	693a      	ldr	r2, [r7, #16]
 800791e:	4313      	orrs	r3, r2
 8007920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	693a      	ldr	r2, [r7, #16]
 8007926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68fa      	ldr	r2, [r7, #12]
 800792c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	685a      	ldr	r2, [r3, #4]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	697a      	ldr	r2, [r7, #20]
 800793a:	621a      	str	r2, [r3, #32]
}
 800793c:	bf00      	nop
 800793e:	371c      	adds	r7, #28
 8007940:	46bd      	mov	sp, r7
 8007942:	bc80      	pop	{r7}
 8007944:	4770      	bx	lr
 8007946:	bf00      	nop
 8007948:	40012c00 	.word	0x40012c00

0800794c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800794c:	b480      	push	{r7}
 800794e:	b087      	sub	sp, #28
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
 8007954:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a1b      	ldr	r3, [r3, #32]
 800795a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a1b      	ldr	r3, [r3, #32]
 8007966:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	685b      	ldr	r3, [r3, #4]
 800796c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	69db      	ldr	r3, [r3, #28]
 8007972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800797a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007982:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	021b      	lsls	r3, r3, #8
 800798a:	68fa      	ldr	r2, [r7, #12]
 800798c:	4313      	orrs	r3, r2
 800798e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007996:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	031b      	lsls	r3, r3, #12
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a0f      	ldr	r2, [pc, #60]	; (80079e4 <TIM_OC4_SetConfig+0x98>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d109      	bne.n	80079c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80079b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80079b4:	683b      	ldr	r3, [r7, #0]
 80079b6:	695b      	ldr	r3, [r3, #20]
 80079b8:	019b      	lsls	r3, r3, #6
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	4313      	orrs	r3, r2
 80079be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	697a      	ldr	r2, [r7, #20]
 80079c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	685a      	ldr	r2, [r3, #4]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	693a      	ldr	r2, [r7, #16]
 80079d8:	621a      	str	r2, [r3, #32]
}
 80079da:	bf00      	nop
 80079dc:	371c      	adds	r7, #28
 80079de:	46bd      	mov	sp, r7
 80079e0:	bc80      	pop	{r7}
 80079e2:	4770      	bx	lr
 80079e4:	40012c00 	.word	0x40012c00

080079e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b087      	sub	sp, #28
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	60f8      	str	r0, [r7, #12]
 80079f0:	60b9      	str	r1, [r7, #8]
 80079f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	6a1b      	ldr	r3, [r3, #32]
 80079f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	f023 0201 	bic.w	r2, r3, #1
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007a12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	011b      	lsls	r3, r3, #4
 8007a18:	693a      	ldr	r2, [r7, #16]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	f023 030a 	bic.w	r3, r3, #10
 8007a24:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	693a      	ldr	r2, [r7, #16]
 8007a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	621a      	str	r2, [r3, #32]
}
 8007a3a:	bf00      	nop
 8007a3c:	371c      	adds	r7, #28
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bc80      	pop	{r7}
 8007a42:	4770      	bx	lr

08007a44 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b087      	sub	sp, #28
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	60f8      	str	r0, [r7, #12]
 8007a4c:	60b9      	str	r1, [r7, #8]
 8007a4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6a1b      	ldr	r3, [r3, #32]
 8007a54:	f023 0210 	bic.w	r2, r3, #16
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6a1b      	ldr	r3, [r3, #32]
 8007a66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007a6e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	031b      	lsls	r3, r3, #12
 8007a74:	697a      	ldr	r2, [r7, #20]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007a80:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	011b      	lsls	r3, r3, #4
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	697a      	ldr	r2, [r7, #20]
 8007a90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	693a      	ldr	r2, [r7, #16]
 8007a96:	621a      	str	r2, [r3, #32]
}
 8007a98:	bf00      	nop
 8007a9a:	371c      	adds	r7, #28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bc80      	pop	{r7}
 8007aa0:	4770      	bx	lr

08007aa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b085      	sub	sp, #20
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ab8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007aba:	683a      	ldr	r2, [r7, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	f043 0307 	orr.w	r3, r3, #7
 8007ac4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	68fa      	ldr	r2, [r7, #12]
 8007aca:	609a      	str	r2, [r3, #8]
}
 8007acc:	bf00      	nop
 8007ace:	3714      	adds	r7, #20
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bc80      	pop	{r7}
 8007ad4:	4770      	bx	lr

08007ad6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b087      	sub	sp, #28
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	60f8      	str	r0, [r7, #12]
 8007ade:	60b9      	str	r1, [r7, #8]
 8007ae0:	607a      	str	r2, [r7, #4]
 8007ae2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007af0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	021a      	lsls	r2, r3, #8
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	431a      	orrs	r2, r3
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	4313      	orrs	r3, r2
 8007b02:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	697a      	ldr	r2, [r7, #20]
 8007b08:	609a      	str	r2, [r3, #8]
}
 8007b0a:	bf00      	nop
 8007b0c:	371c      	adds	r7, #28
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr

08007b14 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007b14:	b480      	push	{r7}
 8007b16:	b087      	sub	sp, #28
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	60b9      	str	r1, [r7, #8]
 8007b1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	f003 031f 	and.w	r3, r3, #31
 8007b26:	2201      	movs	r2, #1
 8007b28:	fa02 f303 	lsl.w	r3, r2, r3
 8007b2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	6a1a      	ldr	r2, [r3, #32]
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	43db      	mvns	r3, r3
 8007b36:	401a      	ands	r2, r3
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6a1a      	ldr	r2, [r3, #32]
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	f003 031f 	and.w	r3, r3, #31
 8007b46:	6879      	ldr	r1, [r7, #4]
 8007b48:	fa01 f303 	lsl.w	r3, r1, r3
 8007b4c:	431a      	orrs	r2, r3
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	621a      	str	r2, [r3, #32]
}
 8007b52:	bf00      	nop
 8007b54:	371c      	adds	r7, #28
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bc80      	pop	{r7}
 8007b5a:	4770      	bx	lr

08007b5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d101      	bne.n	8007b74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b70:	2302      	movs	r3, #2
 8007b72:	e046      	b.n	8007c02 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2201      	movs	r2, #1
 8007b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2202      	movs	r2, #2
 8007b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b9c:	683b      	ldr	r3, [r7, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	68fa      	ldr	r2, [r7, #12]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a16      	ldr	r2, [pc, #88]	; (8007c0c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d00e      	beq.n	8007bd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc0:	d009      	beq.n	8007bd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a12      	ldr	r2, [pc, #72]	; (8007c10 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d004      	beq.n	8007bd6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a10      	ldr	r2, [pc, #64]	; (8007c14 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d10c      	bne.n	8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007bdc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	685b      	ldr	r3, [r3, #4]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	4313      	orrs	r3, r2
 8007be6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	68ba      	ldr	r2, [r7, #8]
 8007bee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2201      	movs	r2, #1
 8007bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3714      	adds	r7, #20
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bc80      	pop	{r7}
 8007c0a:	4770      	bx	lr
 8007c0c:	40012c00 	.word	0x40012c00
 8007c10:	40000400 	.word	0x40000400
 8007c14:	40000800 	.word	0x40000800

08007c18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007c18:	b084      	sub	sp, #16
 8007c1a:	b480      	push	{r7}
 8007c1c:	b083      	sub	sp, #12
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	f107 0014 	add.w	r0, r7, #20
 8007c26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007c2a:	2300      	movs	r3, #0
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	370c      	adds	r7, #12
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bc80      	pop	{r7}
 8007c34:	b004      	add	sp, #16
 8007c36:	4770      	bx	lr

08007c38 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b085      	sub	sp, #20
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c48:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007c4c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3714      	adds	r7, #20
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bc80      	pop	{r7}
 8007c62:	4770      	bx	lr

08007c64 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b085      	sub	sp, #20
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c6c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007c70:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	b29b      	uxth	r3, r3
 8007c7e:	43db      	mvns	r3, r3
 8007c80:	b29b      	uxth	r3, r3
 8007c82:	4013      	ands	r3, r2
 8007c84:	b29a      	uxth	r2, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3714      	adds	r7, #20
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bc80      	pop	{r7}
 8007c96:	4770      	bx	lr

08007c98 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b083      	sub	sp, #12
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007ca4:	2300      	movs	r3, #0
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	370c      	adds	r7, #12
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bc80      	pop	{r7}
 8007cae:	4770      	bx	lr

08007cb0 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007cb0:	b084      	sub	sp, #16
 8007cb2:	b480      	push	{r7}
 8007cb4:	b083      	sub	sp, #12
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
 8007cba:	f107 0014 	add.w	r0, r7, #20
 8007cbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	2201      	movs	r2, #1
 8007cc6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	370c      	adds	r7, #12
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bc80      	pop	{r7}
 8007cec:	b004      	add	sp, #16
 8007cee:	4770      	bx	lr

08007cf0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cf0:	b480      	push	{r7}
 8007cf2:	b09b      	sub	sp, #108	; 0x6c
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007d00:	687a      	ldr	r2, [r7, #4]
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	009b      	lsls	r3, r3, #2
 8007d08:	4413      	add	r3, r2
 8007d0a:	881b      	ldrh	r3, [r3, #0]
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007d12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d16:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	78db      	ldrb	r3, [r3, #3]
 8007d1e:	2b03      	cmp	r3, #3
 8007d20:	d81f      	bhi.n	8007d62 <USB_ActivateEndpoint+0x72>
 8007d22:	a201      	add	r2, pc, #4	; (adr r2, 8007d28 <USB_ActivateEndpoint+0x38>)
 8007d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d28:	08007d39 	.word	0x08007d39
 8007d2c:	08007d55 	.word	0x08007d55
 8007d30:	08007d6b 	.word	0x08007d6b
 8007d34:	08007d47 	.word	0x08007d47
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007d38:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007d3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d40:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007d44:	e012      	b.n	8007d6c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007d46:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007d4a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007d4e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007d52:	e00b      	b.n	8007d6c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007d54:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007d58:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d5c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007d60:	e004      	b.n	8007d6c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8007d68:	e000      	b.n	8007d6c <USB_ActivateEndpoint+0x7c>
      break;
 8007d6a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007d6c:	687a      	ldr	r2, [r7, #4]
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	009b      	lsls	r3, r3, #2
 8007d74:	441a      	add	r2, r3
 8007d76:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8007d7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d8a:	b29b      	uxth	r3, r3
 8007d8c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007d8e:	687a      	ldr	r2, [r7, #4]
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	009b      	lsls	r3, r3, #2
 8007d96:	4413      	add	r3, r2
 8007d98:	881b      	ldrh	r3, [r3, #0]
 8007d9a:	b29b      	uxth	r3, r3
 8007d9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007da0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	683a      	ldr	r2, [r7, #0]
 8007da8:	7812      	ldrb	r2, [r2, #0]
 8007daa:	4313      	orrs	r3, r2
 8007dac:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8007db0:	687a      	ldr	r2, [r7, #4]
 8007db2:	683b      	ldr	r3, [r7, #0]
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	009b      	lsls	r3, r3, #2
 8007db8:	441a      	add	r2, r3
 8007dba:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007dbe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007dc2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007dc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007dca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dce:	b29b      	uxth	r3, r3
 8007dd0:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	7b1b      	ldrb	r3, [r3, #12]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f040 8149 	bne.w	800806e <USB_ActivateEndpoint+0x37e>
  {
    if (ep->is_in != 0U)
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	785b      	ldrb	r3, [r3, #1]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	f000 8084 	beq.w	8007eee <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	617b      	str	r3, [r7, #20]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007df0:	b29b      	uxth	r3, r3
 8007df2:	461a      	mov	r2, r3
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	4413      	add	r3, r2
 8007df8:	617b      	str	r3, [r7, #20]
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	011a      	lsls	r2, r3, #4
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	4413      	add	r3, r2
 8007e04:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007e08:	613b      	str	r3, [r7, #16]
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	88db      	ldrh	r3, [r3, #6]
 8007e0e:	085b      	lsrs	r3, r3, #1
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	005b      	lsls	r3, r3, #1
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	693b      	ldr	r3, [r7, #16]
 8007e18:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	781b      	ldrb	r3, [r3, #0]
 8007e20:	009b      	lsls	r3, r3, #2
 8007e22:	4413      	add	r3, r2
 8007e24:	881b      	ldrh	r3, [r3, #0]
 8007e26:	81fb      	strh	r3, [r7, #14]
 8007e28:	89fb      	ldrh	r3, [r7, #14]
 8007e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d01b      	beq.n	8007e6a <USB_ActivateEndpoint+0x17a>
 8007e32:	687a      	ldr	r2, [r7, #4]
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	009b      	lsls	r3, r3, #2
 8007e3a:	4413      	add	r3, r2
 8007e3c:	881b      	ldrh	r3, [r3, #0]
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e48:	81bb      	strh	r3, [r7, #12]
 8007e4a:	687a      	ldr	r2, [r7, #4]
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	781b      	ldrb	r3, [r3, #0]
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	441a      	add	r2, r3
 8007e54:	89bb      	ldrh	r3, [r7, #12]
 8007e56:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e5a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	78db      	ldrb	r3, [r3, #3]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d020      	beq.n	8007eb4 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	781b      	ldrb	r3, [r3, #0]
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	4413      	add	r3, r2
 8007e7c:	881b      	ldrh	r3, [r3, #0]
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e88:	813b      	strh	r3, [r7, #8]
 8007e8a:	893b      	ldrh	r3, [r7, #8]
 8007e8c:	f083 0320 	eor.w	r3, r3, #32
 8007e90:	813b      	strh	r3, [r7, #8]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	441a      	add	r2, r3
 8007e9c:	893b      	ldrh	r3, [r7, #8]
 8007e9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ea2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ea6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	8013      	strh	r3, [r2, #0]
 8007eb2:	e27f      	b.n	80083b4 <USB_ActivateEndpoint+0x6c4>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	683b      	ldr	r3, [r7, #0]
 8007eb8:	781b      	ldrb	r3, [r3, #0]
 8007eba:	009b      	lsls	r3, r3, #2
 8007ebc:	4413      	add	r3, r2
 8007ebe:	881b      	ldrh	r3, [r3, #0]
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ec6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007eca:	817b      	strh	r3, [r7, #10]
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	009b      	lsls	r3, r3, #2
 8007ed4:	441a      	add	r2, r3
 8007ed6:	897b      	ldrh	r3, [r7, #10]
 8007ed8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007edc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ee0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	8013      	strh	r3, [r2, #0]
 8007eec:	e262      	b.n	80083b4 <USB_ActivateEndpoint+0x6c4>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	461a      	mov	r2, r3
 8007efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007efe:	4413      	add	r3, r2
 8007f00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007f02:	683b      	ldr	r3, [r7, #0]
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	011a      	lsls	r2, r3, #4
 8007f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007f10:	62bb      	str	r3, [r7, #40]	; 0x28
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	88db      	ldrh	r3, [r3, #6]
 8007f16:	085b      	lsrs	r3, r3, #1
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	005b      	lsls	r3, r3, #1
 8007f1c:	b29a      	uxth	r2, r3
 8007f1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f20:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	627b      	str	r3, [r7, #36]	; 0x24
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	461a      	mov	r2, r3
 8007f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f32:	4413      	add	r3, r2
 8007f34:	627b      	str	r3, [r7, #36]	; 0x24
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	011a      	lsls	r2, r3, #4
 8007f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3e:	4413      	add	r3, r2
 8007f40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007f44:	623b      	str	r3, [r7, #32]
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d112      	bne.n	8007f74 <USB_ActivateEndpoint+0x284>
 8007f4e:	6a3b      	ldr	r3, [r7, #32]
 8007f50:	881b      	ldrh	r3, [r3, #0]
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f58:	b29a      	uxth	r2, r3
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	801a      	strh	r2, [r3, #0]
 8007f5e:	6a3b      	ldr	r3, [r7, #32]
 8007f60:	881b      	ldrh	r3, [r3, #0]
 8007f62:	b29b      	uxth	r3, r3
 8007f64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	6a3b      	ldr	r3, [r7, #32]
 8007f70:	801a      	strh	r2, [r3, #0]
 8007f72:	e02f      	b.n	8007fd4 <USB_ActivateEndpoint+0x2e4>
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	691b      	ldr	r3, [r3, #16]
 8007f78:	2b3e      	cmp	r3, #62	; 0x3e
 8007f7a:	d813      	bhi.n	8007fa4 <USB_ActivateEndpoint+0x2b4>
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	691b      	ldr	r3, [r3, #16]
 8007f80:	085b      	lsrs	r3, r3, #1
 8007f82:	663b      	str	r3, [r7, #96]	; 0x60
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	f003 0301 	and.w	r3, r3, #1
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d002      	beq.n	8007f96 <USB_ActivateEndpoint+0x2a6>
 8007f90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f92:	3301      	adds	r3, #1
 8007f94:	663b      	str	r3, [r7, #96]	; 0x60
 8007f96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	029b      	lsls	r3, r3, #10
 8007f9c:	b29a      	uxth	r2, r3
 8007f9e:	6a3b      	ldr	r3, [r7, #32]
 8007fa0:	801a      	strh	r2, [r3, #0]
 8007fa2:	e017      	b.n	8007fd4 <USB_ActivateEndpoint+0x2e4>
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	691b      	ldr	r3, [r3, #16]
 8007fa8:	095b      	lsrs	r3, r3, #5
 8007faa:	663b      	str	r3, [r7, #96]	; 0x60
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	691b      	ldr	r3, [r3, #16]
 8007fb0:	f003 031f 	and.w	r3, r3, #31
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d102      	bne.n	8007fbe <USB_ActivateEndpoint+0x2ce>
 8007fb8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007fba:	3b01      	subs	r3, #1
 8007fbc:	663b      	str	r3, [r7, #96]	; 0x60
 8007fbe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	029b      	lsls	r3, r3, #10
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fce:	b29a      	uxth	r2, r3
 8007fd0:	6a3b      	ldr	r3, [r7, #32]
 8007fd2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	4413      	add	r3, r2
 8007fde:	881b      	ldrh	r3, [r3, #0]
 8007fe0:	83fb      	strh	r3, [r7, #30]
 8007fe2:	8bfb      	ldrh	r3, [r7, #30]
 8007fe4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d01b      	beq.n	8008024 <USB_ActivateEndpoint+0x334>
 8007fec:	687a      	ldr	r2, [r7, #4]
 8007fee:	683b      	ldr	r3, [r7, #0]
 8007ff0:	781b      	ldrb	r3, [r3, #0]
 8007ff2:	009b      	lsls	r3, r3, #2
 8007ff4:	4413      	add	r3, r2
 8007ff6:	881b      	ldrh	r3, [r3, #0]
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ffe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008002:	83bb      	strh	r3, [r7, #28]
 8008004:	687a      	ldr	r2, [r7, #4]
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	009b      	lsls	r3, r3, #2
 800800c:	441a      	add	r2, r3
 800800e:	8bbb      	ldrh	r3, [r7, #28]
 8008010:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008014:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008018:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800801c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008020:	b29b      	uxth	r3, r3
 8008022:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008024:	687a      	ldr	r2, [r7, #4]
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	781b      	ldrb	r3, [r3, #0]
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	881b      	ldrh	r3, [r3, #0]
 8008030:	b29b      	uxth	r3, r3
 8008032:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008036:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800803a:	837b      	strh	r3, [r7, #26]
 800803c:	8b7b      	ldrh	r3, [r7, #26]
 800803e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008042:	837b      	strh	r3, [r7, #26]
 8008044:	8b7b      	ldrh	r3, [r7, #26]
 8008046:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800804a:	837b      	strh	r3, [r7, #26]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	781b      	ldrb	r3, [r3, #0]
 8008052:	009b      	lsls	r3, r3, #2
 8008054:	441a      	add	r2, r3
 8008056:	8b7b      	ldrh	r3, [r7, #26]
 8008058:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800805c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008060:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008064:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008068:	b29b      	uxth	r3, r3
 800806a:	8013      	strh	r3, [r2, #0]
 800806c:	e1a2      	b.n	80083b4 <USB_ActivateEndpoint+0x6c4>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	781b      	ldrb	r3, [r3, #0]
 8008074:	009b      	lsls	r3, r3, #2
 8008076:	4413      	add	r3, r2
 8008078:	881b      	ldrh	r3, [r3, #0]
 800807a:	b29b      	uxth	r3, r3
 800807c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008080:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008084:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	781b      	ldrb	r3, [r3, #0]
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	441a      	add	r2, r3
 8008092:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8008096:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800809a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800809e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80080a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080b4:	b29b      	uxth	r3, r3
 80080b6:	461a      	mov	r2, r3
 80080b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80080ba:	4413      	add	r3, r2
 80080bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80080be:	683b      	ldr	r3, [r7, #0]
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	011a      	lsls	r2, r3, #4
 80080c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80080c6:	4413      	add	r3, r2
 80080c8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080cc:	657b      	str	r3, [r7, #84]	; 0x54
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	891b      	ldrh	r3, [r3, #8]
 80080d2:	085b      	lsrs	r3, r3, #1
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	005b      	lsls	r3, r3, #1
 80080d8:	b29a      	uxth	r2, r3
 80080da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080dc:	801a      	strh	r2, [r3, #0]
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	653b      	str	r3, [r7, #80]	; 0x50
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	461a      	mov	r2, r3
 80080ec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080ee:	4413      	add	r3, r2
 80080f0:	653b      	str	r3, [r7, #80]	; 0x50
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	011a      	lsls	r2, r3, #4
 80080f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080fa:	4413      	add	r3, r2
 80080fc:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008100:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	895b      	ldrh	r3, [r3, #10]
 8008106:	085b      	lsrs	r3, r3, #1
 8008108:	b29b      	uxth	r3, r3
 800810a:	005b      	lsls	r3, r3, #1
 800810c:	b29a      	uxth	r2, r3
 800810e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008110:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	785b      	ldrb	r3, [r3, #1]
 8008116:	2b00      	cmp	r3, #0
 8008118:	f040 8091 	bne.w	800823e <USB_ActivateEndpoint+0x54e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4413      	add	r3, r2
 8008126:	881b      	ldrh	r3, [r3, #0]
 8008128:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800812a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800812c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008130:	2b00      	cmp	r3, #0
 8008132:	d01b      	beq.n	800816c <USB_ActivateEndpoint+0x47c>
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	781b      	ldrb	r3, [r3, #0]
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4413      	add	r3, r2
 800813e:	881b      	ldrh	r3, [r3, #0]
 8008140:	b29b      	uxth	r3, r3
 8008142:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008146:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800814a:	877b      	strh	r3, [r7, #58]	; 0x3a
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	009b      	lsls	r3, r3, #2
 8008154:	441a      	add	r2, r3
 8008156:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8008158:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800815c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008160:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008164:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008168:	b29b      	uxth	r3, r3
 800816a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	4413      	add	r3, r2
 8008176:	881b      	ldrh	r3, [r3, #0]
 8008178:	873b      	strh	r3, [r7, #56]	; 0x38
 800817a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800817c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01b      	beq.n	80081bc <USB_ActivateEndpoint+0x4cc>
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	b29b      	uxth	r3, r3
 8008192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819a:	86fb      	strh	r3, [r7, #54]	; 0x36
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	441a      	add	r2, r3
 80081a6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80081a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081b4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80081bc:	687a      	ldr	r2, [r7, #4]
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	4413      	add	r3, r2
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081d2:	86bb      	strh	r3, [r7, #52]	; 0x34
 80081d4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80081d6:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80081da:	86bb      	strh	r3, [r7, #52]	; 0x34
 80081dc:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80081de:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80081e2:	86bb      	strh	r3, [r7, #52]	; 0x34
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	441a      	add	r2, r3
 80081ee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80081f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80081f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80081f8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80081fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008200:	b29b      	uxth	r3, r3
 8008202:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	009b      	lsls	r3, r3, #2
 800820c:	4413      	add	r3, r2
 800820e:	881b      	ldrh	r3, [r3, #0]
 8008210:	b29b      	uxth	r3, r3
 8008212:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008216:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800821a:	867b      	strh	r3, [r7, #50]	; 0x32
 800821c:	687a      	ldr	r2, [r7, #4]
 800821e:	683b      	ldr	r3, [r7, #0]
 8008220:	781b      	ldrb	r3, [r3, #0]
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	441a      	add	r2, r3
 8008226:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8008228:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800822c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008230:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008234:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008238:	b29b      	uxth	r3, r3
 800823a:	8013      	strh	r3, [r2, #0]
 800823c:	e0ba      	b.n	80083b4 <USB_ActivateEndpoint+0x6c4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	781b      	ldrb	r3, [r3, #0]
 8008244:	009b      	lsls	r3, r3, #2
 8008246:	4413      	add	r3, r2
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800824e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008252:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008256:	2b00      	cmp	r3, #0
 8008258:	d01d      	beq.n	8008296 <USB_ActivateEndpoint+0x5a6>
 800825a:	687a      	ldr	r2, [r7, #4]
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	781b      	ldrb	r3, [r3, #0]
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	881b      	ldrh	r3, [r3, #0]
 8008266:	b29b      	uxth	r3, r3
 8008268:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800826c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008270:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8008274:	687a      	ldr	r2, [r7, #4]
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	781b      	ldrb	r3, [r3, #0]
 800827a:	009b      	lsls	r3, r3, #2
 800827c:	441a      	add	r2, r3
 800827e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8008282:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008286:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800828a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800828e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008292:	b29b      	uxth	r3, r3
 8008294:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	781b      	ldrb	r3, [r3, #0]
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	881b      	ldrh	r3, [r3, #0]
 80082a2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80082a6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80082aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d01d      	beq.n	80082ee <USB_ActivateEndpoint+0x5fe>
 80082b2:	687a      	ldr	r2, [r7, #4]
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	881b      	ldrh	r3, [r3, #0]
 80082be:	b29b      	uxth	r3, r3
 80082c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082c8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	683b      	ldr	r3, [r7, #0]
 80082d0:	781b      	ldrb	r3, [r3, #0]
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	441a      	add	r2, r3
 80082d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80082da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082e6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	78db      	ldrb	r3, [r3, #3]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d024      	beq.n	8008340 <USB_ActivateEndpoint+0x650>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4413      	add	r3, r2
 8008300:	881b      	ldrh	r3, [r3, #0]
 8008302:	b29b      	uxth	r3, r3
 8008304:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008308:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800830c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8008310:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008314:	f083 0320 	eor.w	r3, r3, #32
 8008318:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	441a      	add	r2, r3
 8008326:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800832a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800832e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008332:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008336:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800833a:	b29b      	uxth	r3, r3
 800833c:	8013      	strh	r3, [r2, #0]
 800833e:	e01d      	b.n	800837c <USB_ActivateEndpoint+0x68c>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	781b      	ldrb	r3, [r3, #0]
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	881b      	ldrh	r3, [r3, #0]
 800834c:	b29b      	uxth	r3, r3
 800834e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008352:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008356:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	781b      	ldrb	r3, [r3, #0]
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	441a      	add	r2, r3
 8008364:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8008368:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800836c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008370:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008378:	b29b      	uxth	r3, r3
 800837a:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	683b      	ldr	r3, [r7, #0]
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	009b      	lsls	r3, r3, #2
 8008384:	4413      	add	r3, r2
 8008386:	881b      	ldrh	r3, [r3, #0]
 8008388:	b29b      	uxth	r3, r3
 800838a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800838e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008392:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	781b      	ldrb	r3, [r3, #0]
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	441a      	add	r2, r3
 800839e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80083a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80083a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80083a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80083ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083b0:	b29b      	uxth	r3, r3
 80083b2:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80083b4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	376c      	adds	r7, #108	; 0x6c
 80083bc:	46bd      	mov	sp, r7
 80083be:	bc80      	pop	{r7}
 80083c0:	4770      	bx	lr
 80083c2:	bf00      	nop

080083c4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80083c4:	b480      	push	{r7}
 80083c6:	b08d      	sub	sp, #52	; 0x34
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	7b1b      	ldrb	r3, [r3, #12]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	f040 808e 	bne.w	80084f4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	785b      	ldrb	r3, [r3, #1]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d044      	beq.n	800846a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	4413      	add	r3, r2
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	81bb      	strh	r3, [r7, #12]
 80083ee:	89bb      	ldrh	r3, [r7, #12]
 80083f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d01b      	beq.n	8008430 <USB_DeactivateEndpoint+0x6c>
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	4413      	add	r3, r2
 8008402:	881b      	ldrh	r3, [r3, #0]
 8008404:	b29b      	uxth	r3, r3
 8008406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800840a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800840e:	817b      	strh	r3, [r7, #10]
 8008410:	687a      	ldr	r2, [r7, #4]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	009b      	lsls	r3, r3, #2
 8008418:	441a      	add	r2, r3
 800841a:	897b      	ldrh	r3, [r7, #10]
 800841c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008420:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008424:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008428:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800842c:	b29b      	uxth	r3, r3
 800842e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	781b      	ldrb	r3, [r3, #0]
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	4413      	add	r3, r2
 800843a:	881b      	ldrh	r3, [r3, #0]
 800843c:	b29b      	uxth	r3, r3
 800843e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008442:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008446:	813b      	strh	r3, [r7, #8]
 8008448:	687a      	ldr	r2, [r7, #4]
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	441a      	add	r2, r3
 8008452:	893b      	ldrh	r3, [r7, #8]
 8008454:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008458:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800845c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008460:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008464:	b29b      	uxth	r3, r3
 8008466:	8013      	strh	r3, [r2, #0]
 8008468:	e192      	b.n	8008790 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	4413      	add	r3, r2
 8008474:	881b      	ldrh	r3, [r3, #0]
 8008476:	827b      	strh	r3, [r7, #18]
 8008478:	8a7b      	ldrh	r3, [r7, #18]
 800847a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800847e:	2b00      	cmp	r3, #0
 8008480:	d01b      	beq.n	80084ba <USB_DeactivateEndpoint+0xf6>
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	4413      	add	r3, r2
 800848c:	881b      	ldrh	r3, [r3, #0]
 800848e:	b29b      	uxth	r3, r3
 8008490:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008498:	823b      	strh	r3, [r7, #16]
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	781b      	ldrb	r3, [r3, #0]
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	441a      	add	r2, r3
 80084a4:	8a3b      	ldrh	r3, [r7, #16]
 80084a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80084b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80084ba:	687a      	ldr	r2, [r7, #4]
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	781b      	ldrb	r3, [r3, #0]
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	4413      	add	r3, r2
 80084c4:	881b      	ldrh	r3, [r3, #0]
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80084cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084d0:	81fb      	strh	r3, [r7, #14]
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	009b      	lsls	r3, r3, #2
 80084da:	441a      	add	r2, r3
 80084dc:	89fb      	ldrh	r3, [r7, #14]
 80084de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80084e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80084e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	8013      	strh	r3, [r2, #0]
 80084f2:	e14d      	b.n	8008790 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	785b      	ldrb	r3, [r3, #1]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	f040 80a5 	bne.w	8008648 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	683b      	ldr	r3, [r7, #0]
 8008502:	781b      	ldrb	r3, [r3, #0]
 8008504:	009b      	lsls	r3, r3, #2
 8008506:	4413      	add	r3, r2
 8008508:	881b      	ldrh	r3, [r3, #0]
 800850a:	843b      	strh	r3, [r7, #32]
 800850c:	8c3b      	ldrh	r3, [r7, #32]
 800850e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008512:	2b00      	cmp	r3, #0
 8008514:	d01b      	beq.n	800854e <USB_DeactivateEndpoint+0x18a>
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	4413      	add	r3, r2
 8008520:	881b      	ldrh	r3, [r3, #0]
 8008522:	b29b      	uxth	r3, r3
 8008524:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800852c:	83fb      	strh	r3, [r7, #30]
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	441a      	add	r2, r3
 8008538:	8bfb      	ldrh	r3, [r7, #30]
 800853a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800853e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008542:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008546:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800854a:	b29b      	uxth	r3, r3
 800854c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4413      	add	r3, r2
 8008558:	881b      	ldrh	r3, [r3, #0]
 800855a:	83bb      	strh	r3, [r7, #28]
 800855c:	8bbb      	ldrh	r3, [r7, #28]
 800855e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008562:	2b00      	cmp	r3, #0
 8008564:	d01b      	beq.n	800859e <USB_DeactivateEndpoint+0x1da>
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	009b      	lsls	r3, r3, #2
 800856e:	4413      	add	r3, r2
 8008570:	881b      	ldrh	r3, [r3, #0]
 8008572:	b29b      	uxth	r3, r3
 8008574:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008578:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800857c:	837b      	strh	r3, [r7, #26]
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	441a      	add	r2, r3
 8008588:	8b7b      	ldrh	r3, [r7, #26]
 800858a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800858e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008596:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800859a:	b29b      	uxth	r3, r3
 800859c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	881b      	ldrh	r3, [r3, #0]
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b4:	833b      	strh	r3, [r7, #24]
 80085b6:	687a      	ldr	r2, [r7, #4]
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	441a      	add	r2, r3
 80085c0:	8b3b      	ldrh	r3, [r7, #24]
 80085c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80085ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80085ce:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	683b      	ldr	r3, [r7, #0]
 80085da:	781b      	ldrb	r3, [r3, #0]
 80085dc:	009b      	lsls	r3, r3, #2
 80085de:	4413      	add	r3, r2
 80085e0:	881b      	ldrh	r3, [r3, #0]
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085ec:	82fb      	strh	r3, [r7, #22]
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	781b      	ldrb	r3, [r3, #0]
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	441a      	add	r2, r3
 80085f8:	8afb      	ldrh	r3, [r7, #22]
 80085fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80085fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008602:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008606:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800860a:	b29b      	uxth	r3, r3
 800860c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800860e:	687a      	ldr	r2, [r7, #4]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	781b      	ldrb	r3, [r3, #0]
 8008614:	009b      	lsls	r3, r3, #2
 8008616:	4413      	add	r3, r2
 8008618:	881b      	ldrh	r3, [r3, #0]
 800861a:	b29b      	uxth	r3, r3
 800861c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008620:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008624:	82bb      	strh	r3, [r7, #20]
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	781b      	ldrb	r3, [r3, #0]
 800862c:	009b      	lsls	r3, r3, #2
 800862e:	441a      	add	r2, r3
 8008630:	8abb      	ldrh	r3, [r7, #20]
 8008632:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008636:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800863a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800863e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008642:	b29b      	uxth	r3, r3
 8008644:	8013      	strh	r3, [r2, #0]
 8008646:	e0a3      	b.n	8008790 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	781b      	ldrb	r3, [r3, #0]
 800864e:	009b      	lsls	r3, r3, #2
 8008650:	4413      	add	r3, r2
 8008652:	881b      	ldrh	r3, [r3, #0]
 8008654:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008656:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8008658:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800865c:	2b00      	cmp	r3, #0
 800865e:	d01b      	beq.n	8008698 <USB_DeactivateEndpoint+0x2d4>
 8008660:	687a      	ldr	r2, [r7, #4]
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	009b      	lsls	r3, r3, #2
 8008668:	4413      	add	r3, r2
 800866a:	881b      	ldrh	r3, [r3, #0]
 800866c:	b29b      	uxth	r3, r3
 800866e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008676:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	781b      	ldrb	r3, [r3, #0]
 800867e:	009b      	lsls	r3, r3, #2
 8008680:	441a      	add	r2, r3
 8008682:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8008684:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008688:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800868c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008694:	b29b      	uxth	r3, r3
 8008696:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	4413      	add	r3, r2
 80086a2:	881b      	ldrh	r3, [r3, #0]
 80086a4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80086a6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80086a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d01b      	beq.n	80086e8 <USB_DeactivateEndpoint+0x324>
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	683b      	ldr	r3, [r7, #0]
 80086b4:	781b      	ldrb	r3, [r3, #0]
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	4413      	add	r3, r2
 80086ba:	881b      	ldrh	r3, [r3, #0]
 80086bc:	b29b      	uxth	r3, r3
 80086be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086c6:	853b      	strh	r3, [r7, #40]	; 0x28
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	441a      	add	r2, r3
 80086d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80086d4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80086d8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80086dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80086e0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	4413      	add	r3, r2
 80086f2:	881b      	ldrh	r3, [r3, #0]
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80086fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086fe:	84fb      	strh	r3, [r7, #38]	; 0x26
 8008700:	687a      	ldr	r2, [r7, #4]
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	781b      	ldrb	r3, [r3, #0]
 8008706:	009b      	lsls	r3, r3, #2
 8008708:	441a      	add	r2, r3
 800870a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800870c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008710:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008714:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800871c:	b29b      	uxth	r3, r3
 800871e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	781b      	ldrb	r3, [r3, #0]
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	4413      	add	r3, r2
 800872a:	881b      	ldrh	r3, [r3, #0]
 800872c:	b29b      	uxth	r3, r3
 800872e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008732:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008736:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008738:	687a      	ldr	r2, [r7, #4]
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	441a      	add	r2, r3
 8008742:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008744:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008748:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800874c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008754:	b29b      	uxth	r3, r3
 8008756:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	781b      	ldrb	r3, [r3, #0]
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	4413      	add	r3, r2
 8008762:	881b      	ldrh	r3, [r3, #0]
 8008764:	b29b      	uxth	r3, r3
 8008766:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800876a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800876e:	847b      	strh	r3, [r7, #34]	; 0x22
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	009b      	lsls	r3, r3, #2
 8008778:	441a      	add	r2, r3
 800877a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800877c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008780:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008784:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800878c:	b29b      	uxth	r3, r3
 800878e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008790:	2300      	movs	r3, #0
}
 8008792:	4618      	mov	r0, r3
 8008794:	3734      	adds	r7, #52	; 0x34
 8008796:	46bd      	mov	sp, r7
 8008798:	bc80      	pop	{r7}
 800879a:	4770      	bx	lr

0800879c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800879c:	b580      	push	{r7, lr}
 800879e:	b0c4      	sub	sp, #272	; 0x110
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087a6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80087aa:	6018      	str	r0, [r3, #0]
 80087ac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087b0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80087b4:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087ba:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	785b      	ldrb	r3, [r3, #1]
 80087c2:	2b01      	cmp	r3, #1
 80087c4:	f040 86ec 	bne.w	80095a0 <USB_EPStartXfer+0xe04>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80087c8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087cc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	699a      	ldr	r2, [r3, #24]
 80087d4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087d8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	691b      	ldr	r3, [r3, #16]
 80087e0:	429a      	cmp	r2, r3
 80087e2:	d908      	bls.n	80087f6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80087e4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087e8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	691b      	ldr	r3, [r3, #16]
 80087f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 80087f4:	e007      	b.n	8008806 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80087f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087fa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	699b      	ldr	r3, [r3, #24]
 8008802:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008806:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800880a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	7b1b      	ldrb	r3, [r3, #12]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d142      	bne.n	800889c <USB_EPStartXfer+0x100>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008816:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800881a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	6959      	ldr	r1, [r3, #20]
 8008822:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008826:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	88da      	ldrh	r2, [r3, #6]
 800882e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008832:	b29b      	uxth	r3, r3
 8008834:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8008838:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 800883c:	6800      	ldr	r0, [r0, #0]
 800883e:	f001 fc92 	bl	800a166 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008842:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008846:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	617b      	str	r3, [r7, #20]
 800884e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008852:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800885c:	b29b      	uxth	r3, r3
 800885e:	461a      	mov	r2, r3
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	4413      	add	r3, r2
 8008864:	617b      	str	r3, [r7, #20]
 8008866:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800886a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	011a      	lsls	r2, r3, #4
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	4413      	add	r3, r2
 8008878:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800887c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008880:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008884:	601a      	str	r2, [r3, #0]
 8008886:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800888a:	b29a      	uxth	r2, r3
 800888c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008890:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	801a      	strh	r2, [r3, #0]
 8008898:	f000 be34 	b.w	8009504 <USB_EPStartXfer+0xd68>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800889c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088a0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	78db      	ldrb	r3, [r3, #3]
 80088a8:	2b02      	cmp	r3, #2
 80088aa:	f040 843b 	bne.w	8009124 <USB_EPStartXfer+0x988>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80088ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088b2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	6a1a      	ldr	r2, [r3, #32]
 80088ba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088be:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	429a      	cmp	r2, r3
 80088c8:	f240 83b8 	bls.w	800903c <USB_EPStartXfer+0x8a0>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80088cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088d0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088da:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	4413      	add	r3, r2
 80088e6:	881b      	ldrh	r3, [r3, #0]
 80088e8:	b29b      	uxth	r3, r3
 80088ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088f2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 80088f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80088fe:	681a      	ldr	r2, [r3, #0]
 8008900:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008904:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	009b      	lsls	r3, r3, #2
 800890e:	441a      	add	r2, r3
 8008910:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8008914:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008918:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800891c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008920:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008924:	b29b      	uxth	r3, r3
 8008926:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008928:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800892c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	6a1a      	ldr	r2, [r3, #32]
 8008934:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008938:	1ad2      	subs	r2, r2, r3
 800893a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800893e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008946:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800894a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008954:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	781b      	ldrb	r3, [r3, #0]
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	4413      	add	r3, r2
 8008960:	881b      	ldrh	r3, [r3, #0]
 8008962:	b29b      	uxth	r3, r3
 8008964:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008968:	2b00      	cmp	r3, #0
 800896a:	f000 81b4 	beq.w	8008cd6 <USB_EPStartXfer+0x53a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800896e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008972:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	637b      	str	r3, [r7, #52]	; 0x34
 800897a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800897e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	785b      	ldrb	r3, [r3, #1]
 8008986:	2b00      	cmp	r3, #0
 8008988:	d16d      	bne.n	8008a66 <USB_EPStartXfer+0x2ca>
 800898a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800898e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008996:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800899a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	461a      	mov	r2, r3
 80089a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089aa:	4413      	add	r3, r2
 80089ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80089ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80089b2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	011a      	lsls	r2, r3, #4
 80089bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089be:	4413      	add	r3, r2
 80089c0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80089c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80089c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d112      	bne.n	80089f4 <USB_EPStartXfer+0x258>
 80089ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d0:	881b      	ldrh	r3, [r3, #0]
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80089d8:	b29a      	uxth	r2, r3
 80089da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089dc:	801a      	strh	r2, [r3, #0]
 80089de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e0:	881b      	ldrh	r3, [r3, #0]
 80089e2:	b29b      	uxth	r3, r3
 80089e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f0:	801a      	strh	r2, [r3, #0]
 80089f2:	e05d      	b.n	8008ab0 <USB_EPStartXfer+0x314>
 80089f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80089f8:	2b3e      	cmp	r3, #62	; 0x3e
 80089fa:	d817      	bhi.n	8008a2c <USB_EPStartXfer+0x290>
 80089fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a00:	085b      	lsrs	r3, r3, #1
 8008a02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a0a:	f003 0301 	and.w	r3, r3, #1
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d004      	beq.n	8008a1c <USB_EPStartXfer+0x280>
 8008a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a16:	3301      	adds	r3, #1
 8008a18:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a20:	b29b      	uxth	r3, r3
 8008a22:	029b      	lsls	r3, r3, #10
 8008a24:	b29a      	uxth	r2, r3
 8008a26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a28:	801a      	strh	r2, [r3, #0]
 8008a2a:	e041      	b.n	8008ab0 <USB_EPStartXfer+0x314>
 8008a2c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a30:	095b      	lsrs	r3, r3, #5
 8008a32:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008a3a:	f003 031f 	and.w	r3, r3, #31
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d104      	bne.n	8008a4c <USB_EPStartXfer+0x2b0>
 8008a42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a46:	3b01      	subs	r3, #1
 8008a48:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	029b      	lsls	r3, r3, #10
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a5e:	b29a      	uxth	r2, r3
 8008a60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a62:	801a      	strh	r2, [r3, #0]
 8008a64:	e024      	b.n	8008ab0 <USB_EPStartXfer+0x314>
 8008a66:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008a6a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	785b      	ldrb	r3, [r3, #1]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d11c      	bne.n	8008ab0 <USB_EPStartXfer+0x314>
 8008a76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008a7a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	461a      	mov	r2, r3
 8008a88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a8a:	4413      	add	r3, r2
 8008a8c:	637b      	str	r3, [r7, #52]	; 0x34
 8008a8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008a92:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	011a      	lsls	r2, r3, #4
 8008a9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008aa4:	633b      	str	r3, [r7, #48]	; 0x30
 8008aa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008aaa:	b29a      	uxth	r2, r3
 8008aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008aae:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008ab0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ab4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	895b      	ldrh	r3, [r3, #10]
 8008abc:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ac0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ac4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	6959      	ldr	r1, [r3, #20]
 8008acc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008ad6:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8008ada:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 8008ade:	6800      	ldr	r0, [r0, #0]
 8008ae0:	f001 fb41 	bl	800a166 <USB_WritePMA>
            ep->xfer_buff += len;
 8008ae4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ae8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	695a      	ldr	r2, [r3, #20]
 8008af0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008af4:	441a      	add	r2, r3
 8008af6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008afa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008b02:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b06:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	6a1a      	ldr	r2, [r3, #32]
 8008b0e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b12:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	691b      	ldr	r3, [r3, #16]
 8008b1a:	429a      	cmp	r2, r3
 8008b1c:	d90f      	bls.n	8008b3e <USB_EPStartXfer+0x3a2>
            {
              ep->xfer_len_db -= len;
 8008b1e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b22:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	6a1a      	ldr	r2, [r3, #32]
 8008b2a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008b2e:	1ad2      	subs	r2, r2, r3
 8008b30:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b34:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	621a      	str	r2, [r3, #32]
 8008b3c:	e00e      	b.n	8008b5c <USB_EPStartXfer+0x3c0>
            }
            else
            {
              len = ep->xfer_len_db;
 8008b3e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b42:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8008b4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b52:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008b5c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b60:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	785b      	ldrb	r3, [r3, #1]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d16d      	bne.n	8008c48 <USB_EPStartXfer+0x4ac>
 8008b6c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b70:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	61fb      	str	r3, [r7, #28]
 8008b78:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b7c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b86:	b29b      	uxth	r3, r3
 8008b88:	461a      	mov	r2, r3
 8008b8a:	69fb      	ldr	r3, [r7, #28]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	61fb      	str	r3, [r7, #28]
 8008b90:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b94:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	781b      	ldrb	r3, [r3, #0]
 8008b9c:	011a      	lsls	r2, r3, #4
 8008b9e:	69fb      	ldr	r3, [r7, #28]
 8008ba0:	4413      	add	r3, r2
 8008ba2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008ba6:	61bb      	str	r3, [r7, #24]
 8008ba8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d112      	bne.n	8008bd6 <USB_EPStartXfer+0x43a>
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	881b      	ldrh	r3, [r3, #0]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008bba:	b29a      	uxth	r2, r3
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	801a      	strh	r2, [r3, #0]
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	881b      	ldrh	r3, [r3, #0]
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bce:	b29a      	uxth	r2, r3
 8008bd0:	69bb      	ldr	r3, [r7, #24]
 8008bd2:	801a      	strh	r2, [r3, #0]
 8008bd4:	e063      	b.n	8008c9e <USB_EPStartXfer+0x502>
 8008bd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bda:	2b3e      	cmp	r3, #62	; 0x3e
 8008bdc:	d817      	bhi.n	8008c0e <USB_EPStartXfer+0x472>
 8008bde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008be2:	085b      	lsrs	r3, r3, #1
 8008be4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008be8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bec:	f003 0301 	and.w	r3, r3, #1
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d004      	beq.n	8008bfe <USB_EPStartXfer+0x462>
 8008bf4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008bf8:	3301      	adds	r3, #1
 8008bfa:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008bfe:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	029b      	lsls	r3, r3, #10
 8008c06:	b29a      	uxth	r2, r3
 8008c08:	69bb      	ldr	r3, [r7, #24]
 8008c0a:	801a      	strh	r2, [r3, #0]
 8008c0c:	e047      	b.n	8008c9e <USB_EPStartXfer+0x502>
 8008c0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c12:	095b      	lsrs	r3, r3, #5
 8008c14:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008c18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c1c:	f003 031f 	and.w	r3, r3, #31
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d104      	bne.n	8008c2e <USB_EPStartXfer+0x492>
 8008c24:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008c28:	3b01      	subs	r3, #1
 8008c2a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008c2e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	029b      	lsls	r3, r3, #10
 8008c36:	b29b      	uxth	r3, r3
 8008c38:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c3c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	801a      	strh	r2, [r3, #0]
 8008c46:	e02a      	b.n	8008c9e <USB_EPStartXfer+0x502>
 8008c48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c4c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	785b      	ldrb	r3, [r3, #1]
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d122      	bne.n	8008c9e <USB_EPStartXfer+0x502>
 8008c58:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c5c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	627b      	str	r3, [r7, #36]	; 0x24
 8008c64:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c68:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c72:	b29b      	uxth	r3, r3
 8008c74:	461a      	mov	r2, r3
 8008c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c78:	4413      	add	r3, r2
 8008c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c80:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	011a      	lsls	r2, r3, #4
 8008c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c8c:	4413      	add	r3, r2
 8008c8e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008c92:	623b      	str	r3, [r7, #32]
 8008c94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c98:	b29a      	uxth	r2, r3
 8008c9a:	6a3b      	ldr	r3, [r7, #32]
 8008c9c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008c9e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ca2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	891b      	ldrh	r3, [r3, #8]
 8008caa:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008cae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cb2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6959      	ldr	r1, [r3, #20]
 8008cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008cbe:	b29b      	uxth	r3, r3
 8008cc0:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008cc4:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8008cc8:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 8008ccc:	6800      	ldr	r0, [r0, #0]
 8008cce:	f001 fa4a 	bl	800a166 <USB_WritePMA>
 8008cd2:	f000 bc17 	b.w	8009504 <USB_EPStartXfer+0xd68>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008cd6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cda:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	785b      	ldrb	r3, [r3, #1]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d16d      	bne.n	8008dc2 <USB_EPStartXfer+0x626>
 8008ce6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cea:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008cf2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cf6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	461a      	mov	r2, r3
 8008d04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d06:	4413      	add	r3, r2
 8008d08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d0a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008d0e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	781b      	ldrb	r3, [r3, #0]
 8008d16:	011a      	lsls	r2, r3, #4
 8008d18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008d20:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d112      	bne.n	8008d50 <USB_EPStartXfer+0x5b4>
 8008d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d2c:	881b      	ldrh	r3, [r3, #0]
 8008d2e:	b29b      	uxth	r3, r3
 8008d30:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008d34:	b29a      	uxth	r2, r3
 8008d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d38:	801a      	strh	r2, [r3, #0]
 8008d3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d3c:	881b      	ldrh	r3, [r3, #0]
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d4c:	801a      	strh	r2, [r3, #0]
 8008d4e:	e063      	b.n	8008e18 <USB_EPStartXfer+0x67c>
 8008d50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d54:	2b3e      	cmp	r3, #62	; 0x3e
 8008d56:	d817      	bhi.n	8008d88 <USB_EPStartXfer+0x5ec>
 8008d58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d5c:	085b      	lsrs	r3, r3, #1
 8008d5e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d66:	f003 0301 	and.w	r3, r3, #1
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d004      	beq.n	8008d78 <USB_EPStartXfer+0x5dc>
 8008d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d72:	3301      	adds	r3, #1
 8008d74:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d78:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d7c:	b29b      	uxth	r3, r3
 8008d7e:	029b      	lsls	r3, r3, #10
 8008d80:	b29a      	uxth	r2, r3
 8008d82:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d84:	801a      	strh	r2, [r3, #0]
 8008d86:	e047      	b.n	8008e18 <USB_EPStartXfer+0x67c>
 8008d88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d8c:	095b      	lsrs	r3, r3, #5
 8008d8e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008d92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008d96:	f003 031f 	and.w	r3, r3, #31
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d104      	bne.n	8008da8 <USB_EPStartXfer+0x60c>
 8008d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008da2:	3b01      	subs	r3, #1
 8008da4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8008da8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008dac:	b29b      	uxth	r3, r3
 8008dae:	029b      	lsls	r3, r3, #10
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008db6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dba:	b29a      	uxth	r2, r3
 8008dbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008dbe:	801a      	strh	r2, [r3, #0]
 8008dc0:	e02a      	b.n	8008e18 <USB_EPStartXfer+0x67c>
 8008dc2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008dc6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	785b      	ldrb	r3, [r3, #1]
 8008dce:	2b01      	cmp	r3, #1
 8008dd0:	d122      	bne.n	8008e18 <USB_EPStartXfer+0x67c>
 8008dd2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008dd6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	657b      	str	r3, [r7, #84]	; 0x54
 8008dde:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008de2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	461a      	mov	r2, r3
 8008df0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008df2:	4413      	add	r3, r2
 8008df4:	657b      	str	r3, [r7, #84]	; 0x54
 8008df6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008dfa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	011a      	lsls	r2, r3, #4
 8008e04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008e06:	4413      	add	r3, r2
 8008e08:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008e0c:	653b      	str	r3, [r7, #80]	; 0x50
 8008e0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e12:	b29a      	uxth	r2, r3
 8008e14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e16:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008e18:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e1c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	891b      	ldrh	r3, [r3, #8]
 8008e24:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e28:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e2c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	6959      	ldr	r1, [r3, #20]
 8008e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008e3e:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8008e42:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 8008e46:	6800      	ldr	r0, [r0, #0]
 8008e48:	f001 f98d 	bl	800a166 <USB_WritePMA>
            ep->xfer_buff += len;
 8008e4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e50:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	695a      	ldr	r2, [r3, #20]
 8008e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e5c:	441a      	add	r2, r3
 8008e5e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e62:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8008e6a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e6e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	6a1a      	ldr	r2, [r3, #32]
 8008e76:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e7a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	429a      	cmp	r2, r3
 8008e84:	d90f      	bls.n	8008ea6 <USB_EPStartXfer+0x70a>
            {
              ep->xfer_len_db -= len;
 8008e86:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e8a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	6a1a      	ldr	r2, [r3, #32]
 8008e92:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008e96:	1ad2      	subs	r2, r2, r3
 8008e98:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e9c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	621a      	str	r2, [r3, #32]
 8008ea4:	e00e      	b.n	8008ec4 <USB_EPStartXfer+0x728>
            }
            else
            {
              len = ep->xfer_len_db;
 8008ea6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008eaa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	6a1b      	ldr	r3, [r3, #32]
 8008eb2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8008eb6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008eba:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008ec4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ec8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	647b      	str	r3, [r7, #68]	; 0x44
 8008ed0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ed4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	785b      	ldrb	r3, [r3, #1]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d16d      	bne.n	8008fbc <USB_EPStartXfer+0x820>
 8008ee0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ee4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008eec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ef0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	461a      	mov	r2, r3
 8008efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f00:	4413      	add	r3, r2
 8008f02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f04:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008f08:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	011a      	lsls	r2, r3, #4
 8008f12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f14:	4413      	add	r3, r2
 8008f16:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008f1a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008f1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d112      	bne.n	8008f4a <USB_EPStartXfer+0x7ae>
 8008f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f26:	881b      	ldrh	r3, [r3, #0]
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008f2e:	b29a      	uxth	r2, r3
 8008f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f32:	801a      	strh	r2, [r3, #0]
 8008f34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f36:	881b      	ldrh	r3, [r3, #0]
 8008f38:	b29b      	uxth	r3, r3
 8008f3a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f3e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f42:	b29a      	uxth	r2, r3
 8008f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f46:	801a      	strh	r2, [r3, #0]
 8008f48:	e05d      	b.n	8009006 <USB_EPStartXfer+0x86a>
 8008f4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f4e:	2b3e      	cmp	r3, #62	; 0x3e
 8008f50:	d817      	bhi.n	8008f82 <USB_EPStartXfer+0x7e6>
 8008f52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f56:	085b      	lsrs	r3, r3, #1
 8008f58:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008f5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d004      	beq.n	8008f72 <USB_EPStartXfer+0x7d6>
 8008f68:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008f72:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008f76:	b29b      	uxth	r3, r3
 8008f78:	029b      	lsls	r3, r3, #10
 8008f7a:	b29a      	uxth	r2, r3
 8008f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f7e:	801a      	strh	r2, [r3, #0]
 8008f80:	e041      	b.n	8009006 <USB_EPStartXfer+0x86a>
 8008f82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f86:	095b      	lsrs	r3, r3, #5
 8008f88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f90:	f003 031f 	and.w	r3, r3, #31
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d104      	bne.n	8008fa2 <USB_EPStartXfer+0x806>
 8008f98:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008fa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008fa6:	b29b      	uxth	r3, r3
 8008fa8:	029b      	lsls	r3, r3, #10
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008fb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008fb4:	b29a      	uxth	r2, r3
 8008fb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fb8:	801a      	strh	r2, [r3, #0]
 8008fba:	e024      	b.n	8009006 <USB_EPStartXfer+0x86a>
 8008fbc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008fc0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	785b      	ldrb	r3, [r3, #1]
 8008fc8:	2b01      	cmp	r3, #1
 8008fca:	d11c      	bne.n	8009006 <USB_EPStartXfer+0x86a>
 8008fcc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008fd0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fda:	b29b      	uxth	r3, r3
 8008fdc:	461a      	mov	r2, r3
 8008fde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008fe0:	4413      	add	r3, r2
 8008fe2:	647b      	str	r3, [r7, #68]	; 0x44
 8008fe4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008fe8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	011a      	lsls	r2, r3, #4
 8008ff2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ff4:	4413      	add	r3, r2
 8008ff6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008ffa:	643b      	str	r3, [r7, #64]	; 0x40
 8008ffc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009000:	b29a      	uxth	r2, r3
 8009002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009004:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009006:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800900a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	895b      	ldrh	r3, [r3, #10]
 8009012:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009016:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800901a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	6959      	ldr	r1, [r3, #20]
 8009022:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009026:	b29b      	uxth	r3, r3
 8009028:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800902c:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8009030:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 8009034:	6800      	ldr	r0, [r0, #0]
 8009036:	f001 f896 	bl	800a166 <USB_WritePMA>
 800903a:	e263      	b.n	8009504 <USB_EPStartXfer+0xd68>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800903c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009040:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800904c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009050:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009054:	681a      	ldr	r2, [r3, #0]
 8009056:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800905a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	009b      	lsls	r3, r3, #2
 8009064:	4413      	add	r3, r2
 8009066:	881b      	ldrh	r3, [r3, #0]
 8009068:	b29b      	uxth	r3, r3
 800906a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800906e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009072:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8009076:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800907a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800907e:	681a      	ldr	r2, [r3, #0]
 8009080:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009084:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	781b      	ldrb	r3, [r3, #0]
 800908c:	009b      	lsls	r3, r3, #2
 800908e:	441a      	add	r2, r3
 8009090:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8009094:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009098:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800909c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090a4:	b29b      	uxth	r3, r3
 80090a6:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80090a8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80090ac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	663b      	str	r3, [r7, #96]	; 0x60
 80090b4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80090b8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	461a      	mov	r2, r3
 80090c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80090c8:	4413      	add	r3, r2
 80090ca:	663b      	str	r3, [r7, #96]	; 0x60
 80090cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80090d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	781b      	ldrb	r3, [r3, #0]
 80090d8:	011a      	lsls	r2, r3, #4
 80090da:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80090dc:	4413      	add	r3, r2
 80090de:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80090e2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80090e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090e8:	b29a      	uxth	r2, r3
 80090ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090ec:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80090ee:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80090f2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	891b      	ldrh	r3, [r3, #8]
 80090fa:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80090fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009102:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	6959      	ldr	r1, [r3, #20]
 800910a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800910e:	b29b      	uxth	r3, r3
 8009110:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8009114:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8009118:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 800911c:	6800      	ldr	r0, [r0, #0]
 800911e:	f001 f822 	bl	800a166 <USB_WritePMA>
 8009122:	e1ef      	b.n	8009504 <USB_EPStartXfer+0xd68>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009124:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009128:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009132:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	781b      	ldrb	r3, [r3, #0]
 800913a:	009b      	lsls	r3, r3, #2
 800913c:	4413      	add	r3, r2
 800913e:	881b      	ldrh	r3, [r3, #0]
 8009140:	b29b      	uxth	r3, r3
 8009142:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 80aa 	beq.w	80092a0 <USB_EPStartXfer+0xb04>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800914c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009150:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	67bb      	str	r3, [r7, #120]	; 0x78
 8009158:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800915c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	785b      	ldrb	r3, [r3, #1]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d16d      	bne.n	8009244 <USB_EPStartXfer+0xaa8>
 8009168:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800916c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	673b      	str	r3, [r7, #112]	; 0x70
 8009174:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009178:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009182:	b29b      	uxth	r3, r3
 8009184:	461a      	mov	r2, r3
 8009186:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009188:	4413      	add	r3, r2
 800918a:	673b      	str	r3, [r7, #112]	; 0x70
 800918c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009190:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	781b      	ldrb	r3, [r3, #0]
 8009198:	011a      	lsls	r2, r3, #4
 800919a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800919c:	4413      	add	r3, r2
 800919e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80091a2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d112      	bne.n	80091d2 <USB_EPStartXfer+0xa36>
 80091ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ae:	881b      	ldrh	r3, [r3, #0]
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80091b6:	b29a      	uxth	r2, r3
 80091b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ba:	801a      	strh	r2, [r3, #0]
 80091bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091be:	881b      	ldrh	r3, [r3, #0]
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091ca:	b29a      	uxth	r2, r3
 80091cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80091ce:	801a      	strh	r2, [r3, #0]
 80091d0:	e05d      	b.n	800928e <USB_EPStartXfer+0xaf2>
 80091d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091d6:	2b3e      	cmp	r3, #62	; 0x3e
 80091d8:	d817      	bhi.n	800920a <USB_EPStartXfer+0xa6e>
 80091da:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091de:	085b      	lsrs	r3, r3, #1
 80091e0:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80091e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091e8:	f003 0301 	and.w	r3, r3, #1
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d004      	beq.n	80091fa <USB_EPStartXfer+0xa5e>
 80091f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091f4:	3301      	adds	r3, #1
 80091f6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80091fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091fe:	b29b      	uxth	r3, r3
 8009200:	029b      	lsls	r3, r3, #10
 8009202:	b29a      	uxth	r2, r3
 8009204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009206:	801a      	strh	r2, [r3, #0]
 8009208:	e041      	b.n	800928e <USB_EPStartXfer+0xaf2>
 800920a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800920e:	095b      	lsrs	r3, r3, #5
 8009210:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8009214:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009218:	f003 031f 	and.w	r3, r3, #31
 800921c:	2b00      	cmp	r3, #0
 800921e:	d104      	bne.n	800922a <USB_EPStartXfer+0xa8e>
 8009220:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009224:	3b01      	subs	r3, #1
 8009226:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800922a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800922e:	b29b      	uxth	r3, r3
 8009230:	029b      	lsls	r3, r3, #10
 8009232:	b29b      	uxth	r3, r3
 8009234:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009238:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800923c:	b29a      	uxth	r2, r3
 800923e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009240:	801a      	strh	r2, [r3, #0]
 8009242:	e024      	b.n	800928e <USB_EPStartXfer+0xaf2>
 8009244:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009248:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	785b      	ldrb	r3, [r3, #1]
 8009250:	2b01      	cmp	r3, #1
 8009252:	d11c      	bne.n	800928e <USB_EPStartXfer+0xaf2>
 8009254:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009258:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009262:	b29b      	uxth	r3, r3
 8009264:	461a      	mov	r2, r3
 8009266:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009268:	4413      	add	r3, r2
 800926a:	67bb      	str	r3, [r7, #120]	; 0x78
 800926c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009270:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	781b      	ldrb	r3, [r3, #0]
 8009278:	011a      	lsls	r2, r3, #4
 800927a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800927c:	4413      	add	r3, r2
 800927e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009282:	677b      	str	r3, [r7, #116]	; 0x74
 8009284:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009288:	b29a      	uxth	r2, r3
 800928a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800928c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800928e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009292:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	895b      	ldrh	r3, [r3, #10]
 800929a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 800929e:	e0b2      	b.n	8009406 <USB_EPStartXfer+0xc6a>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80092a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80092a4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	785b      	ldrb	r3, [r3, #1]
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d171      	bne.n	8009394 <USB_EPStartXfer+0xbf8>
 80092b0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80092b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80092be:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80092c2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092cc:	b29b      	uxth	r3, r3
 80092ce:	461a      	mov	r2, r3
 80092d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80092d4:	4413      	add	r3, r2
 80092d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80092da:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80092de:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	011a      	lsls	r2, r3, #4
 80092e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80092ec:	4413      	add	r3, r2
 80092ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80092f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80092f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d112      	bne.n	8009322 <USB_EPStartXfer+0xb86>
 80092fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80092fe:	881b      	ldrh	r3, [r3, #0]
 8009300:	b29b      	uxth	r3, r3
 8009302:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009306:	b29a      	uxth	r2, r3
 8009308:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800930a:	801a      	strh	r2, [r3, #0]
 800930c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800930e:	881b      	ldrh	r3, [r3, #0]
 8009310:	b29b      	uxth	r3, r3
 8009312:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009316:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800931a:	b29a      	uxth	r2, r3
 800931c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800931e:	801a      	strh	r2, [r3, #0]
 8009320:	e069      	b.n	80093f6 <USB_EPStartXfer+0xc5a>
 8009322:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009326:	2b3e      	cmp	r3, #62	; 0x3e
 8009328:	d817      	bhi.n	800935a <USB_EPStartXfer+0xbbe>
 800932a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800932e:	085b      	lsrs	r3, r3, #1
 8009330:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009334:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009338:	f003 0301 	and.w	r3, r3, #1
 800933c:	2b00      	cmp	r3, #0
 800933e:	d004      	beq.n	800934a <USB_EPStartXfer+0xbae>
 8009340:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009344:	3301      	adds	r3, #1
 8009346:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800934a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800934e:	b29b      	uxth	r3, r3
 8009350:	029b      	lsls	r3, r3, #10
 8009352:	b29a      	uxth	r2, r3
 8009354:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009356:	801a      	strh	r2, [r3, #0]
 8009358:	e04d      	b.n	80093f6 <USB_EPStartXfer+0xc5a>
 800935a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800935e:	095b      	lsrs	r3, r3, #5
 8009360:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8009364:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009368:	f003 031f 	and.w	r3, r3, #31
 800936c:	2b00      	cmp	r3, #0
 800936e:	d104      	bne.n	800937a <USB_EPStartXfer+0xbde>
 8009370:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8009374:	3b01      	subs	r3, #1
 8009376:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800937a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800937e:	b29b      	uxth	r3, r3
 8009380:	029b      	lsls	r3, r3, #10
 8009382:	b29b      	uxth	r3, r3
 8009384:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009388:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800938c:	b29a      	uxth	r2, r3
 800938e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009390:	801a      	strh	r2, [r3, #0]
 8009392:	e030      	b.n	80093f6 <USB_EPStartXfer+0xc5a>
 8009394:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009398:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	785b      	ldrb	r3, [r3, #1]
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d128      	bne.n	80093f6 <USB_EPStartXfer+0xc5a>
 80093a4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80093a8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80093b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80093b6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	461a      	mov	r2, r3
 80093c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093c8:	4413      	add	r3, r2
 80093ca:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80093ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80093d2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	011a      	lsls	r2, r3, #4
 80093dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80093e0:	4413      	add	r3, r2
 80093e2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80093e6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80093ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80093ee:	b29a      	uxth	r2, r3
 80093f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80093f4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80093f6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80093fa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	891b      	ldrh	r3, [r3, #8]
 8009402:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009406:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800940a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	6959      	ldr	r1, [r3, #20]
 8009412:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009416:	b29b      	uxth	r3, r3
 8009418:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800941c:	f507 7088 	add.w	r0, r7, #272	; 0x110
 8009420:	f5a0 7086 	sub.w	r0, r0, #268	; 0x10c
 8009424:	6800      	ldr	r0, [r0, #0]
 8009426:	f000 fe9e 	bl	800a166 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800942a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800942e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	785b      	ldrb	r3, [r3, #1]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d12e      	bne.n	8009498 <USB_EPStartXfer+0xcfc>
 800943a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800943e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009442:	681a      	ldr	r2, [r3, #0]
 8009444:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009448:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	009b      	lsls	r3, r3, #2
 8009452:	4413      	add	r3, r2
 8009454:	881b      	ldrh	r3, [r3, #0]
 8009456:	b29b      	uxth	r3, r3
 8009458:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800945c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009460:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8009464:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009468:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800946c:	681a      	ldr	r2, [r3, #0]
 800946e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009472:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	009b      	lsls	r3, r3, #2
 800947c:	441a      	add	r2, r3
 800947e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8009482:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009486:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800948a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800948e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009492:	b29b      	uxth	r3, r3
 8009494:	8013      	strh	r3, [r2, #0]
 8009496:	e035      	b.n	8009504 <USB_EPStartXfer+0xd68>
 8009498:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800949c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	785b      	ldrb	r3, [r3, #1]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d12d      	bne.n	8009504 <USB_EPStartXfer+0xd68>
 80094a8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80094ac:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80094b0:	681a      	ldr	r2, [r3, #0]
 80094b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80094b6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	781b      	ldrb	r3, [r3, #0]
 80094be:	009b      	lsls	r3, r3, #2
 80094c0:	4413      	add	r3, r2
 80094c2:	881b      	ldrh	r3, [r3, #0]
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094ce:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 80094d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80094d6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80094da:	681a      	ldr	r2, [r3, #0]
 80094dc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80094e0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	781b      	ldrb	r3, [r3, #0]
 80094e8:	009b      	lsls	r3, r3, #2
 80094ea:	441a      	add	r2, r3
 80094ec:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 80094f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80094f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80094f8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80094fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009500:	b29b      	uxth	r3, r3
 8009502:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009504:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009508:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009512:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	4413      	add	r3, r2
 800951e:	881b      	ldrh	r3, [r3, #0]
 8009520:	b29b      	uxth	r3, r3
 8009522:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8009526:	f5a2 7281 	sub.w	r2, r2, #258	; 0x102
 800952a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800952e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009532:	8013      	strh	r3, [r2, #0]
 8009534:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009538:	f5a3 7381 	sub.w	r3, r3, #258	; 0x102
 800953c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8009540:	f5a2 7281 	sub.w	r2, r2, #258	; 0x102
 8009544:	8812      	ldrh	r2, [r2, #0]
 8009546:	f082 0210 	eor.w	r2, r2, #16
 800954a:	801a      	strh	r2, [r3, #0]
 800954c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009550:	f5a3 7381 	sub.w	r3, r3, #258	; 0x102
 8009554:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8009558:	f5a2 7281 	sub.w	r2, r2, #258	; 0x102
 800955c:	8812      	ldrh	r2, [r2, #0]
 800955e:	f082 0220 	eor.w	r2, r2, #32
 8009562:	801a      	strh	r2, [r3, #0]
 8009564:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009568:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800956c:	681a      	ldr	r2, [r3, #0]
 800956e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009572:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	009b      	lsls	r3, r3, #2
 800957c:	441a      	add	r2, r3
 800957e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009582:	f5a3 7381 	sub.w	r3, r3, #258	; 0x102
 8009586:	881b      	ldrh	r3, [r3, #0]
 8009588:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800958c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009590:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009594:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009598:	b29b      	uxth	r3, r3
 800959a:	8013      	strh	r3, [r2, #0]
 800959c:	f000 bc9f 	b.w	8009ede <USB_EPStartXfer+0x1742>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80095a0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80095a4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	7b1b      	ldrb	r3, [r3, #12]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	f040 80ae 	bne.w	800970e <USB_EPStartXfer+0xf72>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80095b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80095b6:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	699a      	ldr	r2, [r3, #24]
 80095be:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80095c2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	691b      	ldr	r3, [r3, #16]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d917      	bls.n	80095fe <USB_EPStartXfer+0xe62>
      {
        len = ep->maxpacket;
 80095ce:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80095d2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	691b      	ldr	r3, [r3, #16]
 80095da:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80095de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80095e2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	699a      	ldr	r2, [r3, #24]
 80095ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80095ee:	1ad2      	subs	r2, r2, r3
 80095f0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80095f4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	619a      	str	r2, [r3, #24]
 80095fc:	e00e      	b.n	800961c <USB_EPStartXfer+0xe80>
      }
      else
      {
        len = ep->xfer_len;
 80095fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009602:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	699b      	ldr	r3, [r3, #24]
 800960a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 800960e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009612:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	2200      	movs	r2, #0
 800961a:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800961c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009620:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800962a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800962e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009638:	b29b      	uxth	r3, r3
 800963a:	461a      	mov	r2, r3
 800963c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009640:	4413      	add	r3, r2
 8009642:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009646:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800964a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	781b      	ldrb	r3, [r3, #0]
 8009652:	011a      	lsls	r2, r3, #4
 8009654:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8009658:	4413      	add	r3, r2
 800965a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800965e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009662:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009666:	2b00      	cmp	r3, #0
 8009668:	d116      	bne.n	8009698 <USB_EPStartXfer+0xefc>
 800966a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800966e:	881b      	ldrh	r3, [r3, #0]
 8009670:	b29b      	uxth	r3, r3
 8009672:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009676:	b29a      	uxth	r2, r3
 8009678:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800967c:	801a      	strh	r2, [r3, #0]
 800967e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009682:	881b      	ldrh	r3, [r3, #0]
 8009684:	b29b      	uxth	r3, r3
 8009686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800968a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800968e:	b29a      	uxth	r2, r3
 8009690:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009694:	801a      	strh	r2, [r3, #0]
 8009696:	e3e8      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
 8009698:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800969c:	2b3e      	cmp	r3, #62	; 0x3e
 800969e:	d818      	bhi.n	80096d2 <USB_EPStartXfer+0xf36>
 80096a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80096a4:	085b      	lsrs	r3, r3, #1
 80096a6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80096aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80096ae:	f003 0301 	and.w	r3, r3, #1
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d004      	beq.n	80096c0 <USB_EPStartXfer+0xf24>
 80096b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80096ba:	3301      	adds	r3, #1
 80096bc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80096c0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	029b      	lsls	r3, r3, #10
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80096ce:	801a      	strh	r2, [r3, #0]
 80096d0:	e3cb      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
 80096d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80096d6:	095b      	lsrs	r3, r3, #5
 80096d8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80096dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80096e0:	f003 031f 	and.w	r3, r3, #31
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d104      	bne.n	80096f2 <USB_EPStartXfer+0xf56>
 80096e8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80096ec:	3b01      	subs	r3, #1
 80096ee:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80096f2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80096f6:	b29b      	uxth	r3, r3
 80096f8:	029b      	lsls	r3, r3, #10
 80096fa:	b29b      	uxth	r3, r3
 80096fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009700:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009704:	b29a      	uxth	r2, r3
 8009706:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800970a:	801a      	strh	r2, [r3, #0]
 800970c:	e3ad      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800970e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009712:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	78db      	ldrb	r3, [r3, #3]
 800971a:	2b02      	cmp	r3, #2
 800971c:	f040 8200 	bne.w	8009b20 <USB_EPStartXfer+0x1384>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009720:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009724:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	785b      	ldrb	r3, [r3, #1]
 800972c:	2b00      	cmp	r3, #0
 800972e:	f040 8091 	bne.w	8009854 <USB_EPStartXfer+0x10b8>
 8009732:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009736:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009740:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009744:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800974e:	b29b      	uxth	r3, r3
 8009750:	461a      	mov	r2, r3
 8009752:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009756:	4413      	add	r3, r2
 8009758:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800975c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009760:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	011a      	lsls	r2, r3, #4
 800976a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800976e:	4413      	add	r3, r2
 8009770:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009774:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009778:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800977c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	691b      	ldr	r3, [r3, #16]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d116      	bne.n	80097b6 <USB_EPStartXfer+0x101a>
 8009788:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800978c:	881b      	ldrh	r3, [r3, #0]
 800978e:	b29b      	uxth	r3, r3
 8009790:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009794:	b29a      	uxth	r2, r3
 8009796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800979a:	801a      	strh	r2, [r3, #0]
 800979c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80097a0:	881b      	ldrh	r3, [r3, #0]
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097ac:	b29a      	uxth	r2, r3
 80097ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80097b2:	801a      	strh	r2, [r3, #0]
 80097b4:	e083      	b.n	80098be <USB_EPStartXfer+0x1122>
 80097b6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80097ba:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	2b3e      	cmp	r3, #62	; 0x3e
 80097c4:	d820      	bhi.n	8009808 <USB_EPStartXfer+0x106c>
 80097c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80097ca:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	691b      	ldr	r3, [r3, #16]
 80097d2:	085b      	lsrs	r3, r3, #1
 80097d4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80097d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80097dc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	691b      	ldr	r3, [r3, #16]
 80097e4:	f003 0301 	and.w	r3, r3, #1
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d004      	beq.n	80097f6 <USB_EPStartXfer+0x105a>
 80097ec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80097f0:	3301      	adds	r3, #1
 80097f2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80097f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80097fa:	b29b      	uxth	r3, r3
 80097fc:	029b      	lsls	r3, r3, #10
 80097fe:	b29a      	uxth	r2, r3
 8009800:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009804:	801a      	strh	r2, [r3, #0]
 8009806:	e05a      	b.n	80098be <USB_EPStartXfer+0x1122>
 8009808:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800980c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	095b      	lsrs	r3, r3, #5
 8009816:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800981a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800981e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	691b      	ldr	r3, [r3, #16]
 8009826:	f003 031f 	and.w	r3, r3, #31
 800982a:	2b00      	cmp	r3, #0
 800982c:	d104      	bne.n	8009838 <USB_EPStartXfer+0x109c>
 800982e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8009832:	3b01      	subs	r3, #1
 8009834:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009838:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800983c:	b29b      	uxth	r3, r3
 800983e:	029b      	lsls	r3, r3, #10
 8009840:	b29b      	uxth	r3, r3
 8009842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800984a:	b29a      	uxth	r2, r3
 800984c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009850:	801a      	strh	r2, [r3, #0]
 8009852:	e034      	b.n	80098be <USB_EPStartXfer+0x1122>
 8009854:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009858:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	785b      	ldrb	r3, [r3, #1]
 8009860:	2b01      	cmp	r3, #1
 8009862:	d12c      	bne.n	80098be <USB_EPStartXfer+0x1122>
 8009864:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009868:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009872:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009876:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009880:	b29b      	uxth	r3, r3
 8009882:	461a      	mov	r2, r3
 8009884:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009888:	4413      	add	r3, r2
 800988a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800988e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009892:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	011a      	lsls	r2, r3, #4
 800989c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80098a0:	4413      	add	r3, r2
 80098a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80098a6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80098aa:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80098ae:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	691b      	ldr	r3, [r3, #16]
 80098b6:	b29a      	uxth	r2, r3
 80098b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80098bc:	801a      	strh	r2, [r3, #0]
 80098be:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80098c2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80098cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80098d0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	785b      	ldrb	r3, [r3, #1]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	f040 8091 	bne.w	8009a00 <USB_EPStartXfer+0x1264>
 80098de:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80098e2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80098ec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80098f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80098fa:	b29b      	uxth	r3, r3
 80098fc:	461a      	mov	r2, r3
 80098fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009902:	4413      	add	r3, r2
 8009904:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009908:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800990c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	011a      	lsls	r2, r3, #4
 8009916:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800991a:	4413      	add	r3, r2
 800991c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009920:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009924:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009928:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d116      	bne.n	8009962 <USB_EPStartXfer+0x11c6>
 8009934:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009938:	881b      	ldrh	r3, [r3, #0]
 800993a:	b29b      	uxth	r3, r3
 800993c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009940:	b29a      	uxth	r2, r3
 8009942:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009946:	801a      	strh	r2, [r3, #0]
 8009948:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800994c:	881b      	ldrh	r3, [r3, #0]
 800994e:	b29b      	uxth	r3, r3
 8009950:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009954:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009958:	b29a      	uxth	r2, r3
 800995a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800995e:	801a      	strh	r2, [r3, #0]
 8009960:	e07c      	b.n	8009a5c <USB_EPStartXfer+0x12c0>
 8009962:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009966:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	691b      	ldr	r3, [r3, #16]
 800996e:	2b3e      	cmp	r3, #62	; 0x3e
 8009970:	d820      	bhi.n	80099b4 <USB_EPStartXfer+0x1218>
 8009972:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009976:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	085b      	lsrs	r3, r3, #1
 8009980:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009984:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009988:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	691b      	ldr	r3, [r3, #16]
 8009990:	f003 0301 	and.w	r3, r3, #1
 8009994:	2b00      	cmp	r3, #0
 8009996:	d004      	beq.n	80099a2 <USB_EPStartXfer+0x1206>
 8009998:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800999c:	3301      	adds	r3, #1
 800999e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80099a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099a6:	b29b      	uxth	r3, r3
 80099a8:	029b      	lsls	r3, r3, #10
 80099aa:	b29a      	uxth	r2, r3
 80099ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099b0:	801a      	strh	r2, [r3, #0]
 80099b2:	e053      	b.n	8009a5c <USB_EPStartXfer+0x12c0>
 80099b4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80099b8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	095b      	lsrs	r3, r3, #5
 80099c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80099c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80099ca:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	691b      	ldr	r3, [r3, #16]
 80099d2:	f003 031f 	and.w	r3, r3, #31
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d104      	bne.n	80099e4 <USB_EPStartXfer+0x1248>
 80099da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099de:	3b01      	subs	r3, #1
 80099e0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80099e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099e8:	b29b      	uxth	r3, r3
 80099ea:	029b      	lsls	r3, r3, #10
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099f6:	b29a      	uxth	r2, r3
 80099f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80099fc:	801a      	strh	r2, [r3, #0]
 80099fe:	e02d      	b.n	8009a5c <USB_EPStartXfer+0x12c0>
 8009a00:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a04:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	785b      	ldrb	r3, [r3, #1]
 8009a0c:	2b01      	cmp	r3, #1
 8009a0e:	d125      	bne.n	8009a5c <USB_EPStartXfer+0x12c0>
 8009a10:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a14:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	461a      	mov	r2, r3
 8009a22:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009a26:	4413      	add	r3, r2
 8009a28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009a2c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a30:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	781b      	ldrb	r3, [r3, #0]
 8009a38:	011a      	lsls	r2, r3, #4
 8009a3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8009a3e:	4413      	add	r3, r2
 8009a40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009a44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8009a48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a4c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	691b      	ldr	r3, [r3, #16]
 8009a54:	b29a      	uxth	r2, r3
 8009a56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8009a5a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8009a5c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a60:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	69db      	ldr	r3, [r3, #28]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f000 81fe 	beq.w	8009e6a <USB_EPStartXfer+0x16ce>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009a6e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a72:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009a76:	681a      	ldr	r2, [r3, #0]
 8009a78:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009a7c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	781b      	ldrb	r3, [r3, #0]
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	4413      	add	r3, r2
 8009a88:	881b      	ldrh	r3, [r3, #0]
 8009a8a:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009a8e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009a92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d005      	beq.n	8009aa6 <USB_EPStartXfer+0x130a>
 8009a9a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009a9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10d      	bne.n	8009ac2 <USB_EPStartXfer+0x1326>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009aa6:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009aaa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	f040 81db 	bne.w	8009e6a <USB_EPStartXfer+0x16ce>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8009ab4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8009ab8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	f040 81d4 	bne.w	8009e6a <USB_EPStartXfer+0x16ce>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8009ac2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009ac6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009aca:	681a      	ldr	r2, [r3, #0]
 8009acc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009ad0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	781b      	ldrb	r3, [r3, #0]
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	4413      	add	r3, r2
 8009adc:	881b      	ldrh	r3, [r3, #0]
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009ae8:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8009aec:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009af0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009af4:	681a      	ldr	r2, [r3, #0]
 8009af6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009afa:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	781b      	ldrb	r3, [r3, #0]
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	441a      	add	r2, r3
 8009b06:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8009b0a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b0e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b12:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b16:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009b1a:	b29b      	uxth	r3, r3
 8009b1c:	8013      	strh	r3, [r2, #0]
 8009b1e:	e1a4      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8009b20:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b24:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	78db      	ldrb	r3, [r3, #3]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	f040 819a 	bne.w	8009e66 <USB_EPStartXfer+0x16ca>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8009b32:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b36:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	699a      	ldr	r2, [r3, #24]
 8009b3e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b42:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	691b      	ldr	r3, [r3, #16]
 8009b4a:	429a      	cmp	r2, r3
 8009b4c:	d917      	bls.n	8009b7e <USB_EPStartXfer+0x13e2>
        {
          len = ep->maxpacket;
 8009b4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b52:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	691b      	ldr	r3, [r3, #16]
 8009b5a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8009b5e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b62:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	699a      	ldr	r2, [r3, #24]
 8009b6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009b6e:	1ad2      	subs	r2, r2, r3
 8009b70:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b74:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	619a      	str	r2, [r3, #24]
 8009b7c:	e00e      	b.n	8009b9c <USB_EPStartXfer+0x1400>
        }
        else
        {
          len = ep->xfer_len;
 8009b7e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b82:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	699b      	ldr	r3, [r3, #24]
 8009b8a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8009b8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009b92:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009b9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009ba0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	785b      	ldrb	r3, [r3, #1]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d178      	bne.n	8009c9e <USB_EPStartXfer+0x1502>
 8009bac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009bb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009bba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009bbe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	461a      	mov	r2, r3
 8009bcc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009bd6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009bda:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	011a      	lsls	r2, r3, #4
 8009be4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8009be8:	4413      	add	r3, r2
 8009bea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009bee:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009bf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d116      	bne.n	8009c28 <USB_EPStartXfer+0x148c>
 8009bfa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009bfe:	881b      	ldrh	r3, [r3, #0]
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c0c:	801a      	strh	r2, [r3, #0]
 8009c0e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c12:	881b      	ldrh	r3, [r3, #0]
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c1a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c1e:	b29a      	uxth	r2, r3
 8009c20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c24:	801a      	strh	r2, [r3, #0]
 8009c26:	e06b      	b.n	8009d00 <USB_EPStartXfer+0x1564>
 8009c28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c2c:	2b3e      	cmp	r3, #62	; 0x3e
 8009c2e:	d818      	bhi.n	8009c62 <USB_EPStartXfer+0x14c6>
 8009c30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c34:	085b      	lsrs	r3, r3, #1
 8009c36:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c3e:	f003 0301 	and.w	r3, r3, #1
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	d004      	beq.n	8009c50 <USB_EPStartXfer+0x14b4>
 8009c46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c4a:	3301      	adds	r3, #1
 8009c4c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c54:	b29b      	uxth	r3, r3
 8009c56:	029b      	lsls	r3, r3, #10
 8009c58:	b29a      	uxth	r2, r3
 8009c5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c5e:	801a      	strh	r2, [r3, #0]
 8009c60:	e04e      	b.n	8009d00 <USB_EPStartXfer+0x1564>
 8009c62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c66:	095b      	lsrs	r3, r3, #5
 8009c68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009c70:	f003 031f 	and.w	r3, r3, #31
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d104      	bne.n	8009c82 <USB_EPStartXfer+0x14e6>
 8009c78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	029b      	lsls	r3, r3, #10
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009c90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009c94:	b29a      	uxth	r2, r3
 8009c96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009c9a:	801a      	strh	r2, [r3, #0]
 8009c9c:	e030      	b.n	8009d00 <USB_EPStartXfer+0x1564>
 8009c9e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009ca2:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	785b      	ldrb	r3, [r3, #1]
 8009caa:	2b01      	cmp	r3, #1
 8009cac:	d128      	bne.n	8009d00 <USB_EPStartXfer+0x1564>
 8009cae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009cb2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009cbc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009cc0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009cca:	b29b      	uxth	r3, r3
 8009ccc:	461a      	mov	r2, r3
 8009cce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009cd2:	4413      	add	r3, r2
 8009cd4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009cd8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009cdc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	781b      	ldrb	r3, [r3, #0]
 8009ce4:	011a      	lsls	r2, r3, #4
 8009ce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009cea:	4413      	add	r3, r2
 8009cec:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009cf0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8009cf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009cf8:	b29a      	uxth	r2, r3
 8009cfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009cfe:	801a      	strh	r2, [r3, #0]
 8009d00:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009d04:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009d0e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009d12:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	785b      	ldrb	r3, [r3, #1]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d178      	bne.n	8009e10 <USB_EPStartXfer+0x1674>
 8009d1e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009d22:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d2c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009d30:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009d42:	4413      	add	r3, r2
 8009d44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009d48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009d4c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	781b      	ldrb	r3, [r3, #0]
 8009d54:	011a      	lsls	r2, r3, #4
 8009d56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009d5a:	4413      	add	r3, r2
 8009d5c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009d60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009d64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d116      	bne.n	8009d9a <USB_EPStartXfer+0x15fe>
 8009d6c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d70:	881b      	ldrh	r3, [r3, #0]
 8009d72:	b29b      	uxth	r3, r3
 8009d74:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009d78:	b29a      	uxth	r2, r3
 8009d7a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d7e:	801a      	strh	r2, [r3, #0]
 8009d80:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d84:	881b      	ldrh	r3, [r3, #0]
 8009d86:	b29b      	uxth	r3, r3
 8009d88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d90:	b29a      	uxth	r2, r3
 8009d92:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009d96:	801a      	strh	r2, [r3, #0]
 8009d98:	e067      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
 8009d9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009d9e:	2b3e      	cmp	r3, #62	; 0x3e
 8009da0:	d818      	bhi.n	8009dd4 <USB_EPStartXfer+0x1638>
 8009da2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009da6:	085b      	lsrs	r3, r3, #1
 8009da8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009dac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009db0:	f003 0301 	and.w	r3, r3, #1
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d004      	beq.n	8009dc2 <USB_EPStartXfer+0x1626>
 8009db8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dbc:	3301      	adds	r3, #1
 8009dbe:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009dc2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dc6:	b29b      	uxth	r3, r3
 8009dc8:	029b      	lsls	r3, r3, #10
 8009dca:	b29a      	uxth	r2, r3
 8009dcc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009dd0:	801a      	strh	r2, [r3, #0]
 8009dd2:	e04a      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
 8009dd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009dd8:	095b      	lsrs	r3, r3, #5
 8009dda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009dde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009de2:	f003 031f 	and.w	r3, r3, #31
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d104      	bne.n	8009df4 <USB_EPStartXfer+0x1658>
 8009dea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009dee:	3b01      	subs	r3, #1
 8009df0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009df4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009df8:	b29b      	uxth	r3, r3
 8009dfa:	029b      	lsls	r3, r3, #10
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e06:	b29a      	uxth	r2, r3
 8009e08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009e0c:	801a      	strh	r2, [r3, #0]
 8009e0e:	e02c      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
 8009e10:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009e14:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	785b      	ldrb	r3, [r3, #1]
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d124      	bne.n	8009e6a <USB_EPStartXfer+0x16ce>
 8009e20:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009e24:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e2e:	b29b      	uxth	r3, r3
 8009e30:	461a      	mov	r2, r3
 8009e32:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e36:	4413      	add	r3, r2
 8009e38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009e3c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009e40:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	781b      	ldrb	r3, [r3, #0]
 8009e48:	011a      	lsls	r2, r3, #4
 8009e4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009e4e:	4413      	add	r3, r2
 8009e50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009e54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009e58:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009e5c:	b29a      	uxth	r2, r3
 8009e5e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009e62:	801a      	strh	r2, [r3, #0]
 8009e64:	e001      	b.n	8009e6a <USB_EPStartXfer+0x16ce>
      }
      else
      {
        return HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e03a      	b.n	8009ee0 <USB_EPStartXfer+0x1744>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009e6a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009e6e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009e78:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	781b      	ldrb	r3, [r3, #0]
 8009e80:	009b      	lsls	r3, r3, #2
 8009e82:	4413      	add	r3, r2
 8009e84:	881b      	ldrh	r3, [r3, #0]
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e90:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009e94:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009e98:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009e9c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009ea0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009ea4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009ea8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009eac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009eb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009eba:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	781b      	ldrb	r3, [r3, #0]
 8009ec2:	009b      	lsls	r3, r3, #2
 8009ec4:	441a      	add	r2, r3
 8009ec6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009eca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009ece:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ed2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009ed6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009eda:	b29b      	uxth	r3, r3
 8009edc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009ede:	2300      	movs	r3, #0
}
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	bd80      	pop	{r7, pc}

08009eea <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009eea:	b480      	push	{r7}
 8009eec:	b085      	sub	sp, #20
 8009eee:	af00      	add	r7, sp, #0
 8009ef0:	6078      	str	r0, [r7, #4]
 8009ef2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	785b      	ldrb	r3, [r3, #1]
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d020      	beq.n	8009f3e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	009b      	lsls	r3, r3, #2
 8009f04:	4413      	add	r3, r2
 8009f06:	881b      	ldrh	r3, [r3, #0]
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f12:	81bb      	strh	r3, [r7, #12]
 8009f14:	89bb      	ldrh	r3, [r7, #12]
 8009f16:	f083 0310 	eor.w	r3, r3, #16
 8009f1a:	81bb      	strh	r3, [r7, #12]
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	781b      	ldrb	r3, [r3, #0]
 8009f22:	009b      	lsls	r3, r3, #2
 8009f24:	441a      	add	r2, r3
 8009f26:	89bb      	ldrh	r3, [r7, #12]
 8009f28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	8013      	strh	r3, [r2, #0]
 8009f3c:	e01f      	b.n	8009f7e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009f3e:	687a      	ldr	r2, [r7, #4]
 8009f40:	683b      	ldr	r3, [r7, #0]
 8009f42:	781b      	ldrb	r3, [r3, #0]
 8009f44:	009b      	lsls	r3, r3, #2
 8009f46:	4413      	add	r3, r2
 8009f48:	881b      	ldrh	r3, [r3, #0]
 8009f4a:	b29b      	uxth	r3, r3
 8009f4c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009f50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f54:	81fb      	strh	r3, [r7, #14]
 8009f56:	89fb      	ldrh	r3, [r7, #14]
 8009f58:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009f5c:	81fb      	strh	r3, [r7, #14]
 8009f5e:	687a      	ldr	r2, [r7, #4]
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	781b      	ldrb	r3, [r3, #0]
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	441a      	add	r2, r3
 8009f68:	89fb      	ldrh	r3, [r7, #14]
 8009f6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009f6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009f72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009f76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3714      	adds	r7, #20
 8009f84:	46bd      	mov	sp, r7
 8009f86:	bc80      	pop	{r7}
 8009f88:	4770      	bx	lr

08009f8a <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009f8a:	b480      	push	{r7}
 8009f8c:	b087      	sub	sp, #28
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
 8009f92:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	7b1b      	ldrb	r3, [r3, #12]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	f040 809d 	bne.w	800a0d8 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009f9e:	683b      	ldr	r3, [r7, #0]
 8009fa0:	785b      	ldrb	r3, [r3, #1]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d04c      	beq.n	800a040 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	781b      	ldrb	r3, [r3, #0]
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	4413      	add	r3, r2
 8009fb0:	881b      	ldrh	r3, [r3, #0]
 8009fb2:	823b      	strh	r3, [r7, #16]
 8009fb4:	8a3b      	ldrh	r3, [r7, #16]
 8009fb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d01b      	beq.n	8009ff6 <USB_EPClearStall+0x6c>
 8009fbe:	687a      	ldr	r2, [r7, #4]
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	781b      	ldrb	r3, [r3, #0]
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	4413      	add	r3, r2
 8009fc8:	881b      	ldrh	r3, [r3, #0]
 8009fca:	b29b      	uxth	r3, r3
 8009fcc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009fd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009fd4:	81fb      	strh	r3, [r7, #14]
 8009fd6:	687a      	ldr	r2, [r7, #4]
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	441a      	add	r2, r3
 8009fe0:	89fb      	ldrh	r3, [r7, #14]
 8009fe2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009fe6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009fea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009fee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009ff6:	683b      	ldr	r3, [r7, #0]
 8009ff8:	78db      	ldrb	r3, [r3, #3]
 8009ffa:	2b01      	cmp	r3, #1
 8009ffc:	d06c      	beq.n	800a0d8 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009ffe:	687a      	ldr	r2, [r7, #4]
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	009b      	lsls	r3, r3, #2
 800a006:	4413      	add	r3, r2
 800a008:	881b      	ldrh	r3, [r3, #0]
 800a00a:	b29b      	uxth	r3, r3
 800a00c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a010:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a014:	81bb      	strh	r3, [r7, #12]
 800a016:	89bb      	ldrh	r3, [r7, #12]
 800a018:	f083 0320 	eor.w	r3, r3, #32
 800a01c:	81bb      	strh	r3, [r7, #12]
 800a01e:	687a      	ldr	r2, [r7, #4]
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	441a      	add	r2, r3
 800a028:	89bb      	ldrh	r3, [r7, #12]
 800a02a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a02e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a036:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a03a:	b29b      	uxth	r3, r3
 800a03c:	8013      	strh	r3, [r2, #0]
 800a03e:	e04b      	b.n	800a0d8 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	781b      	ldrb	r3, [r3, #0]
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	4413      	add	r3, r2
 800a04a:	881b      	ldrh	r3, [r3, #0]
 800a04c:	82fb      	strh	r3, [r7, #22]
 800a04e:	8afb      	ldrh	r3, [r7, #22]
 800a050:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a054:	2b00      	cmp	r3, #0
 800a056:	d01b      	beq.n	800a090 <USB_EPClearStall+0x106>
 800a058:	687a      	ldr	r2, [r7, #4]
 800a05a:	683b      	ldr	r3, [r7, #0]
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	009b      	lsls	r3, r3, #2
 800a060:	4413      	add	r3, r2
 800a062:	881b      	ldrh	r3, [r3, #0]
 800a064:	b29b      	uxth	r3, r3
 800a066:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a06a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a06e:	82bb      	strh	r3, [r7, #20]
 800a070:	687a      	ldr	r2, [r7, #4]
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	009b      	lsls	r3, r3, #2
 800a078:	441a      	add	r2, r3
 800a07a:	8abb      	ldrh	r3, [r7, #20]
 800a07c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a080:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a084:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a088:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a08c:	b29b      	uxth	r3, r3
 800a08e:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	683b      	ldr	r3, [r7, #0]
 800a094:	781b      	ldrb	r3, [r3, #0]
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	4413      	add	r3, r2
 800a09a:	881b      	ldrh	r3, [r3, #0]
 800a09c:	b29b      	uxth	r3, r3
 800a09e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a0a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0a6:	827b      	strh	r3, [r7, #18]
 800a0a8:	8a7b      	ldrh	r3, [r7, #18]
 800a0aa:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800a0ae:	827b      	strh	r3, [r7, #18]
 800a0b0:	8a7b      	ldrh	r3, [r7, #18]
 800a0b2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800a0b6:	827b      	strh	r3, [r7, #18]
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	441a      	add	r2, r3
 800a0c2:	8a7b      	ldrh	r3, [r7, #18]
 800a0c4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a0c8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a0cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a0d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0d4:	b29b      	uxth	r3, r3
 800a0d6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800a0d8:	2300      	movs	r3, #0
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	371c      	adds	r7, #28
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bc80      	pop	{r7}
 800a0e2:	4770      	bx	lr

0800a0e4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	460b      	mov	r3, r1
 800a0ee:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800a0f0:	78fb      	ldrb	r3, [r7, #3]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d103      	bne.n	800a0fe <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2280      	movs	r2, #128	; 0x80
 800a0fa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800a0fe:	2300      	movs	r3, #0
}
 800a100:	4618      	mov	r0, r3
 800a102:	370c      	adds	r7, #12
 800a104:	46bd      	mov	sp, r7
 800a106:	bc80      	pop	{r7}
 800a108:	4770      	bx	lr

0800a10a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800a10a:	b480      	push	{r7}
 800a10c:	b083      	sub	sp, #12
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a112:	2300      	movs	r3, #0
}
 800a114:	4618      	mov	r0, r3
 800a116:	370c      	adds	r7, #12
 800a118:	46bd      	mov	sp, r7
 800a11a:	bc80      	pop	{r7}
 800a11c:	4770      	bx	lr

0800a11e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800a11e:	b480      	push	{r7}
 800a120:	b083      	sub	sp, #12
 800a122:	af00      	add	r7, sp, #0
 800a124:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800a126:	2300      	movs	r3, #0
}
 800a128:	4618      	mov	r0, r3
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bc80      	pop	{r7}
 800a130:	4770      	bx	lr

0800a132 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800a132:	b480      	push	{r7}
 800a134:	b085      	sub	sp, #20
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800a140:	b29b      	uxth	r3, r3
 800a142:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800a144:	68fb      	ldr	r3, [r7, #12]
}
 800a146:	4618      	mov	r0, r3
 800a148:	3714      	adds	r7, #20
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bc80      	pop	{r7}
 800a14e:	4770      	bx	lr

0800a150 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
 800a158:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800a15a:	2300      	movs	r3, #0
}
 800a15c:	4618      	mov	r0, r3
 800a15e:	370c      	adds	r7, #12
 800a160:	46bd      	mov	sp, r7
 800a162:	bc80      	pop	{r7}
 800a164:	4770      	bx	lr

0800a166 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a166:	b480      	push	{r7}
 800a168:	b08d      	sub	sp, #52	; 0x34
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	60f8      	str	r0, [r7, #12]
 800a16e:	60b9      	str	r1, [r7, #8]
 800a170:	4611      	mov	r1, r2
 800a172:	461a      	mov	r2, r3
 800a174:	460b      	mov	r3, r1
 800a176:	80fb      	strh	r3, [r7, #6]
 800a178:	4613      	mov	r3, r2
 800a17a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800a17c:	88bb      	ldrh	r3, [r7, #4]
 800a17e:	3301      	adds	r3, #1
 800a180:	085b      	lsrs	r3, r3, #1
 800a182:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a18c:	88fb      	ldrh	r3, [r7, #6]
 800a18e:	005a      	lsls	r2, r3, #1
 800a190:	69fb      	ldr	r3, [r7, #28]
 800a192:	4413      	add	r3, r2
 800a194:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a198:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800a19a:	6a3b      	ldr	r3, [r7, #32]
 800a19c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a19e:	e01d      	b.n	800a1dc <USB_WritePMA+0x76>
  {
    temp1 = *pBuf;
 800a1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a2:	781b      	ldrb	r3, [r3, #0]
 800a1a4:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800a1a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1a8:	3301      	adds	r3, #1
 800a1aa:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800a1ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1ae:	781b      	ldrb	r3, [r3, #0]
 800a1b0:	021b      	lsls	r3, r3, #8
 800a1b2:	b29b      	uxth	r3, r3
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	69bb      	ldr	r3, [r7, #24]
 800a1b8:	4313      	orrs	r3, r2
 800a1ba:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	b29a      	uxth	r2, r3
 800a1c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800a1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c6:	3302      	adds	r3, #2
 800a1c8:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800a1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1cc:	3302      	adds	r3, #2
 800a1ce:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1d2:	3301      	adds	r3, #1
 800a1d4:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800a1d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1d8:	3b01      	subs	r3, #1
 800a1da:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a1dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d1de      	bne.n	800a1a0 <USB_WritePMA+0x3a>
  }
}
 800a1e2:	bf00      	nop
 800a1e4:	bf00      	nop
 800a1e6:	3734      	adds	r7, #52	; 0x34
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bc80      	pop	{r7}
 800a1ec:	4770      	bx	lr

0800a1ee <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800a1ee:	b480      	push	{r7}
 800a1f0:	b08b      	sub	sp, #44	; 0x2c
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	60f8      	str	r0, [r7, #12]
 800a1f6:	60b9      	str	r1, [r7, #8]
 800a1f8:	4611      	mov	r1, r2
 800a1fa:	461a      	mov	r2, r3
 800a1fc:	460b      	mov	r3, r1
 800a1fe:	80fb      	strh	r3, [r7, #6]
 800a200:	4613      	mov	r3, r2
 800a202:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800a204:	88bb      	ldrh	r3, [r7, #4]
 800a206:	085b      	lsrs	r3, r3, #1
 800a208:	b29b      	uxth	r3, r3
 800a20a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800a214:	88fb      	ldrh	r3, [r7, #6]
 800a216:	005a      	lsls	r2, r3, #1
 800a218:	697b      	ldr	r3, [r7, #20]
 800a21a:	4413      	add	r3, r2
 800a21c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a220:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	627b      	str	r3, [r7, #36]	; 0x24
 800a226:	e01b      	b.n	800a260 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800a228:	6a3b      	ldr	r3, [r7, #32]
 800a22a:	881b      	ldrh	r3, [r3, #0]
 800a22c:	b29b      	uxth	r3, r3
 800a22e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800a230:	6a3b      	ldr	r3, [r7, #32]
 800a232:	3302      	adds	r3, #2
 800a234:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a236:	693b      	ldr	r3, [r7, #16]
 800a238:	b2da      	uxtb	r2, r3
 800a23a:	69fb      	ldr	r3, [r7, #28]
 800a23c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	3301      	adds	r3, #1
 800a242:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800a244:	693b      	ldr	r3, [r7, #16]
 800a246:	0a1b      	lsrs	r3, r3, #8
 800a248:	b2da      	uxtb	r2, r3
 800a24a:	69fb      	ldr	r3, [r7, #28]
 800a24c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	3301      	adds	r3, #1
 800a252:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800a254:	6a3b      	ldr	r3, [r7, #32]
 800a256:	3302      	adds	r3, #2
 800a258:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800a25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a25c:	3b01      	subs	r3, #1
 800a25e:	627b      	str	r3, [r7, #36]	; 0x24
 800a260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a262:	2b00      	cmp	r3, #0
 800a264:	d1e0      	bne.n	800a228 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800a266:	88bb      	ldrh	r3, [r7, #4]
 800a268:	f003 0301 	and.w	r3, r3, #1
 800a26c:	b29b      	uxth	r3, r3
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d007      	beq.n	800a282 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800a272:	6a3b      	ldr	r3, [r7, #32]
 800a274:	881b      	ldrh	r3, [r3, #0]
 800a276:	b29b      	uxth	r3, r3
 800a278:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800a27a:	693b      	ldr	r3, [r7, #16]
 800a27c:	b2da      	uxtb	r2, r3
 800a27e:	69fb      	ldr	r3, [r7, #28]
 800a280:	701a      	strb	r2, [r3, #0]
  }
}
 800a282:	bf00      	nop
 800a284:	372c      	adds	r7, #44	; 0x2c
 800a286:	46bd      	mov	sp, r7
 800a288:	bc80      	pop	{r7}
 800a28a:	4770      	bx	lr

0800a28c <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	460b      	mov	r3, r1
 800a296:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800a298:	2300      	movs	r3, #0
 800a29a:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 800a29c:	2309      	movs	r3, #9
 800a29e:	2203      	movs	r2, #3
 800a2a0:	2181      	movs	r1, #129	; 0x81
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f001 fd4f 	bl	800bd46 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 800a2ae:	2314      	movs	r3, #20
 800a2b0:	2203      	movs	r2, #3
 800a2b2:	2101      	movs	r1, #1
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f001 fd46 	bl	800bd46 <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2201      	movs	r2, #1
 800a2be:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 800a2c2:	2028      	movs	r0, #40	; 0x28
 800a2c4:	f001 fe54 	bl	800bf70 <USBD_static_malloc>
 800a2c8:	4602      	mov	r2, r0
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d102      	bne.n	800a2e0 <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 800a2da:	2301      	movs	r3, #1
 800a2dc:	73fb      	strb	r3, [r7, #15]
 800a2de:	e012      	b.n	800a306 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2e6:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800a2fa:	68ba      	ldr	r2, [r7, #8]
 800a2fc:	2314      	movs	r3, #20
 800a2fe:	2101      	movs	r1, #1
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f001 fe11 	bl	800bf28 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 800a306:	7bfb      	ldrb	r3, [r7, #15]
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3710      	adds	r7, #16
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	460b      	mov	r3, r1
 800a31a:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 800a31c:	2181      	movs	r1, #129	; 0x81
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f001 fd37 	bl	800bd92 <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	2200      	movs	r2, #0
 800a328:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 800a32a:	2101      	movs	r1, #1
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	f001 fd30 	bl	800bd92 <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a340:	2b00      	cmp	r3, #0
 800a342:	d00e      	beq.n	800a362 <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a354:	4618      	mov	r0, r3
 800a356:	f001 fe17 	bl	800bf88 <USBD_static_free>
    pdev->pClassData = NULL;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2200      	movs	r2, #0
 800a35e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 800a362:	2300      	movs	r3, #0
}
 800a364:	4618      	mov	r0, r3
 800a366:	3708      	adds	r7, #8
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b088      	sub	sp, #32
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a37c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800a37e:	2300      	movs	r3, #0
 800a380:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 800a382:	2300      	movs	r3, #0
 800a384:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800a386:	2300      	movs	r3, #0
 800a388:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 800a38a:	2300      	movs	r3, #0
 800a38c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	781b      	ldrb	r3, [r3, #0]
 800a392:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a396:	2b00      	cmp	r3, #0
 800a398:	d059      	beq.n	800a44e <USBD_CUSTOM_HID_Setup+0xe2>
 800a39a:	2b20      	cmp	r3, #32
 800a39c:	f040 80e2 	bne.w	800a564 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
    case USB_REQ_TYPE_CLASS :

      switch (req->bRequest)
 800a3a0:	683b      	ldr	r3, [r7, #0]
 800a3a2:	785b      	ldrb	r3, [r3, #1]
 800a3a4:	3b01      	subs	r3, #1
 800a3a6:	2b0a      	cmp	r3, #10
 800a3a8:	d849      	bhi.n	800a43e <USBD_CUSTOM_HID_Setup+0xd2>
 800a3aa:	a201      	add	r2, pc, #4	; (adr r2, 800a3b0 <USBD_CUSTOM_HID_Setup+0x44>)
 800a3ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3b0:	0800a433 	.word	0x0800a433
 800a3b4:	0800a40d 	.word	0x0800a40d
 800a3b8:	0800a3eb 	.word	0x0800a3eb
 800a3bc:	0800a43f 	.word	0x0800a43f
 800a3c0:	0800a43f 	.word	0x0800a43f
 800a3c4:	0800a43f 	.word	0x0800a43f
 800a3c8:	0800a43f 	.word	0x0800a43f
 800a3cc:	0800a43f 	.word	0x0800a43f
 800a3d0:	0800a41d 	.word	0x0800a41d
 800a3d4:	0800a3fb 	.word	0x0800a3fb
 800a3d8:	0800a3dd 	.word	0x0800a3dd
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	885b      	ldrh	r3, [r3, #2]
 800a3e0:	b2db      	uxtb	r3, r3
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	615a      	str	r2, [r3, #20]
          break;
 800a3e8:	e030      	b.n	800a44c <USBD_CUSTOM_HID_Setup+0xe0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800a3ea:	693b      	ldr	r3, [r7, #16]
 800a3ec:	3314      	adds	r3, #20
 800a3ee:	2201      	movs	r2, #1
 800a3f0:	4619      	mov	r1, r3
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f001 f99e 	bl	800b734 <USBD_CtlSendData>
          break;
 800a3f8:	e028      	b.n	800a44c <USBD_CUSTOM_HID_Setup+0xe0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	885b      	ldrh	r3, [r3, #2]
 800a3fe:	0a1b      	lsrs	r3, r3, #8
 800a400:	b29b      	uxth	r3, r3
 800a402:	b2db      	uxtb	r3, r3
 800a404:	461a      	mov	r2, r3
 800a406:	693b      	ldr	r3, [r7, #16]
 800a408:	619a      	str	r2, [r3, #24]
          break;
 800a40a:	e01f      	b.n	800a44c <USBD_CUSTOM_HID_Setup+0xe0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	3318      	adds	r3, #24
 800a410:	2201      	movs	r2, #1
 800a412:	4619      	mov	r1, r3
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f001 f98d 	bl	800b734 <USBD_CtlSendData>
          break;
 800a41a:	e017      	b.n	800a44c <USBD_CUSTOM_HID_Setup+0xe0>

        case CUSTOM_HID_REQ_SET_REPORT:

        	//if(HIBYTE(req->wValue) == 0x03) // Feature
        	//{
                hhid->IsReportAvailable = 1U;
 800a41c:	693b      	ldr	r3, [r7, #16]
 800a41e:	2201      	movs	r2, #1
 800a420:	621a      	str	r2, [r3, #32]
                USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800a422:	6939      	ldr	r1, [r7, #16]
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	88db      	ldrh	r3, [r3, #6]
 800a428:	461a      	mov	r2, r3
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f001 f9b0 	bl	800b790 <USBD_CtlPrepareRx>
        	//}
          break;
 800a430:	e00c      	b.n	800a44c <USBD_CUSTOM_HID_Setup+0xe0>

        case CUSTOM_HID_REQ_GET_REPORT:

          ffb_setup_get_report_callback(req->wValue);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	885b      	ldrh	r3, [r3, #2]
 800a436:	4618      	mov	r0, r3
 800a438:	f7f6 fd30 	bl	8000e9c <ffb_setup_get_report_callback>
          break;
 800a43c:	e006      	b.n	800a44c <USBD_CUSTOM_HID_Setup+0xe0>

        default:

          USBD_CtlError(pdev, req);
 800a43e:	6839      	ldr	r1, [r7, #0]
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f001 f90d 	bl	800b660 <USBD_CtlError>
          ret = USBD_FAIL;
 800a446:	2302      	movs	r3, #2
 800a448:	75fb      	strb	r3, [r7, #23]
          break;
 800a44a:	bf00      	nop
      }
      break;
 800a44c:	e091      	b.n	800a572 <USBD_CUSTOM_HID_Setup+0x206>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	785b      	ldrb	r3, [r3, #1]
 800a452:	2b0b      	cmp	r3, #11
 800a454:	d87e      	bhi.n	800a554 <USBD_CUSTOM_HID_Setup+0x1e8>
 800a456:	a201      	add	r2, pc, #4	; (adr r2, 800a45c <USBD_CUSTOM_HID_Setup+0xf0>)
 800a458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a45c:	0800a48d 	.word	0x0800a48d
 800a460:	0800a555 	.word	0x0800a555
 800a464:	0800a555 	.word	0x0800a555
 800a468:	0800a555 	.word	0x0800a555
 800a46c:	0800a555 	.word	0x0800a555
 800a470:	0800a555 	.word	0x0800a555
 800a474:	0800a4b5 	.word	0x0800a4b5
 800a478:	0800a555 	.word	0x0800a555
 800a47c:	0800a555 	.word	0x0800a555
 800a480:	0800a555 	.word	0x0800a555
 800a484:	0800a507 	.word	0x0800a507
 800a488:	0800a52f 	.word	0x0800a52f
      {
        case USB_REQ_GET_STATUS:

          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a492:	2b03      	cmp	r3, #3
 800a494:	d107      	bne.n	800a4a6 <USBD_CUSTOM_HID_Setup+0x13a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800a496:	f107 030e 	add.w	r3, r7, #14
 800a49a:	2202      	movs	r2, #2
 800a49c:	4619      	mov	r1, r3
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f001 f948 	bl	800b734 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a4a4:	e05d      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>
            USBD_CtlError(pdev, req);
 800a4a6:	6839      	ldr	r1, [r7, #0]
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f001 f8d9 	bl	800b660 <USBD_CtlError>
            ret = USBD_FAIL;
 800a4ae:	2302      	movs	r3, #2
 800a4b0:	75fb      	strb	r3, [r7, #23]
          break;
 800a4b2:	e056      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_GET_DESCRIPTOR:

          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	885b      	ldrh	r3, [r3, #2]
 800a4b8:	0a1b      	lsrs	r3, r3, #8
 800a4ba:	b29b      	uxth	r3, r3
 800a4bc:	2b22      	cmp	r3, #34	; 0x22
 800a4be:	d10d      	bne.n	800a4dc <USBD_CUSTOM_HID_Setup+0x170>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	88db      	ldrh	r3, [r3, #6]
 800a4c4:	f240 42f7 	movw	r2, #1271	; 0x4f7
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	bf28      	it	cs
 800a4cc:	4613      	movcs	r3, r2
 800a4ce:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	61bb      	str	r3, [r7, #24]
 800a4da:	e00d      	b.n	800a4f8 <USBD_CUSTOM_HID_Setup+0x18c>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	885b      	ldrh	r3, [r3, #2]
 800a4e0:	0a1b      	lsrs	r3, r3, #8
 800a4e2:	b29b      	uxth	r3, r3
 800a4e4:	2b21      	cmp	r3, #33	; 0x21
 800a4e6:	d107      	bne.n	800a4f8 <USBD_CUSTOM_HID_Setup+0x18c>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 800a4e8:	4b24      	ldr	r3, [pc, #144]	; (800a57c <USBD_CUSTOM_HID_Setup+0x210>)
 800a4ea:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	88db      	ldrh	r3, [r3, #6]
 800a4f0:	2b09      	cmp	r3, #9
 800a4f2:	bf28      	it	cs
 800a4f4:	2309      	movcs	r3, #9
 800a4f6:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 800a4f8:	8bfb      	ldrh	r3, [r7, #30]
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	69b9      	ldr	r1, [r7, #24]
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f001 f918 	bl	800b734 <USBD_CtlSendData>
          break;
 800a504:	e02d      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_GET_INTERFACE :

          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a50c:	2b03      	cmp	r3, #3
 800a50e:	d107      	bne.n	800a520 <USBD_CUSTOM_HID_Setup+0x1b4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	331c      	adds	r3, #28
 800a514:	2201      	movs	r2, #1
 800a516:	4619      	mov	r1, r3
 800a518:	6878      	ldr	r0, [r7, #4]
 800a51a:	f001 f90b 	bl	800b734 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a51e:	e020      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>
            USBD_CtlError(pdev, req);
 800a520:	6839      	ldr	r1, [r7, #0]
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f001 f89c 	bl	800b660 <USBD_CtlError>
            ret = USBD_FAIL;
 800a528:	2302      	movs	r3, #2
 800a52a:	75fb      	strb	r3, [r7, #23]
          break;
 800a52c:	e019      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_SET_INTERFACE :

          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a534:	2b03      	cmp	r3, #3
 800a536:	d106      	bne.n	800a546 <USBD_CUSTOM_HID_Setup+0x1da>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	885b      	ldrh	r3, [r3, #2]
 800a53c:	b2db      	uxtb	r3, r3
 800a53e:	461a      	mov	r2, r3
 800a540:	693b      	ldr	r3, [r7, #16]
 800a542:	61da      	str	r2, [r3, #28]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a544:	e00d      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>
            USBD_CtlError(pdev, req);
 800a546:	6839      	ldr	r1, [r7, #0]
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f001 f889 	bl	800b660 <USBD_CtlError>
            ret = USBD_FAIL;
 800a54e:	2302      	movs	r3, #2
 800a550:	75fb      	strb	r3, [r7, #23]
          break;
 800a552:	e006      	b.n	800a562 <USBD_CUSTOM_HID_Setup+0x1f6>

        default:

          USBD_CtlError(pdev, req);
 800a554:	6839      	ldr	r1, [r7, #0]
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f001 f882 	bl	800b660 <USBD_CtlError>
          ret = USBD_FAIL;
 800a55c:	2302      	movs	r3, #2
 800a55e:	75fb      	strb	r3, [r7, #23]
          break;
 800a560:	bf00      	nop
      }
      break;
 800a562:	e006      	b.n	800a572 <USBD_CUSTOM_HID_Setup+0x206>

    default:
      USBD_CtlError(pdev, req);
 800a564:	6839      	ldr	r1, [r7, #0]
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f001 f87a 	bl	800b660 <USBD_CtlError>
      ret = USBD_FAIL;
 800a56c:	2302      	movs	r3, #2
 800a56e:	75fb      	strb	r3, [r7, #23]
      break;
 800a570:	bf00      	nop
  }

  return ret;
 800a572:	7dfb      	ldrb	r3, [r7, #23]
}
 800a574:	4618      	mov	r0, r3
 800a576:	3720      	adds	r7, #32
 800a578:	46bd      	mov	sp, r7
 800a57a:	bd80      	pop	{r7, pc}
 800a57c:	200000c8 	.word	0x200000c8

0800a580 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b086      	sub	sp, #24
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	4613      	mov	r3, r2
 800a58c:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a594:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a59c:	2b03      	cmp	r3, #3
 800a59e:	d111      	bne.n	800a5c4 <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 800a5a0:	697b      	ldr	r3, [r7, #20]
 800a5a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d10a      	bne.n	800a5c0 <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	2201      	movs	r2, #1
 800a5ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 800a5b2:	88fb      	ldrh	r3, [r7, #6]
 800a5b4:	68ba      	ldr	r2, [r7, #8]
 800a5b6:	2181      	movs	r1, #129	; 0x81
 800a5b8:	68f8      	ldr	r0, [r7, #12]
 800a5ba:	f001 fc92 	bl	800bee2 <USBD_LL_Transmit>
 800a5be:	e001      	b.n	800a5c4 <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 800a5c0:	2301      	movs	r3, #1
 800a5c2:	e000      	b.n	800a5c6 <USBD_CUSTOM_HID_SendReport+0x46>
  }

  //lcd16x2_i2c_setCursor(0, 5);
  //lcd16x2_i2c_printf("SendR");

  return USBD_OK;
 800a5c4:	2300      	movs	r3, #0
}
 800a5c6:	4618      	mov	r0, r3
 800a5c8:	3718      	adds	r7, #24
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	bd80      	pop	{r7, pc}
	...

0800a5d0 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2229      	movs	r2, #41	; 0x29
 800a5dc:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 800a5de:	4b03      	ldr	r3, [pc, #12]	; (800a5ec <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 800a5e0:	4618      	mov	r0, r3
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	bc80      	pop	{r7}
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	20000044 	.word	0x20000044

0800a5f0 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 800a5f0:	b480      	push	{r7}
 800a5f2:	b083      	sub	sp, #12
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2229      	movs	r2, #41	; 0x29
 800a5fc:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 800a5fe:	4b03      	ldr	r3, [pc, #12]	; (800a60c <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 800a600:	4618      	mov	r0, r3
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	bc80      	pop	{r7}
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	20000070 	.word	0x20000070

0800a610 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2229      	movs	r2, #41	; 0x29
 800a61c:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800a61e:	4b03      	ldr	r3, [pc, #12]	; (800a62c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800a620:	4618      	mov	r0, r3
 800a622:	370c      	adds	r7, #12
 800a624:	46bd      	mov	sp, r7
 800a626:	bc80      	pop	{r7}
 800a628:	4770      	bx	lr
 800a62a:	bf00      	nop
 800a62c:	2000009c 	.word	0x2000009c

0800a630 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 800a630:	b480      	push	{r7}
 800a632:	b083      	sub	sp, #12
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	460b      	mov	r3, r1
 800a63a:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a642:	2200      	movs	r2, #0
 800a644:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return USBD_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	370c      	adds	r7, #12
 800a64e:	46bd      	mov	sp, r7
 800a650:	bc80      	pop	{r7}
 800a652:	4770      	bx	lr

0800a654 <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b084      	sub	sp, #16
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
 800a65c:	460b      	mov	r3, r1
 800a65e:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a666:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a66e:	68db      	ldr	r3, [r3, #12]
 800a670:	68fa      	ldr	r2, [r7, #12]
 800a672:	4610      	mov	r0, r2
 800a674:	4798      	blx	r3

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 800a676:	68fa      	ldr	r2, [r7, #12]
 800a678:	2314      	movs	r3, #20
 800a67a:	2101      	movs	r1, #1
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f001 fc53 	bl	800bf28 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  //lcd16x2_i2c_setCursor(0, 0);
  //lcd16x2_i2c_printf("DOut");

  return USBD_OK;
 800a682:	2300      	movs	r3, #0
}
 800a684:	4618      	mov	r0, r3
 800a686:	3710      	adds	r7, #16
 800a688:	46bd      	mov	sp, r7
 800a68a:	bd80      	pop	{r7, pc}

0800a68c <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b084      	sub	sp, #16
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a69a:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	6a1b      	ldr	r3, [r3, #32]
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d109      	bne.n	800a6b8 <USBD_CUSTOM_HID_EP0_RxReady+0x2c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	4610      	mov	r0, r2
 800a6b0:	4798      	blx	r3
    hhid->IsReportAvailable = 0U;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	621a      	str	r2, [r3, #32]
  }

  return USBD_OK;
 800a6b8:	2300      	movs	r3, #0
}
 800a6ba:	4618      	mov	r0, r3
 800a6bc:	3710      	adds	r7, #16
 800a6be:	46bd      	mov	sp, r7
 800a6c0:	bd80      	pop	{r7, pc}
	...

0800a6c4 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	220a      	movs	r2, #10
 800a6d0:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800a6d2:	4b03      	ldr	r3, [pc, #12]	; (800a6e0 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bc80      	pop	{r7}
 800a6dc:	4770      	bx	lr
 800a6de:	bf00      	nop
 800a6e0:	200000d4 	.word	0x200000d4

0800a6e4 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b085      	sub	sp, #20
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800a6ee:	2302      	movs	r3, #2
 800a6f0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d005      	beq.n	800a704 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800a700:	2300      	movs	r3, #0
 800a702:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a704:	7bfb      	ldrb	r3, [r7, #15]
}
 800a706:	4618      	mov	r0, r3
 800a708:	3714      	adds	r7, #20
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bc80      	pop	{r7}
 800a70e:	4770      	bx	lr

0800a710 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	4613      	mov	r3, r2
 800a71c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d101      	bne.n	800a728 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a724:	2302      	movs	r3, #2
 800a726:	e01a      	b.n	800a75e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d003      	beq.n	800a73a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	2200      	movs	r2, #0
 800a736:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a73a:	68bb      	ldr	r3, [r7, #8]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d003      	beq.n	800a748 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	68ba      	ldr	r2, [r7, #8]
 800a744:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2201      	movs	r2, #1
 800a74c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	79fa      	ldrb	r2, [r7, #7]
 800a754:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a756:	68f8      	ldr	r0, [r7, #12]
 800a758:	f001 fa8a 	bl	800bc70 <USBD_LL_Init>

  return USBD_OK;
 800a75c:	2300      	movs	r3, #0
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a766:	b480      	push	{r7}
 800a768:	b085      	sub	sp, #20
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a770:	2300      	movs	r3, #0
 800a772:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d006      	beq.n	800a788 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	683a      	ldr	r2, [r7, #0]
 800a77e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a782:	2300      	movs	r3, #0
 800a784:	73fb      	strb	r3, [r7, #15]
 800a786:	e001      	b.n	800a78c <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a788:	2302      	movs	r3, #2
 800a78a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a78c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3714      	adds	r7, #20
 800a792:	46bd      	mov	sp, r7
 800a794:	bc80      	pop	{r7}
 800a796:	4770      	bx	lr

0800a798 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b082      	sub	sp, #8
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f001 fab5 	bl	800bd10 <USBD_LL_Start>

  return USBD_OK;
 800a7a6:	2300      	movs	r3, #0
}
 800a7a8:	4618      	mov	r0, r3
 800a7aa:	3708      	adds	r7, #8
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	bd80      	pop	{r7, pc}

0800a7b0 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b083      	sub	sp, #12
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	370c      	adds	r7, #12
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bc80      	pop	{r7}
 800a7c2:	4770      	bx	lr

0800a7c4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b084      	sub	sp, #16
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
 800a7cc:	460b      	mov	r3, r1
 800a7ce:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a7d0:	2302      	movs	r3, #2
 800a7d2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00c      	beq.n	800a7f8 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	78fa      	ldrb	r2, [r7, #3]
 800a7e8:	4611      	mov	r1, r2
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	4798      	blx	r3
 800a7ee:	4603      	mov	r3, r0
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d101      	bne.n	800a7f8 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a7f4:	2300      	movs	r3, #0
 800a7f6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a7f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3710      	adds	r7, #16
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}

0800a802 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a802:	b580      	push	{r7, lr}
 800a804:	b082      	sub	sp, #8
 800a806:	af00      	add	r7, sp, #0
 800a808:	6078      	str	r0, [r7, #4]
 800a80a:	460b      	mov	r3, r1
 800a80c:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a814:	685b      	ldr	r3, [r3, #4]
 800a816:	78fa      	ldrb	r2, [r7, #3]
 800a818:	4611      	mov	r1, r2
 800a81a:	6878      	ldr	r0, [r7, #4]
 800a81c:	4798      	blx	r3

  return USBD_OK;
 800a81e:	2300      	movs	r3, #0
}
 800a820:	4618      	mov	r0, r3
 800a822:	3708      	adds	r7, #8
 800a824:	46bd      	mov	sp, r7
 800a826:	bd80      	pop	{r7, pc}

0800a828 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b082      	sub	sp, #8
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a838:	6839      	ldr	r1, [r7, #0]
 800a83a:	4618      	mov	r0, r3
 800a83c:	f000 fed7 	bl	800b5ee <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2201      	movs	r2, #1
 800a844:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a84e:	461a      	mov	r2, r3
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a85c:	f003 031f 	and.w	r3, r3, #31
 800a860:	2b02      	cmp	r3, #2
 800a862:	d016      	beq.n	800a892 <USBD_LL_SetupStage+0x6a>
 800a864:	2b02      	cmp	r3, #2
 800a866:	d81c      	bhi.n	800a8a2 <USBD_LL_SetupStage+0x7a>
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d002      	beq.n	800a872 <USBD_LL_SetupStage+0x4a>
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d008      	beq.n	800a882 <USBD_LL_SetupStage+0x5a>
 800a870:	e017      	b.n	800a8a2 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a878:	4619      	mov	r1, r3
 800a87a:	6878      	ldr	r0, [r7, #4]
 800a87c:	f000 f9ca 	bl	800ac14 <USBD_StdDevReq>
      break;
 800a880:	e01a      	b.n	800a8b8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a888:	4619      	mov	r1, r3
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 fa2c 	bl	800ace8 <USBD_StdItfReq>
      break;
 800a890:	e012      	b.n	800a8b8 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a898:	4619      	mov	r1, r3
 800a89a:	6878      	ldr	r0, [r7, #4]
 800a89c:	f000 fa6c 	bl	800ad78 <USBD_StdEPReq>
      break;
 800a8a0:	e00a      	b.n	800a8b8 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a8a8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	4619      	mov	r1, r3
 800a8b0:	6878      	ldr	r0, [r7, #4]
 800a8b2:	f001 fa8d 	bl	800bdd0 <USBD_LL_StallEP>
      break;
 800a8b6:	bf00      	nop
  }

  return USBD_OK;
 800a8b8:	2300      	movs	r3, #0
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3708      	adds	r7, #8
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b086      	sub	sp, #24
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	60f8      	str	r0, [r7, #12]
 800a8ca:	460b      	mov	r3, r1
 800a8cc:	607a      	str	r2, [r7, #4]
 800a8ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a8d0:	7afb      	ldrb	r3, [r7, #11]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d14b      	bne.n	800a96e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a8dc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a8e4:	2b03      	cmp	r3, #3
 800a8e6:	d134      	bne.n	800a952 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a8e8:	697b      	ldr	r3, [r7, #20]
 800a8ea:	68da      	ldr	r2, [r3, #12]
 800a8ec:	697b      	ldr	r3, [r7, #20]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	429a      	cmp	r2, r3
 800a8f2:	d919      	bls.n	800a928 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	68da      	ldr	r2, [r3, #12]
 800a8f8:	697b      	ldr	r3, [r7, #20]
 800a8fa:	691b      	ldr	r3, [r3, #16]
 800a8fc:	1ad2      	subs	r2, r2, r3
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	68da      	ldr	r2, [r3, #12]
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a90a:	429a      	cmp	r2, r3
 800a90c:	d203      	bcs.n	800a916 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a90e:	697b      	ldr	r3, [r7, #20]
 800a910:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a912:	b29b      	uxth	r3, r3
 800a914:	e002      	b.n	800a91c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	461a      	mov	r2, r3
 800a91e:	6879      	ldr	r1, [r7, #4]
 800a920:	68f8      	ldr	r0, [r7, #12]
 800a922:	f000 ff53 	bl	800b7cc <USBD_CtlContinueRx>
 800a926:	e038      	b.n	800a99a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a92e:	691b      	ldr	r3, [r3, #16]
 800a930:	2b00      	cmp	r3, #0
 800a932:	d00a      	beq.n	800a94a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a93a:	2b03      	cmp	r3, #3
 800a93c:	d105      	bne.n	800a94a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a944:	691b      	ldr	r3, [r3, #16]
 800a946:	68f8      	ldr	r0, [r7, #12]
 800a948:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a94a:	68f8      	ldr	r0, [r7, #12]
 800a94c:	f000 ff50 	bl	800b7f0 <USBD_CtlSendStatus>
 800a950:	e023      	b.n	800a99a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a958:	2b05      	cmp	r3, #5
 800a95a:	d11e      	bne.n	800a99a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2200      	movs	r2, #0
 800a960:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a964:	2100      	movs	r1, #0
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f001 fa32 	bl	800bdd0 <USBD_LL_StallEP>
 800a96c:	e015      	b.n	800a99a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	2b00      	cmp	r3, #0
 800a978:	d00d      	beq.n	800a996 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a980:	2b03      	cmp	r3, #3
 800a982:	d108      	bne.n	800a996 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a98a:	699b      	ldr	r3, [r3, #24]
 800a98c:	7afa      	ldrb	r2, [r7, #11]
 800a98e:	4611      	mov	r1, r2
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	4798      	blx	r3
 800a994:	e001      	b.n	800a99a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a996:	2302      	movs	r3, #2
 800a998:	e000      	b.n	800a99c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a99a:	2300      	movs	r3, #0
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3718      	adds	r7, #24
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b086      	sub	sp, #24
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	60f8      	str	r0, [r7, #12]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	607a      	str	r2, [r7, #4]
 800a9b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a9b2:	7afb      	ldrb	r3, [r7, #11]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d17f      	bne.n	800aab8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	3314      	adds	r3, #20
 800a9bc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a9c4:	2b02      	cmp	r3, #2
 800a9c6:	d15c      	bne.n	800aa82 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9c8:	697b      	ldr	r3, [r7, #20]
 800a9ca:	68da      	ldr	r2, [r3, #12]
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	691b      	ldr	r3, [r3, #16]
 800a9d0:	429a      	cmp	r2, r3
 800a9d2:	d915      	bls.n	800aa00 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a9d4:	697b      	ldr	r3, [r7, #20]
 800a9d6:	68da      	ldr	r2, [r3, #12]
 800a9d8:	697b      	ldr	r3, [r7, #20]
 800a9da:	691b      	ldr	r3, [r3, #16]
 800a9dc:	1ad2      	subs	r2, r2, r3
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a9e2:	697b      	ldr	r3, [r7, #20]
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	b29b      	uxth	r3, r3
 800a9e8:	461a      	mov	r2, r3
 800a9ea:	6879      	ldr	r1, [r7, #4]
 800a9ec:	68f8      	ldr	r0, [r7, #12]
 800a9ee:	f000 febd 	bl	800b76c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	2200      	movs	r2, #0
 800a9f6:	2100      	movs	r1, #0
 800a9f8:	68f8      	ldr	r0, [r7, #12]
 800a9fa:	f001 fa95 	bl	800bf28 <USBD_LL_PrepareReceive>
 800a9fe:	e04e      	b.n	800aa9e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	689b      	ldr	r3, [r3, #8]
 800aa04:	697a      	ldr	r2, [r7, #20]
 800aa06:	6912      	ldr	r2, [r2, #16]
 800aa08:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa0c:	fb01 f202 	mul.w	r2, r1, r2
 800aa10:	1a9b      	subs	r3, r3, r2
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d11c      	bne.n	800aa50 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	689a      	ldr	r2, [r3, #8]
 800aa1a:	697b      	ldr	r3, [r7, #20]
 800aa1c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d316      	bcc.n	800aa50 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800aa22:	697b      	ldr	r3, [r7, #20]
 800aa24:	689a      	ldr	r2, [r3, #8]
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d20f      	bcs.n	800aa50 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800aa30:	2200      	movs	r2, #0
 800aa32:	2100      	movs	r1, #0
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f000 fe99 	bl	800b76c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa42:	2300      	movs	r3, #0
 800aa44:	2200      	movs	r2, #0
 800aa46:	2100      	movs	r1, #0
 800aa48:	68f8      	ldr	r0, [r7, #12]
 800aa4a:	f001 fa6d 	bl	800bf28 <USBD_LL_PrepareReceive>
 800aa4e:	e026      	b.n	800aa9e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa56:	68db      	ldr	r3, [r3, #12]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d00a      	beq.n	800aa72 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800aa62:	2b03      	cmp	r3, #3
 800aa64:	d105      	bne.n	800aa72 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	68f8      	ldr	r0, [r7, #12]
 800aa70:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800aa72:	2180      	movs	r1, #128	; 0x80
 800aa74:	68f8      	ldr	r0, [r7, #12]
 800aa76:	f001 f9ab 	bl	800bdd0 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800aa7a:	68f8      	ldr	r0, [r7, #12]
 800aa7c:	f000 fecb 	bl	800b816 <USBD_CtlReceiveStatus>
 800aa80:	e00d      	b.n	800aa9e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aa88:	2b04      	cmp	r3, #4
 800aa8a:	d004      	beq.n	800aa96 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d103      	bne.n	800aa9e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800aa96:	2180      	movs	r1, #128	; 0x80
 800aa98:	68f8      	ldr	r0, [r7, #12]
 800aa9a:	f001 f999 	bl	800bdd0 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d11d      	bne.n	800aae4 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800aaa8:	68f8      	ldr	r0, [r7, #12]
 800aaaa:	f7ff fe81 	bl	800a7b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2200      	movs	r2, #0
 800aab2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800aab6:	e015      	b.n	800aae4 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aabe:	695b      	ldr	r3, [r3, #20]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d00d      	beq.n	800aae0 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800aaca:	2b03      	cmp	r3, #3
 800aacc:	d108      	bne.n	800aae0 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aad4:	695b      	ldr	r3, [r3, #20]
 800aad6:	7afa      	ldrb	r2, [r7, #11]
 800aad8:	4611      	mov	r1, r2
 800aada:	68f8      	ldr	r0, [r7, #12]
 800aadc:	4798      	blx	r3
 800aade:	e001      	b.n	800aae4 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aae0:	2302      	movs	r3, #2
 800aae2:	e000      	b.n	800aae6 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800aae4:	2300      	movs	r3, #0
}
 800aae6:	4618      	mov	r0, r3
 800aae8:	3718      	adds	r7, #24
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}

0800aaee <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800aaee:	b580      	push	{r7, lr}
 800aaf0:	b082      	sub	sp, #8
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800aaf6:	2340      	movs	r3, #64	; 0x40
 800aaf8:	2200      	movs	r2, #0
 800aafa:	2100      	movs	r1, #0
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	f001 f922 	bl	800bd46 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	2201      	movs	r2, #1
 800ab06:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2240      	movs	r2, #64	; 0x40
 800ab0e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ab12:	2340      	movs	r3, #64	; 0x40
 800ab14:	2200      	movs	r2, #0
 800ab16:	2180      	movs	r1, #128	; 0x80
 800ab18:	6878      	ldr	r0, [r7, #4]
 800ab1a:	f001 f914 	bl	800bd46 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2201      	movs	r2, #1
 800ab22:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2240      	movs	r2, #64	; 0x40
 800ab28:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2201      	movs	r2, #1
 800ab2e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2200      	movs	r2, #0
 800ab36:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	2200      	movs	r2, #0
 800ab3e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d009      	beq.n	800ab66 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	6852      	ldr	r2, [r2, #4]
 800ab5e:	b2d2      	uxtb	r2, r2
 800ab60:	4611      	mov	r1, r2
 800ab62:	6878      	ldr	r0, [r7, #4]
 800ab64:	4798      	blx	r3
  }

  return USBD_OK;
 800ab66:	2300      	movs	r3, #0
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3708      	adds	r7, #8
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b083      	sub	sp, #12
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	460b      	mov	r3, r1
 800ab7a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	78fa      	ldrb	r2, [r7, #3]
 800ab80:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ab82:	2300      	movs	r3, #0
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	370c      	adds	r7, #12
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	bc80      	pop	{r7}
 800ab8c:	4770      	bx	lr

0800ab8e <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ab8e:	b480      	push	{r7}
 800ab90:	b083      	sub	sp, #12
 800ab92:	af00      	add	r7, sp, #0
 800ab94:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2204      	movs	r2, #4
 800aba6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800abaa:	2300      	movs	r3, #0
}
 800abac:	4618      	mov	r0, r3
 800abae:	370c      	adds	r7, #12
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bc80      	pop	{r7}
 800abb4:	4770      	bx	lr

0800abb6 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800abb6:	b480      	push	{r7}
 800abb8:	b083      	sub	sp, #12
 800abba:	af00      	add	r7, sp, #0
 800abbc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abc4:	2b04      	cmp	r3, #4
 800abc6:	d105      	bne.n	800abd4 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800abd4:	2300      	movs	r3, #0
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	370c      	adds	r7, #12
 800abda:	46bd      	mov	sp, r7
 800abdc:	bc80      	pop	{r7}
 800abde:	4770      	bx	lr

0800abe0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800abe0:	b580      	push	{r7, lr}
 800abe2:	b082      	sub	sp, #8
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abee:	2b03      	cmp	r3, #3
 800abf0:	d10b      	bne.n	800ac0a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abf8:	69db      	ldr	r3, [r3, #28]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d005      	beq.n	800ac0a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac04:	69db      	ldr	r3, [r3, #28]
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ac0a:	2300      	movs	r3, #0
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3708      	adds	r7, #8
 800ac10:	46bd      	mov	sp, r7
 800ac12:	bd80      	pop	{r7, pc}

0800ac14 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac1e:	2300      	movs	r3, #0
 800ac20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ac2a:	2b40      	cmp	r3, #64	; 0x40
 800ac2c:	d005      	beq.n	800ac3a <USBD_StdDevReq+0x26>
 800ac2e:	2b40      	cmp	r3, #64	; 0x40
 800ac30:	d84f      	bhi.n	800acd2 <USBD_StdDevReq+0xbe>
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d009      	beq.n	800ac4a <USBD_StdDevReq+0x36>
 800ac36:	2b20      	cmp	r3, #32
 800ac38:	d14b      	bne.n	800acd2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac40:	689b      	ldr	r3, [r3, #8]
 800ac42:	6839      	ldr	r1, [r7, #0]
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	4798      	blx	r3
      break;
 800ac48:	e048      	b.n	800acdc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	785b      	ldrb	r3, [r3, #1]
 800ac4e:	2b09      	cmp	r3, #9
 800ac50:	d839      	bhi.n	800acc6 <USBD_StdDevReq+0xb2>
 800ac52:	a201      	add	r2, pc, #4	; (adr r2, 800ac58 <USBD_StdDevReq+0x44>)
 800ac54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac58:	0800aca9 	.word	0x0800aca9
 800ac5c:	0800acbd 	.word	0x0800acbd
 800ac60:	0800acc7 	.word	0x0800acc7
 800ac64:	0800acb3 	.word	0x0800acb3
 800ac68:	0800acc7 	.word	0x0800acc7
 800ac6c:	0800ac8b 	.word	0x0800ac8b
 800ac70:	0800ac81 	.word	0x0800ac81
 800ac74:	0800acc7 	.word	0x0800acc7
 800ac78:	0800ac9f 	.word	0x0800ac9f
 800ac7c:	0800ac95 	.word	0x0800ac95
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ac80:	6839      	ldr	r1, [r7, #0]
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f000 f9dc 	bl	800b040 <USBD_GetDescriptor>
          break;
 800ac88:	e022      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ac8a:	6839      	ldr	r1, [r7, #0]
 800ac8c:	6878      	ldr	r0, [r7, #4]
 800ac8e:	f000 fb3f 	bl	800b310 <USBD_SetAddress>
          break;
 800ac92:	e01d      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800ac94:	6839      	ldr	r1, [r7, #0]
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f000 fb7e 	bl	800b398 <USBD_SetConfig>
          break;
 800ac9c:	e018      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ac9e:	6839      	ldr	r1, [r7, #0]
 800aca0:	6878      	ldr	r0, [r7, #4]
 800aca2:	f000 fc07 	bl	800b4b4 <USBD_GetConfig>
          break;
 800aca6:	e013      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800aca8:	6839      	ldr	r1, [r7, #0]
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fc37 	bl	800b51e <USBD_GetStatus>
          break;
 800acb0:	e00e      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800acb2:	6839      	ldr	r1, [r7, #0]
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f000 fc65 	bl	800b584 <USBD_SetFeature>
          break;
 800acba:	e009      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800acbc:	6839      	ldr	r1, [r7, #0]
 800acbe:	6878      	ldr	r0, [r7, #4]
 800acc0:	f000 fc74 	bl	800b5ac <USBD_ClrFeature>
          break;
 800acc4:	e004      	b.n	800acd0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800acc6:	6839      	ldr	r1, [r7, #0]
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fcc9 	bl	800b660 <USBD_CtlError>
          break;
 800acce:	bf00      	nop
      }
      break;
 800acd0:	e004      	b.n	800acdc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800acd2:	6839      	ldr	r1, [r7, #0]
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 fcc3 	bl	800b660 <USBD_CtlError>
      break;
 800acda:	bf00      	nop
  }

  return ret;
 800acdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3710      	adds	r7, #16
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}
 800ace6:	bf00      	nop

0800ace8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
 800acee:	6078      	str	r0, [r7, #4]
 800acf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800acf2:	2300      	movs	r3, #0
 800acf4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	781b      	ldrb	r3, [r3, #0]
 800acfa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800acfe:	2b40      	cmp	r3, #64	; 0x40
 800ad00:	d005      	beq.n	800ad0e <USBD_StdItfReq+0x26>
 800ad02:	2b40      	cmp	r3, #64	; 0x40
 800ad04:	d82e      	bhi.n	800ad64 <USBD_StdItfReq+0x7c>
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d001      	beq.n	800ad0e <USBD_StdItfReq+0x26>
 800ad0a:	2b20      	cmp	r3, #32
 800ad0c:	d12a      	bne.n	800ad64 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad14:	3b01      	subs	r3, #1
 800ad16:	2b02      	cmp	r3, #2
 800ad18:	d81d      	bhi.n	800ad56 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	889b      	ldrh	r3, [r3, #4]
 800ad1e:	b2db      	uxtb	r3, r3
 800ad20:	2b01      	cmp	r3, #1
 800ad22:	d813      	bhi.n	800ad4c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad2a:	689b      	ldr	r3, [r3, #8]
 800ad2c:	6839      	ldr	r1, [r7, #0]
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	4798      	blx	r3
 800ad32:	4603      	mov	r3, r0
 800ad34:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	88db      	ldrh	r3, [r3, #6]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d110      	bne.n	800ad60 <USBD_StdItfReq+0x78>
 800ad3e:	7bfb      	ldrb	r3, [r7, #15]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d10d      	bne.n	800ad60 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f000 fd53 	bl	800b7f0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ad4a:	e009      	b.n	800ad60 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800ad4c:	6839      	ldr	r1, [r7, #0]
 800ad4e:	6878      	ldr	r0, [r7, #4]
 800ad50:	f000 fc86 	bl	800b660 <USBD_CtlError>
          break;
 800ad54:	e004      	b.n	800ad60 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800ad56:	6839      	ldr	r1, [r7, #0]
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 fc81 	bl	800b660 <USBD_CtlError>
          break;
 800ad5e:	e000      	b.n	800ad62 <USBD_StdItfReq+0x7a>
          break;
 800ad60:	bf00      	nop
      }
      break;
 800ad62:	e004      	b.n	800ad6e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800ad64:	6839      	ldr	r1, [r7, #0]
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f000 fc7a 	bl	800b660 <USBD_CtlError>
      break;
 800ad6c:	bf00      	nop
  }

  return USBD_OK;
 800ad6e:	2300      	movs	r3, #0
}
 800ad70:	4618      	mov	r0, r3
 800ad72:	3710      	adds	r7, #16
 800ad74:	46bd      	mov	sp, r7
 800ad76:	bd80      	pop	{r7, pc}

0800ad78 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b084      	sub	sp, #16
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad82:	2300      	movs	r3, #0
 800ad84:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	889b      	ldrh	r3, [r3, #4]
 800ad8a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	781b      	ldrb	r3, [r3, #0]
 800ad90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad94:	2b40      	cmp	r3, #64	; 0x40
 800ad96:	d007      	beq.n	800ada8 <USBD_StdEPReq+0x30>
 800ad98:	2b40      	cmp	r3, #64	; 0x40
 800ad9a:	f200 8146 	bhi.w	800b02a <USBD_StdEPReq+0x2b2>
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00a      	beq.n	800adb8 <USBD_StdEPReq+0x40>
 800ada2:	2b20      	cmp	r3, #32
 800ada4:	f040 8141 	bne.w	800b02a <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adae:	689b      	ldr	r3, [r3, #8]
 800adb0:	6839      	ldr	r1, [r7, #0]
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	4798      	blx	r3
      break;
 800adb6:	e13d      	b.n	800b034 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	781b      	ldrb	r3, [r3, #0]
 800adbc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adc0:	2b20      	cmp	r3, #32
 800adc2:	d10a      	bne.n	800adda <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adca:	689b      	ldr	r3, [r3, #8]
 800adcc:	6839      	ldr	r1, [r7, #0]
 800adce:	6878      	ldr	r0, [r7, #4]
 800add0:	4798      	blx	r3
 800add2:	4603      	mov	r3, r0
 800add4:	73fb      	strb	r3, [r7, #15]

        return ret;
 800add6:	7bfb      	ldrb	r3, [r7, #15]
 800add8:	e12d      	b.n	800b036 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	785b      	ldrb	r3, [r3, #1]
 800adde:	2b03      	cmp	r3, #3
 800ade0:	d007      	beq.n	800adf2 <USBD_StdEPReq+0x7a>
 800ade2:	2b03      	cmp	r3, #3
 800ade4:	f300 811b 	bgt.w	800b01e <USBD_StdEPReq+0x2a6>
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d072      	beq.n	800aed2 <USBD_StdEPReq+0x15a>
 800adec:	2b01      	cmp	r3, #1
 800adee:	d03a      	beq.n	800ae66 <USBD_StdEPReq+0xee>
 800adf0:	e115      	b.n	800b01e <USBD_StdEPReq+0x2a6>
      {

        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adf8:	2b02      	cmp	r3, #2
 800adfa:	d002      	beq.n	800ae02 <USBD_StdEPReq+0x8a>
 800adfc:	2b03      	cmp	r3, #3
 800adfe:	d015      	beq.n	800ae2c <USBD_StdEPReq+0xb4>
 800ae00:	e02b      	b.n	800ae5a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae02:	7bbb      	ldrb	r3, [r7, #14]
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d00c      	beq.n	800ae22 <USBD_StdEPReq+0xaa>
 800ae08:	7bbb      	ldrb	r3, [r7, #14]
 800ae0a:	2b80      	cmp	r3, #128	; 0x80
 800ae0c:	d009      	beq.n	800ae22 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ae0e:	7bbb      	ldrb	r3, [r7, #14]
 800ae10:	4619      	mov	r1, r3
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 ffdc 	bl	800bdd0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ae18:	2180      	movs	r1, #128	; 0x80
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 ffd8 	bl	800bdd0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae20:	e020      	b.n	800ae64 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800ae22:	6839      	ldr	r1, [r7, #0]
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 fc1b 	bl	800b660 <USBD_CtlError>
              break;
 800ae2a:	e01b      	b.n	800ae64 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae2c:	683b      	ldr	r3, [r7, #0]
 800ae2e:	885b      	ldrh	r3, [r3, #2]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10e      	bne.n	800ae52 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800ae34:	7bbb      	ldrb	r3, [r7, #14]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d00b      	beq.n	800ae52 <USBD_StdEPReq+0xda>
 800ae3a:	7bbb      	ldrb	r3, [r7, #14]
 800ae3c:	2b80      	cmp	r3, #128	; 0x80
 800ae3e:	d008      	beq.n	800ae52 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	88db      	ldrh	r3, [r3, #6]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d104      	bne.n	800ae52 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800ae48:	7bbb      	ldrb	r3, [r7, #14]
 800ae4a:	4619      	mov	r1, r3
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 ffbf 	bl	800bdd0 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ae52:	6878      	ldr	r0, [r7, #4]
 800ae54:	f000 fccc 	bl	800b7f0 <USBD_CtlSendStatus>

              break;
 800ae58:	e004      	b.n	800ae64 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800ae5a:	6839      	ldr	r1, [r7, #0]
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f000 fbff 	bl	800b660 <USBD_CtlError>
              break;
 800ae62:	bf00      	nop
          }
          break;
 800ae64:	e0e0      	b.n	800b028 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae6c:	2b02      	cmp	r3, #2
 800ae6e:	d002      	beq.n	800ae76 <USBD_StdEPReq+0xfe>
 800ae70:	2b03      	cmp	r3, #3
 800ae72:	d015      	beq.n	800aea0 <USBD_StdEPReq+0x128>
 800ae74:	e026      	b.n	800aec4 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae76:	7bbb      	ldrb	r3, [r7, #14]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d00c      	beq.n	800ae96 <USBD_StdEPReq+0x11e>
 800ae7c:	7bbb      	ldrb	r3, [r7, #14]
 800ae7e:	2b80      	cmp	r3, #128	; 0x80
 800ae80:	d009      	beq.n	800ae96 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800ae82:	7bbb      	ldrb	r3, [r7, #14]
 800ae84:	4619      	mov	r1, r3
 800ae86:	6878      	ldr	r0, [r7, #4]
 800ae88:	f000 ffa2 	bl	800bdd0 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800ae8c:	2180      	movs	r1, #128	; 0x80
 800ae8e:	6878      	ldr	r0, [r7, #4]
 800ae90:	f000 ff9e 	bl	800bdd0 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae94:	e01c      	b.n	800aed0 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800ae96:	6839      	ldr	r1, [r7, #0]
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 fbe1 	bl	800b660 <USBD_CtlError>
              break;
 800ae9e:	e017      	b.n	800aed0 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	885b      	ldrh	r3, [r3, #2]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d112      	bne.n	800aece <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aea8:	7bbb      	ldrb	r3, [r7, #14]
 800aeaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	d004      	beq.n	800aebc <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800aeb2:	7bbb      	ldrb	r3, [r7, #14]
 800aeb4:	4619      	mov	r1, r3
 800aeb6:	6878      	ldr	r0, [r7, #4]
 800aeb8:	f000 ffa9 	bl	800be0e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800aebc:	6878      	ldr	r0, [r7, #4]
 800aebe:	f000 fc97 	bl	800b7f0 <USBD_CtlSendStatus>
              }
              break;
 800aec2:	e004      	b.n	800aece <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800aec4:	6839      	ldr	r1, [r7, #0]
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 fbca 	bl	800b660 <USBD_CtlError>
              break;
 800aecc:	e000      	b.n	800aed0 <USBD_StdEPReq+0x158>
              break;
 800aece:	bf00      	nop
          }
          break;
 800aed0:	e0aa      	b.n	800b028 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aed8:	2b02      	cmp	r3, #2
 800aeda:	d002      	beq.n	800aee2 <USBD_StdEPReq+0x16a>
 800aedc:	2b03      	cmp	r3, #3
 800aede:	d032      	beq.n	800af46 <USBD_StdEPReq+0x1ce>
 800aee0:	e097      	b.n	800b012 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aee2:	7bbb      	ldrb	r3, [r7, #14]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d007      	beq.n	800aef8 <USBD_StdEPReq+0x180>
 800aee8:	7bbb      	ldrb	r3, [r7, #14]
 800aeea:	2b80      	cmp	r3, #128	; 0x80
 800aeec:	d004      	beq.n	800aef8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800aeee:	6839      	ldr	r1, [r7, #0]
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f000 fbb5 	bl	800b660 <USBD_CtlError>
                break;
 800aef6:	e091      	b.n	800b01c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aef8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	da0b      	bge.n	800af18 <USBD_StdEPReq+0x1a0>
 800af00:	7bbb      	ldrb	r3, [r7, #14]
 800af02:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af06:	4613      	mov	r3, r2
 800af08:	009b      	lsls	r3, r3, #2
 800af0a:	4413      	add	r3, r2
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	3310      	adds	r3, #16
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	4413      	add	r3, r2
 800af14:	3304      	adds	r3, #4
 800af16:	e00b      	b.n	800af30 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800af18:	7bbb      	ldrb	r3, [r7, #14]
 800af1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af1e:	4613      	mov	r3, r2
 800af20:	009b      	lsls	r3, r3, #2
 800af22:	4413      	add	r3, r2
 800af24:	009b      	lsls	r3, r3, #2
 800af26:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800af2a:	687a      	ldr	r2, [r7, #4]
 800af2c:	4413      	add	r3, r2
 800af2e:	3304      	adds	r3, #4
 800af30:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	2200      	movs	r2, #0
 800af36:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	2202      	movs	r2, #2
 800af3c:	4619      	mov	r1, r3
 800af3e:	6878      	ldr	r0, [r7, #4]
 800af40:	f000 fbf8 	bl	800b734 <USBD_CtlSendData>
              break;
 800af44:	e06a      	b.n	800b01c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800af46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	da11      	bge.n	800af72 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800af4e:	7bbb      	ldrb	r3, [r7, #14]
 800af50:	f003 020f 	and.w	r2, r3, #15
 800af54:	6879      	ldr	r1, [r7, #4]
 800af56:	4613      	mov	r3, r2
 800af58:	009b      	lsls	r3, r3, #2
 800af5a:	4413      	add	r3, r2
 800af5c:	009b      	lsls	r3, r3, #2
 800af5e:	440b      	add	r3, r1
 800af60:	3318      	adds	r3, #24
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d117      	bne.n	800af98 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800af68:	6839      	ldr	r1, [r7, #0]
 800af6a:	6878      	ldr	r0, [r7, #4]
 800af6c:	f000 fb78 	bl	800b660 <USBD_CtlError>
                  break;
 800af70:	e054      	b.n	800b01c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800af72:	7bbb      	ldrb	r3, [r7, #14]
 800af74:	f003 020f 	and.w	r2, r3, #15
 800af78:	6879      	ldr	r1, [r7, #4]
 800af7a:	4613      	mov	r3, r2
 800af7c:	009b      	lsls	r3, r3, #2
 800af7e:	4413      	add	r3, r2
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	440b      	add	r3, r1
 800af84:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d104      	bne.n	800af98 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800af8e:	6839      	ldr	r1, [r7, #0]
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f000 fb65 	bl	800b660 <USBD_CtlError>
                  break;
 800af96:	e041      	b.n	800b01c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	da0b      	bge.n	800afb8 <USBD_StdEPReq+0x240>
 800afa0:	7bbb      	ldrb	r3, [r7, #14]
 800afa2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afa6:	4613      	mov	r3, r2
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	4413      	add	r3, r2
 800afac:	009b      	lsls	r3, r3, #2
 800afae:	3310      	adds	r3, #16
 800afb0:	687a      	ldr	r2, [r7, #4]
 800afb2:	4413      	add	r3, r2
 800afb4:	3304      	adds	r3, #4
 800afb6:	e00b      	b.n	800afd0 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800afb8:	7bbb      	ldrb	r3, [r7, #14]
 800afba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afbe:	4613      	mov	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	4413      	add	r3, r2
 800afc4:	009b      	lsls	r3, r3, #2
 800afc6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	4413      	add	r3, r2
 800afce:	3304      	adds	r3, #4
 800afd0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800afd2:	7bbb      	ldrb	r3, [r7, #14]
 800afd4:	2b00      	cmp	r3, #0
 800afd6:	d002      	beq.n	800afde <USBD_StdEPReq+0x266>
 800afd8:	7bbb      	ldrb	r3, [r7, #14]
 800afda:	2b80      	cmp	r3, #128	; 0x80
 800afdc:	d103      	bne.n	800afe6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	2200      	movs	r2, #0
 800afe2:	601a      	str	r2, [r3, #0]
 800afe4:	e00e      	b.n	800b004 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800afe6:	7bbb      	ldrb	r3, [r7, #14]
 800afe8:	4619      	mov	r1, r3
 800afea:	6878      	ldr	r0, [r7, #4]
 800afec:	f000 ff2e 	bl	800be4c <USBD_LL_IsStallEP>
 800aff0:	4603      	mov	r3, r0
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d003      	beq.n	800affe <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800aff6:	68bb      	ldr	r3, [r7, #8]
 800aff8:	2201      	movs	r2, #1
 800affa:	601a      	str	r2, [r3, #0]
 800affc:	e002      	b.n	800b004 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	2200      	movs	r2, #0
 800b002:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800b004:	68bb      	ldr	r3, [r7, #8]
 800b006:	2202      	movs	r2, #2
 800b008:	4619      	mov	r1, r3
 800b00a:	6878      	ldr	r0, [r7, #4]
 800b00c:	f000 fb92 	bl	800b734 <USBD_CtlSendData>
              break;
 800b010:	e004      	b.n	800b01c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800b012:	6839      	ldr	r1, [r7, #0]
 800b014:	6878      	ldr	r0, [r7, #4]
 800b016:	f000 fb23 	bl	800b660 <USBD_CtlError>
              break;
 800b01a:	bf00      	nop
          }
          break;
 800b01c:	e004      	b.n	800b028 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800b01e:	6839      	ldr	r1, [r7, #0]
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f000 fb1d 	bl	800b660 <USBD_CtlError>
          break;
 800b026:	bf00      	nop
      }
      break;
 800b028:	e004      	b.n	800b034 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800b02a:	6839      	ldr	r1, [r7, #0]
 800b02c:	6878      	ldr	r0, [r7, #4]
 800b02e:	f000 fb17 	bl	800b660 <USBD_CtlError>
      break;
 800b032:	bf00      	nop
  }

  return ret;
 800b034:	7bfb      	ldrb	r3, [r7, #15]
}
 800b036:	4618      	mov	r0, r3
 800b038:	3710      	adds	r7, #16
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}
	...

0800b040 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b084      	sub	sp, #16
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b04a:	2300      	movs	r3, #0
 800b04c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b04e:	2300      	movs	r3, #0
 800b050:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b052:	2300      	movs	r3, #0
 800b054:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	885b      	ldrh	r3, [r3, #2]
 800b05a:	0a1b      	lsrs	r3, r3, #8
 800b05c:	b29b      	uxth	r3, r3
 800b05e:	3b01      	subs	r3, #1
 800b060:	2b06      	cmp	r3, #6
 800b062:	f200 8128 	bhi.w	800b2b6 <USBD_GetDescriptor+0x276>
 800b066:	a201      	add	r2, pc, #4	; (adr r2, 800b06c <USBD_GetDescriptor+0x2c>)
 800b068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b06c:	0800b089 	.word	0x0800b089
 800b070:	0800b0a1 	.word	0x0800b0a1
 800b074:	0800b0e1 	.word	0x0800b0e1
 800b078:	0800b2b7 	.word	0x0800b2b7
 800b07c:	0800b2b7 	.word	0x0800b2b7
 800b080:	0800b257 	.word	0x0800b257
 800b084:	0800b283 	.word	0x0800b283
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	687a      	ldr	r2, [r7, #4]
 800b092:	7c12      	ldrb	r2, [r2, #16]
 800b094:	f107 0108 	add.w	r1, r7, #8
 800b098:	4610      	mov	r0, r2
 800b09a:	4798      	blx	r3
 800b09c:	60f8      	str	r0, [r7, #12]
      break;
 800b09e:	e112      	b.n	800b2c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	7c1b      	ldrb	r3, [r3, #16]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d10d      	bne.n	800b0c4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b0:	f107 0208 	add.w	r2, r7, #8
 800b0b4:	4610      	mov	r0, r2
 800b0b6:	4798      	blx	r3
 800b0b8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	3301      	adds	r3, #1
 800b0be:	2202      	movs	r2, #2
 800b0c0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b0c2:	e100      	b.n	800b2c6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0cc:	f107 0208 	add.w	r2, r7, #8
 800b0d0:	4610      	mov	r0, r2
 800b0d2:	4798      	blx	r3
 800b0d4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	3301      	adds	r3, #1
 800b0da:	2202      	movs	r2, #2
 800b0dc:	701a      	strb	r2, [r3, #0]
      break;
 800b0de:	e0f2      	b.n	800b2c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	885b      	ldrh	r3, [r3, #2]
 800b0e4:	b2db      	uxtb	r3, r3
 800b0e6:	2b05      	cmp	r3, #5
 800b0e8:	f200 80ac 	bhi.w	800b244 <USBD_GetDescriptor+0x204>
 800b0ec:	a201      	add	r2, pc, #4	; (adr r2, 800b0f4 <USBD_GetDescriptor+0xb4>)
 800b0ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f2:	bf00      	nop
 800b0f4:	0800b10d 	.word	0x0800b10d
 800b0f8:	0800b141 	.word	0x0800b141
 800b0fc:	0800b175 	.word	0x0800b175
 800b100:	0800b1a9 	.word	0x0800b1a9
 800b104:	0800b1dd 	.word	0x0800b1dd
 800b108:	0800b211 	.word	0x0800b211
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b112:	685b      	ldr	r3, [r3, #4]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d00b      	beq.n	800b130 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	7c12      	ldrb	r2, [r2, #16]
 800b124:	f107 0108 	add.w	r1, r7, #8
 800b128:	4610      	mov	r0, r2
 800b12a:	4798      	blx	r3
 800b12c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b12e:	e091      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b130:	6839      	ldr	r1, [r7, #0]
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f000 fa94 	bl	800b660 <USBD_CtlError>
            err++;
 800b138:	7afb      	ldrb	r3, [r7, #11]
 800b13a:	3301      	adds	r3, #1
 800b13c:	72fb      	strb	r3, [r7, #11]
          break;
 800b13e:	e089      	b.n	800b254 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d00b      	beq.n	800b164 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b152:	689b      	ldr	r3, [r3, #8]
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	7c12      	ldrb	r2, [r2, #16]
 800b158:	f107 0108 	add.w	r1, r7, #8
 800b15c:	4610      	mov	r0, r2
 800b15e:	4798      	blx	r3
 800b160:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b162:	e077      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b164:	6839      	ldr	r1, [r7, #0]
 800b166:	6878      	ldr	r0, [r7, #4]
 800b168:	f000 fa7a 	bl	800b660 <USBD_CtlError>
            err++;
 800b16c:	7afb      	ldrb	r3, [r7, #11]
 800b16e:	3301      	adds	r3, #1
 800b170:	72fb      	strb	r3, [r7, #11]
          break;
 800b172:	e06f      	b.n	800b254 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b17a:	68db      	ldr	r3, [r3, #12]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d00b      	beq.n	800b198 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b186:	68db      	ldr	r3, [r3, #12]
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	7c12      	ldrb	r2, [r2, #16]
 800b18c:	f107 0108 	add.w	r1, r7, #8
 800b190:	4610      	mov	r0, r2
 800b192:	4798      	blx	r3
 800b194:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b196:	e05d      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b198:	6839      	ldr	r1, [r7, #0]
 800b19a:	6878      	ldr	r0, [r7, #4]
 800b19c:	f000 fa60 	bl	800b660 <USBD_CtlError>
            err++;
 800b1a0:	7afb      	ldrb	r3, [r7, #11]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	72fb      	strb	r3, [r7, #11]
          break;
 800b1a6:	e055      	b.n	800b254 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d00b      	beq.n	800b1cc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b1ba:	691b      	ldr	r3, [r3, #16]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	7c12      	ldrb	r2, [r2, #16]
 800b1c0:	f107 0108 	add.w	r1, r7, #8
 800b1c4:	4610      	mov	r0, r2
 800b1c6:	4798      	blx	r3
 800b1c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1ca:	e043      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b1cc:	6839      	ldr	r1, [r7, #0]
 800b1ce:	6878      	ldr	r0, [r7, #4]
 800b1d0:	f000 fa46 	bl	800b660 <USBD_CtlError>
            err++;
 800b1d4:	7afb      	ldrb	r3, [r7, #11]
 800b1d6:	3301      	adds	r3, #1
 800b1d8:	72fb      	strb	r3, [r7, #11]
          break;
 800b1da:	e03b      	b.n	800b254 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b1e2:	695b      	ldr	r3, [r3, #20]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d00b      	beq.n	800b200 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b1ee:	695b      	ldr	r3, [r3, #20]
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	7c12      	ldrb	r2, [r2, #16]
 800b1f4:	f107 0108 	add.w	r1, r7, #8
 800b1f8:	4610      	mov	r0, r2
 800b1fa:	4798      	blx	r3
 800b1fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1fe:	e029      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b200:	6839      	ldr	r1, [r7, #0]
 800b202:	6878      	ldr	r0, [r7, #4]
 800b204:	f000 fa2c 	bl	800b660 <USBD_CtlError>
            err++;
 800b208:	7afb      	ldrb	r3, [r7, #11]
 800b20a:	3301      	adds	r3, #1
 800b20c:	72fb      	strb	r3, [r7, #11]
          break;
 800b20e:	e021      	b.n	800b254 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b216:	699b      	ldr	r3, [r3, #24]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d00b      	beq.n	800b234 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800b222:	699b      	ldr	r3, [r3, #24]
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	7c12      	ldrb	r2, [r2, #16]
 800b228:	f107 0108 	add.w	r1, r7, #8
 800b22c:	4610      	mov	r0, r2
 800b22e:	4798      	blx	r3
 800b230:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b232:	e00f      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b234:	6839      	ldr	r1, [r7, #0]
 800b236:	6878      	ldr	r0, [r7, #4]
 800b238:	f000 fa12 	bl	800b660 <USBD_CtlError>
            err++;
 800b23c:	7afb      	ldrb	r3, [r7, #11]
 800b23e:	3301      	adds	r3, #1
 800b240:	72fb      	strb	r3, [r7, #11]
          break;
 800b242:	e007      	b.n	800b254 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800b244:	6839      	ldr	r1, [r7, #0]
 800b246:	6878      	ldr	r0, [r7, #4]
 800b248:	f000 fa0a 	bl	800b660 <USBD_CtlError>
          err++;
 800b24c:	7afb      	ldrb	r3, [r7, #11]
 800b24e:	3301      	adds	r3, #1
 800b250:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800b252:	e038      	b.n	800b2c6 <USBD_GetDescriptor+0x286>
 800b254:	e037      	b.n	800b2c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	7c1b      	ldrb	r3, [r3, #16]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d109      	bne.n	800b272 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b264:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b266:	f107 0208 	add.w	r2, r7, #8
 800b26a:	4610      	mov	r0, r2
 800b26c:	4798      	blx	r3
 800b26e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b270:	e029      	b.n	800b2c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b272:	6839      	ldr	r1, [r7, #0]
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f000 f9f3 	bl	800b660 <USBD_CtlError>
        err++;
 800b27a:	7afb      	ldrb	r3, [r7, #11]
 800b27c:	3301      	adds	r3, #1
 800b27e:	72fb      	strb	r3, [r7, #11]
      break;
 800b280:	e021      	b.n	800b2c6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	7c1b      	ldrb	r3, [r3, #16]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d10d      	bne.n	800b2a6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b292:	f107 0208 	add.w	r2, r7, #8
 800b296:	4610      	mov	r0, r2
 800b298:	4798      	blx	r3
 800b29a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	3301      	adds	r3, #1
 800b2a0:	2207      	movs	r2, #7
 800b2a2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2a4:	e00f      	b.n	800b2c6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b2a6:	6839      	ldr	r1, [r7, #0]
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f000 f9d9 	bl	800b660 <USBD_CtlError>
        err++;
 800b2ae:	7afb      	ldrb	r3, [r7, #11]
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	72fb      	strb	r3, [r7, #11]
      break;
 800b2b4:	e007      	b.n	800b2c6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b2b6:	6839      	ldr	r1, [r7, #0]
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f000 f9d1 	bl	800b660 <USBD_CtlError>
      err++;
 800b2be:	7afb      	ldrb	r3, [r7, #11]
 800b2c0:	3301      	adds	r3, #1
 800b2c2:	72fb      	strb	r3, [r7, #11]
      break;
 800b2c4:	bf00      	nop
  }

  if (err != 0U)
 800b2c6:	7afb      	ldrb	r3, [r7, #11]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d11c      	bne.n	800b306 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800b2cc:	893b      	ldrh	r3, [r7, #8]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d011      	beq.n	800b2f6 <USBD_GetDescriptor+0x2b6>
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	88db      	ldrh	r3, [r3, #6]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d00d      	beq.n	800b2f6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800b2da:	683b      	ldr	r3, [r7, #0]
 800b2dc:	88da      	ldrh	r2, [r3, #6]
 800b2de:	893b      	ldrh	r3, [r7, #8]
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	bf28      	it	cs
 800b2e4:	4613      	movcs	r3, r2
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b2ea:	893b      	ldrh	r3, [r7, #8]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	68f9      	ldr	r1, [r7, #12]
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f000 fa1f 	bl	800b734 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	88db      	ldrh	r3, [r3, #6]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d104      	bne.n	800b308 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 fa76 	bl	800b7f0 <USBD_CtlSendStatus>
 800b304:	e000      	b.n	800b308 <USBD_GetDescriptor+0x2c8>
    return;
 800b306:	bf00      	nop
    }
  }
}
 800b308:	3710      	adds	r7, #16
 800b30a:	46bd      	mov	sp, r7
 800b30c:	bd80      	pop	{r7, pc}
 800b30e:	bf00      	nop

0800b310 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b084      	sub	sp, #16
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
 800b318:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	889b      	ldrh	r3, [r3, #4]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d130      	bne.n	800b384 <USBD_SetAddress+0x74>
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	88db      	ldrh	r3, [r3, #6]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d12c      	bne.n	800b384 <USBD_SetAddress+0x74>
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	885b      	ldrh	r3, [r3, #2]
 800b32e:	2b7f      	cmp	r3, #127	; 0x7f
 800b330:	d828      	bhi.n	800b384 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	885b      	ldrh	r3, [r3, #2]
 800b336:	b2db      	uxtb	r3, r3
 800b338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b33c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b344:	2b03      	cmp	r3, #3
 800b346:	d104      	bne.n	800b352 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b348:	6839      	ldr	r1, [r7, #0]
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 f988 	bl	800b660 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b350:	e01d      	b.n	800b38e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	7bfa      	ldrb	r2, [r7, #15]
 800b356:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b35a:	7bfb      	ldrb	r3, [r7, #15]
 800b35c:	4619      	mov	r1, r3
 800b35e:	6878      	ldr	r0, [r7, #4]
 800b360:	f000 fda0 	bl	800bea4 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800b364:	6878      	ldr	r0, [r7, #4]
 800b366:	f000 fa43 	bl	800b7f0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b36a:	7bfb      	ldrb	r3, [r7, #15]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d004      	beq.n	800b37a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2202      	movs	r2, #2
 800b374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b378:	e009      	b.n	800b38e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2201      	movs	r2, #1
 800b37e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b382:	e004      	b.n	800b38e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b384:	6839      	ldr	r1, [r7, #0]
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 f96a 	bl	800b660 <USBD_CtlError>
  }
}
 800b38c:	bf00      	nop
 800b38e:	bf00      	nop
 800b390:	3710      	adds	r7, #16
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}
	...

0800b398 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b398:	b580      	push	{r7, lr}
 800b39a:	b082      	sub	sp, #8
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
 800b3a0:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	885b      	ldrh	r3, [r3, #2]
 800b3a6:	b2da      	uxtb	r2, r3
 800b3a8:	4b41      	ldr	r3, [pc, #260]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b3aa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b3ac:	4b40      	ldr	r3, [pc, #256]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	2b01      	cmp	r3, #1
 800b3b2:	d904      	bls.n	800b3be <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800b3b4:	6839      	ldr	r1, [r7, #0]
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 f952 	bl	800b660 <USBD_CtlError>
 800b3bc:	e075      	b.n	800b4aa <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3c4:	2b02      	cmp	r3, #2
 800b3c6:	d002      	beq.n	800b3ce <USBD_SetConfig+0x36>
 800b3c8:	2b03      	cmp	r3, #3
 800b3ca:	d023      	beq.n	800b414 <USBD_SetConfig+0x7c>
 800b3cc:	e062      	b.n	800b494 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800b3ce:	4b38      	ldr	r3, [pc, #224]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b3d0:	781b      	ldrb	r3, [r3, #0]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d01a      	beq.n	800b40c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800b3d6:	4b36      	ldr	r3, [pc, #216]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b3d8:	781b      	ldrb	r3, [r3, #0]
 800b3da:	461a      	mov	r2, r3
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2203      	movs	r2, #3
 800b3e4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b3e8:	4b31      	ldr	r3, [pc, #196]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b3ea:	781b      	ldrb	r3, [r3, #0]
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f7ff f9e8 	bl	800a7c4 <USBD_SetClassConfig>
 800b3f4:	4603      	mov	r3, r0
 800b3f6:	2b02      	cmp	r3, #2
 800b3f8:	d104      	bne.n	800b404 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800b3fa:	6839      	ldr	r1, [r7, #0]
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f000 f92f 	bl	800b660 <USBD_CtlError>
            return;
 800b402:	e052      	b.n	800b4aa <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f000 f9f3 	bl	800b7f0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b40a:	e04e      	b.n	800b4aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 f9ef 	bl	800b7f0 <USBD_CtlSendStatus>
        break;
 800b412:	e04a      	b.n	800b4aa <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800b414:	4b26      	ldr	r3, [pc, #152]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d112      	bne.n	800b442 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	2202      	movs	r2, #2
 800b420:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800b424:	4b22      	ldr	r3, [pc, #136]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b426:	781b      	ldrb	r3, [r3, #0]
 800b428:	461a      	mov	r2, r3
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800b42e:	4b20      	ldr	r3, [pc, #128]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	4619      	mov	r1, r3
 800b434:	6878      	ldr	r0, [r7, #4]
 800b436:	f7ff f9e4 	bl	800a802 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800b43a:	6878      	ldr	r0, [r7, #4]
 800b43c:	f000 f9d8 	bl	800b7f0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800b440:	e033      	b.n	800b4aa <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800b442:	4b1b      	ldr	r3, [pc, #108]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	461a      	mov	r2, r3
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	429a      	cmp	r2, r3
 800b44e:	d01d      	beq.n	800b48c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	685b      	ldr	r3, [r3, #4]
 800b454:	b2db      	uxtb	r3, r3
 800b456:	4619      	mov	r1, r3
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f7ff f9d2 	bl	800a802 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800b45e:	4b14      	ldr	r3, [pc, #80]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	461a      	mov	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800b468:	4b11      	ldr	r3, [pc, #68]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b46a:	781b      	ldrb	r3, [r3, #0]
 800b46c:	4619      	mov	r1, r3
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f7ff f9a8 	bl	800a7c4 <USBD_SetClassConfig>
 800b474:	4603      	mov	r3, r0
 800b476:	2b02      	cmp	r3, #2
 800b478:	d104      	bne.n	800b484 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800b47a:	6839      	ldr	r1, [r7, #0]
 800b47c:	6878      	ldr	r0, [r7, #4]
 800b47e:	f000 f8ef 	bl	800b660 <USBD_CtlError>
            return;
 800b482:	e012      	b.n	800b4aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 f9b3 	bl	800b7f0 <USBD_CtlSendStatus>
        break;
 800b48a:	e00e      	b.n	800b4aa <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f000 f9af 	bl	800b7f0 <USBD_CtlSendStatus>
        break;
 800b492:	e00a      	b.n	800b4aa <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800b494:	6839      	ldr	r1, [r7, #0]
 800b496:	6878      	ldr	r0, [r7, #4]
 800b498:	f000 f8e2 	bl	800b660 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800b49c:	4b04      	ldr	r3, [pc, #16]	; (800b4b0 <USBD_SetConfig+0x118>)
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f7ff f9ad 	bl	800a802 <USBD_ClrClassConfig>
        break;
 800b4a8:	bf00      	nop
    }
  }
}
 800b4aa:	3708      	adds	r7, #8
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}
 800b4b0:	200010a8 	.word	0x200010a8

0800b4b4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
 800b4bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	88db      	ldrh	r3, [r3, #6]
 800b4c2:	2b01      	cmp	r3, #1
 800b4c4:	d004      	beq.n	800b4d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b4c6:	6839      	ldr	r1, [r7, #0]
 800b4c8:	6878      	ldr	r0, [r7, #4]
 800b4ca:	f000 f8c9 	bl	800b660 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b4ce:	e022      	b.n	800b516 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4d6:	2b02      	cmp	r3, #2
 800b4d8:	dc02      	bgt.n	800b4e0 <USBD_GetConfig+0x2c>
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	dc03      	bgt.n	800b4e6 <USBD_GetConfig+0x32>
 800b4de:	e015      	b.n	800b50c <USBD_GetConfig+0x58>
 800b4e0:	2b03      	cmp	r3, #3
 800b4e2:	d00b      	beq.n	800b4fc <USBD_GetConfig+0x48>
 800b4e4:	e012      	b.n	800b50c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	2200      	movs	r2, #0
 800b4ea:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	3308      	adds	r3, #8
 800b4f0:	2201      	movs	r2, #1
 800b4f2:	4619      	mov	r1, r3
 800b4f4:	6878      	ldr	r0, [r7, #4]
 800b4f6:	f000 f91d 	bl	800b734 <USBD_CtlSendData>
        break;
 800b4fa:	e00c      	b.n	800b516 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	3304      	adds	r3, #4
 800b500:	2201      	movs	r2, #1
 800b502:	4619      	mov	r1, r3
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	f000 f915 	bl	800b734 <USBD_CtlSendData>
        break;
 800b50a:	e004      	b.n	800b516 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800b50c:	6839      	ldr	r1, [r7, #0]
 800b50e:	6878      	ldr	r0, [r7, #4]
 800b510:	f000 f8a6 	bl	800b660 <USBD_CtlError>
        break;
 800b514:	bf00      	nop
}
 800b516:	bf00      	nop
 800b518:	3708      	adds	r7, #8
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}

0800b51e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b51e:	b580      	push	{r7, lr}
 800b520:	b082      	sub	sp, #8
 800b522:	af00      	add	r7, sp, #0
 800b524:	6078      	str	r0, [r7, #4]
 800b526:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b52e:	3b01      	subs	r3, #1
 800b530:	2b02      	cmp	r3, #2
 800b532:	d81e      	bhi.n	800b572 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b534:	683b      	ldr	r3, [r7, #0]
 800b536:	88db      	ldrh	r3, [r3, #6]
 800b538:	2b02      	cmp	r3, #2
 800b53a:	d004      	beq.n	800b546 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800b53c:	6839      	ldr	r1, [r7, #0]
 800b53e:	6878      	ldr	r0, [r7, #4]
 800b540:	f000 f88e 	bl	800b660 <USBD_CtlError>
        break;
 800b544:	e01a      	b.n	800b57c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b546:	687b      	ldr	r3, [r7, #4]
 800b548:	2201      	movs	r2, #1
 800b54a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b552:	2b00      	cmp	r3, #0
 800b554:	d005      	beq.n	800b562 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	68db      	ldr	r3, [r3, #12]
 800b55a:	f043 0202 	orr.w	r2, r3, #2
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	330c      	adds	r3, #12
 800b566:	2202      	movs	r2, #2
 800b568:	4619      	mov	r1, r3
 800b56a:	6878      	ldr	r0, [r7, #4]
 800b56c:	f000 f8e2 	bl	800b734 <USBD_CtlSendData>
      break;
 800b570:	e004      	b.n	800b57c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800b572:	6839      	ldr	r1, [r7, #0]
 800b574:	6878      	ldr	r0, [r7, #4]
 800b576:	f000 f873 	bl	800b660 <USBD_CtlError>
      break;
 800b57a:	bf00      	nop
  }
}
 800b57c:	bf00      	nop
 800b57e:	3708      	adds	r7, #8
 800b580:	46bd      	mov	sp, r7
 800b582:	bd80      	pop	{r7, pc}

0800b584 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b082      	sub	sp, #8
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b58e:	683b      	ldr	r3, [r7, #0]
 800b590:	885b      	ldrh	r3, [r3, #2]
 800b592:	2b01      	cmp	r3, #1
 800b594:	d106      	bne.n	800b5a4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	2201      	movs	r2, #1
 800b59a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800b59e:	6878      	ldr	r0, [r7, #4]
 800b5a0:	f000 f926 	bl	800b7f0 <USBD_CtlSendStatus>
  }
}
 800b5a4:	bf00      	nop
 800b5a6:	3708      	adds	r7, #8
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}

0800b5ac <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b082      	sub	sp, #8
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
 800b5b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b5bc:	3b01      	subs	r3, #1
 800b5be:	2b02      	cmp	r3, #2
 800b5c0:	d80b      	bhi.n	800b5da <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b5c2:	683b      	ldr	r3, [r7, #0]
 800b5c4:	885b      	ldrh	r3, [r3, #2]
 800b5c6:	2b01      	cmp	r3, #1
 800b5c8:	d10c      	bne.n	800b5e4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f000 f90c 	bl	800b7f0 <USBD_CtlSendStatus>
      }
      break;
 800b5d8:	e004      	b.n	800b5e4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b5da:	6839      	ldr	r1, [r7, #0]
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f000 f83f 	bl	800b660 <USBD_CtlError>
      break;
 800b5e2:	e000      	b.n	800b5e6 <USBD_ClrFeature+0x3a>
      break;
 800b5e4:	bf00      	nop
  }
}
 800b5e6:	bf00      	nop
 800b5e8:	3708      	adds	r7, #8
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}

0800b5ee <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b5ee:	b480      	push	{r7}
 800b5f0:	b083      	sub	sp, #12
 800b5f2:	af00      	add	r7, sp, #0
 800b5f4:	6078      	str	r0, [r7, #4]
 800b5f6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	781a      	ldrb	r2, [r3, #0]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800b600:	683b      	ldr	r3, [r7, #0]
 800b602:	785a      	ldrb	r2, [r3, #1]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	3302      	adds	r3, #2
 800b60c:	781b      	ldrb	r3, [r3, #0]
 800b60e:	461a      	mov	r2, r3
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	3303      	adds	r3, #3
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	021b      	lsls	r3, r3, #8
 800b618:	b29b      	uxth	r3, r3
 800b61a:	4413      	add	r3, r2
 800b61c:	b29a      	uxth	r2, r3
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	3304      	adds	r3, #4
 800b626:	781b      	ldrb	r3, [r3, #0]
 800b628:	461a      	mov	r2, r3
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	3305      	adds	r3, #5
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	021b      	lsls	r3, r3, #8
 800b632:	b29b      	uxth	r3, r3
 800b634:	4413      	add	r3, r2
 800b636:	b29a      	uxth	r2, r3
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	3306      	adds	r3, #6
 800b640:	781b      	ldrb	r3, [r3, #0]
 800b642:	461a      	mov	r2, r3
 800b644:	683b      	ldr	r3, [r7, #0]
 800b646:	3307      	adds	r3, #7
 800b648:	781b      	ldrb	r3, [r3, #0]
 800b64a:	021b      	lsls	r3, r3, #8
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	4413      	add	r3, r2
 800b650:	b29a      	uxth	r2, r3
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	80da      	strh	r2, [r3, #6]

}
 800b656:	bf00      	nop
 800b658:	370c      	adds	r7, #12
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bc80      	pop	{r7}
 800b65e:	4770      	bx	lr

0800b660 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b660:	b580      	push	{r7, lr}
 800b662:	b082      	sub	sp, #8
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b66a:	2180      	movs	r1, #128	; 0x80
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f000 fbaf 	bl	800bdd0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b672:	2100      	movs	r1, #0
 800b674:	6878      	ldr	r0, [r7, #4]
 800b676:	f000 fbab 	bl	800bdd0 <USBD_LL_StallEP>
}
 800b67a:	bf00      	nop
 800b67c:	3708      	adds	r7, #8
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}

0800b682 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b682:	b580      	push	{r7, lr}
 800b684:	b086      	sub	sp, #24
 800b686:	af00      	add	r7, sp, #0
 800b688:	60f8      	str	r0, [r7, #12]
 800b68a:	60b9      	str	r1, [r7, #8]
 800b68c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b68e:	2300      	movs	r3, #0
 800b690:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d032      	beq.n	800b6fe <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	f000 f834 	bl	800b706 <USBD_GetLen>
 800b69e:	4603      	mov	r3, r0
 800b6a0:	3301      	adds	r3, #1
 800b6a2:	b29b      	uxth	r3, r3
 800b6a4:	005b      	lsls	r3, r3, #1
 800b6a6:	b29a      	uxth	r2, r3
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b6ac:	7dfb      	ldrb	r3, [r7, #23]
 800b6ae:	1c5a      	adds	r2, r3, #1
 800b6b0:	75fa      	strb	r2, [r7, #23]
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	68bb      	ldr	r3, [r7, #8]
 800b6b6:	4413      	add	r3, r2
 800b6b8:	687a      	ldr	r2, [r7, #4]
 800b6ba:	7812      	ldrb	r2, [r2, #0]
 800b6bc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b6be:	7dfb      	ldrb	r3, [r7, #23]
 800b6c0:	1c5a      	adds	r2, r3, #1
 800b6c2:	75fa      	strb	r2, [r7, #23]
 800b6c4:	461a      	mov	r2, r3
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	2203      	movs	r2, #3
 800b6cc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b6ce:	e012      	b.n	800b6f6 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	1c5a      	adds	r2, r3, #1
 800b6d4:	60fa      	str	r2, [r7, #12]
 800b6d6:	7dfa      	ldrb	r2, [r7, #23]
 800b6d8:	1c51      	adds	r1, r2, #1
 800b6da:	75f9      	strb	r1, [r7, #23]
 800b6dc:	4611      	mov	r1, r2
 800b6de:	68ba      	ldr	r2, [r7, #8]
 800b6e0:	440a      	add	r2, r1
 800b6e2:	781b      	ldrb	r3, [r3, #0]
 800b6e4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b6e6:	7dfb      	ldrb	r3, [r7, #23]
 800b6e8:	1c5a      	adds	r2, r3, #1
 800b6ea:	75fa      	strb	r2, [r7, #23]
 800b6ec:	461a      	mov	r2, r3
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	4413      	add	r3, r2
 800b6f2:	2200      	movs	r2, #0
 800b6f4:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	781b      	ldrb	r3, [r3, #0]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d1e8      	bne.n	800b6d0 <USBD_GetString+0x4e>
    }
  }
}
 800b6fe:	bf00      	nop
 800b700:	3718      	adds	r7, #24
 800b702:	46bd      	mov	sp, r7
 800b704:	bd80      	pop	{r7, pc}

0800b706 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b706:	b480      	push	{r7}
 800b708:	b085      	sub	sp, #20
 800b70a:	af00      	add	r7, sp, #0
 800b70c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b70e:	2300      	movs	r3, #0
 800b710:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b712:	e005      	b.n	800b720 <USBD_GetLen+0x1a>
  {
    len++;
 800b714:	7bfb      	ldrb	r3, [r7, #15]
 800b716:	3301      	adds	r3, #1
 800b718:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	3301      	adds	r3, #1
 800b71e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	781b      	ldrb	r3, [r3, #0]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d1f5      	bne.n	800b714 <USBD_GetLen+0xe>
  }

  return len;
 800b728:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3714      	adds	r7, #20
 800b72e:	46bd      	mov	sp, r7
 800b730:	bc80      	pop	{r7}
 800b732:	4770      	bx	lr

0800b734 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b084      	sub	sp, #16
 800b738:	af00      	add	r7, sp, #0
 800b73a:	60f8      	str	r0, [r7, #12]
 800b73c:	60b9      	str	r1, [r7, #8]
 800b73e:	4613      	mov	r3, r2
 800b740:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	2202      	movs	r2, #2
 800b746:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b74a:	88fa      	ldrh	r2, [r7, #6]
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b750:	88fa      	ldrh	r2, [r7, #6]
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b756:	88fb      	ldrh	r3, [r7, #6]
 800b758:	68ba      	ldr	r2, [r7, #8]
 800b75a:	2100      	movs	r1, #0
 800b75c:	68f8      	ldr	r0, [r7, #12]
 800b75e:	f000 fbc0 	bl	800bee2 <USBD_LL_Transmit>

  return USBD_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3710      	adds	r7, #16
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b084      	sub	sp, #16
 800b770:	af00      	add	r7, sp, #0
 800b772:	60f8      	str	r0, [r7, #12]
 800b774:	60b9      	str	r1, [r7, #8]
 800b776:	4613      	mov	r3, r2
 800b778:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b77a:	88fb      	ldrh	r3, [r7, #6]
 800b77c:	68ba      	ldr	r2, [r7, #8]
 800b77e:	2100      	movs	r1, #0
 800b780:	68f8      	ldr	r0, [r7, #12]
 800b782:	f000 fbae 	bl	800bee2 <USBD_LL_Transmit>

  return USBD_OK;
 800b786:	2300      	movs	r3, #0
}
 800b788:	4618      	mov	r0, r3
 800b78a:	3710      	adds	r7, #16
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b084      	sub	sp, #16
 800b794:	af00      	add	r7, sp, #0
 800b796:	60f8      	str	r0, [r7, #12]
 800b798:	60b9      	str	r1, [r7, #8]
 800b79a:	4613      	mov	r3, r2
 800b79c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	2203      	movs	r2, #3
 800b7a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b7a6:	88fa      	ldrh	r2, [r7, #6]
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b7ae:	88fa      	ldrh	r2, [r7, #6]
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b7b6:	88fb      	ldrh	r3, [r7, #6]
 800b7b8:	68ba      	ldr	r2, [r7, #8]
 800b7ba:	2100      	movs	r1, #0
 800b7bc:	68f8      	ldr	r0, [r7, #12]
 800b7be:	f000 fbb3 	bl	800bf28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b7c2:	2300      	movs	r3, #0
}
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	3710      	adds	r7, #16
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	bd80      	pop	{r7, pc}

0800b7cc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b084      	sub	sp, #16
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	60f8      	str	r0, [r7, #12]
 800b7d4:	60b9      	str	r1, [r7, #8]
 800b7d6:	4613      	mov	r3, r2
 800b7d8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b7da:	88fb      	ldrh	r3, [r7, #6]
 800b7dc:	68ba      	ldr	r2, [r7, #8]
 800b7de:	2100      	movs	r1, #0
 800b7e0:	68f8      	ldr	r0, [r7, #12]
 800b7e2:	f000 fba1 	bl	800bf28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3710      	adds	r7, #16
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b082      	sub	sp, #8
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2204      	movs	r2, #4
 800b7fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b800:	2300      	movs	r3, #0
 800b802:	2200      	movs	r2, #0
 800b804:	2100      	movs	r1, #0
 800b806:	6878      	ldr	r0, [r7, #4]
 800b808:	f000 fb6b 	bl	800bee2 <USBD_LL_Transmit>

  return USBD_OK;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3708      	adds	r7, #8
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}

0800b816 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b082      	sub	sp, #8
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	2205      	movs	r2, #5
 800b822:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b826:	2300      	movs	r3, #0
 800b828:	2200      	movs	r2, #0
 800b82a:	2100      	movs	r1, #0
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f000 fb7b 	bl	800bf28 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b832:	2300      	movs	r3, #0
}
 800b834:	4618      	mov	r0, r3
 800b836:	3708      	adds	r7, #8
 800b838:	46bd      	mov	sp, r7
 800b83a:	bd80      	pop	{r7, pc}

0800b83c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b83c:	b580      	push	{r7, lr}
 800b83e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b840:	2200      	movs	r2, #0
 800b842:	4912      	ldr	r1, [pc, #72]	; (800b88c <MX_USB_DEVICE_Init+0x50>)
 800b844:	4812      	ldr	r0, [pc, #72]	; (800b890 <MX_USB_DEVICE_Init+0x54>)
 800b846:	f7fe ff63 	bl	800a710 <USBD_Init>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d001      	beq.n	800b854 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b850:	f7f6 fea2 	bl	8002598 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 800b854:	490f      	ldr	r1, [pc, #60]	; (800b894 <MX_USB_DEVICE_Init+0x58>)
 800b856:	480e      	ldr	r0, [pc, #56]	; (800b890 <MX_USB_DEVICE_Init+0x54>)
 800b858:	f7fe ff85 	bl	800a766 <USBD_RegisterClass>
 800b85c:	4603      	mov	r3, r0
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d001      	beq.n	800b866 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b862:	f7f6 fe99 	bl	8002598 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 800b866:	490c      	ldr	r1, [pc, #48]	; (800b898 <MX_USB_DEVICE_Init+0x5c>)
 800b868:	4809      	ldr	r0, [pc, #36]	; (800b890 <MX_USB_DEVICE_Init+0x54>)
 800b86a:	f7fe ff3b 	bl	800a6e4 <USBD_CUSTOM_HID_RegisterInterface>
 800b86e:	4603      	mov	r3, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	d001      	beq.n	800b878 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b874:	f7f6 fe90 	bl	8002598 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b878:	4805      	ldr	r0, [pc, #20]	; (800b890 <MX_USB_DEVICE_Init+0x54>)
 800b87a:	f7fe ff8d 	bl	800a798 <USBD_Start>
 800b87e:	4603      	mov	r3, r0
 800b880:	2b00      	cmp	r3, #0
 800b882:	d001      	beq.n	800b888 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b884:	f7f6 fe88 	bl	8002598 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b888:	bf00      	nop
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	200005e8 	.word	0x200005e8
 800b890:	200010ac 	.word	0x200010ac
 800b894:	2000000c 	.word	0x2000000c
 800b898:	200005d8 	.word	0x200005d8

0800b89c <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 800b89c:	b480      	push	{r7}
 800b89e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b8a0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bc80      	pop	{r7}
 800b8a8:	4770      	bx	lr

0800b8aa <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 800b8aa:	b480      	push	{r7}
 800b8ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800b8ae:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bc80      	pop	{r7}
 800b8b6:	4770      	bx	lr

0800b8b8 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t* out_data)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 6 */
    ffb_setup_set_report_callback(out_data);
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f7f5 fa65 	bl	8000d90 <ffb_setup_set_report_callback>
    return (USBD_OK);
 800b8c6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	3708      	adds	r7, #8
 800b8cc:	46bd      	mov	sp, r7
 800b8ce:	bd80      	pop	{r7, pc}

0800b8d0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	6039      	str	r1, [r7, #0]
 800b8da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	2212      	movs	r2, #18
 800b8e0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b8e2:	4b03      	ldr	r3, [pc, #12]	; (800b8f0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	370c      	adds	r7, #12
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bc80      	pop	{r7}
 800b8ec:	4770      	bx	lr
 800b8ee:	bf00      	nop
 800b8f0:	20000604 	.word	0x20000604

0800b8f4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8f4:	b480      	push	{r7}
 800b8f6:	b083      	sub	sp, #12
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	6039      	str	r1, [r7, #0]
 800b8fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	2204      	movs	r2, #4
 800b904:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b906:	4b03      	ldr	r3, [pc, #12]	; (800b914 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b908:	4618      	mov	r0, r3
 800b90a:	370c      	adds	r7, #12
 800b90c:	46bd      	mov	sp, r7
 800b90e:	bc80      	pop	{r7}
 800b910:	4770      	bx	lr
 800b912:	bf00      	nop
 800b914:	20000618 	.word	0x20000618

0800b918 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b918:	b580      	push	{r7, lr}
 800b91a:	b082      	sub	sp, #8
 800b91c:	af00      	add	r7, sp, #0
 800b91e:	4603      	mov	r3, r0
 800b920:	6039      	str	r1, [r7, #0]
 800b922:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b924:	79fb      	ldrb	r3, [r7, #7]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d105      	bne.n	800b936 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b92a:	683a      	ldr	r2, [r7, #0]
 800b92c:	4907      	ldr	r1, [pc, #28]	; (800b94c <USBD_FS_ProductStrDescriptor+0x34>)
 800b92e:	4808      	ldr	r0, [pc, #32]	; (800b950 <USBD_FS_ProductStrDescriptor+0x38>)
 800b930:	f7ff fea7 	bl	800b682 <USBD_GetString>
 800b934:	e004      	b.n	800b940 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b936:	683a      	ldr	r2, [r7, #0]
 800b938:	4904      	ldr	r1, [pc, #16]	; (800b94c <USBD_FS_ProductStrDescriptor+0x34>)
 800b93a:	4805      	ldr	r0, [pc, #20]	; (800b950 <USBD_FS_ProductStrDescriptor+0x38>)
 800b93c:	f7ff fea1 	bl	800b682 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b940:	4b02      	ldr	r3, [pc, #8]	; (800b94c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b942:	4618      	mov	r0, r3
 800b944:	3708      	adds	r7, #8
 800b946:	46bd      	mov	sp, r7
 800b948:	bd80      	pop	{r7, pc}
 800b94a:	bf00      	nop
 800b94c:	20001370 	.word	0x20001370
 800b950:	0800c098 	.word	0x0800c098

0800b954 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b082      	sub	sp, #8
 800b958:	af00      	add	r7, sp, #0
 800b95a:	4603      	mov	r3, r0
 800b95c:	6039      	str	r1, [r7, #0]
 800b95e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b960:	683a      	ldr	r2, [r7, #0]
 800b962:	4904      	ldr	r1, [pc, #16]	; (800b974 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b964:	4804      	ldr	r0, [pc, #16]	; (800b978 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b966:	f7ff fe8c 	bl	800b682 <USBD_GetString>
  return USBD_StrDesc;
 800b96a:	4b02      	ldr	r3, [pc, #8]	; (800b974 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	3708      	adds	r7, #8
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}
 800b974:	20001370 	.word	0x20001370
 800b978:	0800c0b8 	.word	0x0800c0b8

0800b97c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b082      	sub	sp, #8
 800b980:	af00      	add	r7, sp, #0
 800b982:	4603      	mov	r3, r0
 800b984:	6039      	str	r1, [r7, #0]
 800b986:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	221a      	movs	r2, #26
 800b98c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b98e:	f000 f843 	bl	800ba18 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b992:	4b02      	ldr	r3, [pc, #8]	; (800b99c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b994:	4618      	mov	r0, r3
 800b996:	3708      	adds	r7, #8
 800b998:	46bd      	mov	sp, r7
 800b99a:	bd80      	pop	{r7, pc}
 800b99c:	2000061c 	.word	0x2000061c

0800b9a0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9a0:	b580      	push	{r7, lr}
 800b9a2:	b082      	sub	sp, #8
 800b9a4:	af00      	add	r7, sp, #0
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	6039      	str	r1, [r7, #0]
 800b9aa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b9ac:	79fb      	ldrb	r3, [r7, #7]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d105      	bne.n	800b9be <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b9b2:	683a      	ldr	r2, [r7, #0]
 800b9b4:	4907      	ldr	r1, [pc, #28]	; (800b9d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b9b6:	4808      	ldr	r0, [pc, #32]	; (800b9d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b9b8:	f7ff fe63 	bl	800b682 <USBD_GetString>
 800b9bc:	e004      	b.n	800b9c8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b9be:	683a      	ldr	r2, [r7, #0]
 800b9c0:	4904      	ldr	r1, [pc, #16]	; (800b9d4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b9c2:	4805      	ldr	r0, [pc, #20]	; (800b9d8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b9c4:	f7ff fe5d 	bl	800b682 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b9c8:	4b02      	ldr	r3, [pc, #8]	; (800b9d4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	3708      	adds	r7, #8
 800b9ce:	46bd      	mov	sp, r7
 800b9d0:	bd80      	pop	{r7, pc}
 800b9d2:	bf00      	nop
 800b9d4:	20001370 	.word	0x20001370
 800b9d8:	0800c0c8 	.word	0x0800c0c8

0800b9dc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9dc:	b580      	push	{r7, lr}
 800b9de:	b082      	sub	sp, #8
 800b9e0:	af00      	add	r7, sp, #0
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	6039      	str	r1, [r7, #0]
 800b9e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b9e8:	79fb      	ldrb	r3, [r7, #7]
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d105      	bne.n	800b9fa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b9ee:	683a      	ldr	r2, [r7, #0]
 800b9f0:	4907      	ldr	r1, [pc, #28]	; (800ba10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b9f2:	4808      	ldr	r0, [pc, #32]	; (800ba14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b9f4:	f7ff fe45 	bl	800b682 <USBD_GetString>
 800b9f8:	e004      	b.n	800ba04 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b9fa:	683a      	ldr	r2, [r7, #0]
 800b9fc:	4904      	ldr	r1, [pc, #16]	; (800ba10 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b9fe:	4805      	ldr	r0, [pc, #20]	; (800ba14 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba00:	f7ff fe3f 	bl	800b682 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba04:	4b02      	ldr	r3, [pc, #8]	; (800ba10 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3708      	adds	r7, #8
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
 800ba0e:	bf00      	nop
 800ba10:	20001370 	.word	0x20001370
 800ba14:	0800c0dc 	.word	0x0800c0dc

0800ba18 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b084      	sub	sp, #16
 800ba1c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ba1e:	4b0f      	ldr	r3, [pc, #60]	; (800ba5c <Get_SerialNum+0x44>)
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ba24:	4b0e      	ldr	r3, [pc, #56]	; (800ba60 <Get_SerialNum+0x48>)
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ba2a:	4b0e      	ldr	r3, [pc, #56]	; (800ba64 <Get_SerialNum+0x4c>)
 800ba2c:	681b      	ldr	r3, [r3, #0]
 800ba2e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ba30:	68fa      	ldr	r2, [r7, #12]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	4413      	add	r3, r2
 800ba36:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ba38:	68fb      	ldr	r3, [r7, #12]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	d009      	beq.n	800ba52 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ba3e:	2208      	movs	r2, #8
 800ba40:	4909      	ldr	r1, [pc, #36]	; (800ba68 <Get_SerialNum+0x50>)
 800ba42:	68f8      	ldr	r0, [r7, #12]
 800ba44:	f000 f814 	bl	800ba70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ba48:	2204      	movs	r2, #4
 800ba4a:	4908      	ldr	r1, [pc, #32]	; (800ba6c <Get_SerialNum+0x54>)
 800ba4c:	68b8      	ldr	r0, [r7, #8]
 800ba4e:	f000 f80f 	bl	800ba70 <IntToUnicode>
  }
}
 800ba52:	bf00      	nop
 800ba54:	3710      	adds	r7, #16
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}
 800ba5a:	bf00      	nop
 800ba5c:	1ffff7e8 	.word	0x1ffff7e8
 800ba60:	1ffff7ec 	.word	0x1ffff7ec
 800ba64:	1ffff7f0 	.word	0x1ffff7f0
 800ba68:	2000061e 	.word	0x2000061e
 800ba6c:	2000062e 	.word	0x2000062e

0800ba70 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b087      	sub	sp, #28
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	60f8      	str	r0, [r7, #12]
 800ba78:	60b9      	str	r1, [r7, #8]
 800ba7a:	4613      	mov	r3, r2
 800ba7c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ba82:	2300      	movs	r3, #0
 800ba84:	75fb      	strb	r3, [r7, #23]
 800ba86:	e027      	b.n	800bad8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ba88:	68fb      	ldr	r3, [r7, #12]
 800ba8a:	0f1b      	lsrs	r3, r3, #28
 800ba8c:	2b09      	cmp	r3, #9
 800ba8e:	d80b      	bhi.n	800baa8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	0f1b      	lsrs	r3, r3, #28
 800ba94:	b2da      	uxtb	r2, r3
 800ba96:	7dfb      	ldrb	r3, [r7, #23]
 800ba98:	005b      	lsls	r3, r3, #1
 800ba9a:	4619      	mov	r1, r3
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	440b      	add	r3, r1
 800baa0:	3230      	adds	r2, #48	; 0x30
 800baa2:	b2d2      	uxtb	r2, r2
 800baa4:	701a      	strb	r2, [r3, #0]
 800baa6:	e00a      	b.n	800babe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	0f1b      	lsrs	r3, r3, #28
 800baac:	b2da      	uxtb	r2, r3
 800baae:	7dfb      	ldrb	r3, [r7, #23]
 800bab0:	005b      	lsls	r3, r3, #1
 800bab2:	4619      	mov	r1, r3
 800bab4:	68bb      	ldr	r3, [r7, #8]
 800bab6:	440b      	add	r3, r1
 800bab8:	3237      	adds	r2, #55	; 0x37
 800baba:	b2d2      	uxtb	r2, r2
 800babc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	011b      	lsls	r3, r3, #4
 800bac2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bac4:	7dfb      	ldrb	r3, [r7, #23]
 800bac6:	005b      	lsls	r3, r3, #1
 800bac8:	3301      	adds	r3, #1
 800baca:	68ba      	ldr	r2, [r7, #8]
 800bacc:	4413      	add	r3, r2
 800bace:	2200      	movs	r2, #0
 800bad0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bad2:	7dfb      	ldrb	r3, [r7, #23]
 800bad4:	3301      	adds	r3, #1
 800bad6:	75fb      	strb	r3, [r7, #23]
 800bad8:	7dfa      	ldrb	r2, [r7, #23]
 800bada:	79fb      	ldrb	r3, [r7, #7]
 800badc:	429a      	cmp	r2, r3
 800bade:	d3d3      	bcc.n	800ba88 <IntToUnicode+0x18>
  }
}
 800bae0:	bf00      	nop
 800bae2:	bf00      	nop
 800bae4:	371c      	adds	r7, #28
 800bae6:	46bd      	mov	sp, r7
 800bae8:	bc80      	pop	{r7}
 800baea:	4770      	bx	lr

0800baec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b084      	sub	sp, #16
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a0d      	ldr	r2, [pc, #52]	; (800bb30 <HAL_PCD_MspInit+0x44>)
 800bafa:	4293      	cmp	r3, r2
 800bafc:	d113      	bne.n	800bb26 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800bafe:	4b0d      	ldr	r3, [pc, #52]	; (800bb34 <HAL_PCD_MspInit+0x48>)
 800bb00:	69db      	ldr	r3, [r3, #28]
 800bb02:	4a0c      	ldr	r2, [pc, #48]	; (800bb34 <HAL_PCD_MspInit+0x48>)
 800bb04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800bb08:	61d3      	str	r3, [r2, #28]
 800bb0a:	4b0a      	ldr	r3, [pc, #40]	; (800bb34 <HAL_PCD_MspInit+0x48>)
 800bb0c:	69db      	ldr	r3, [r3, #28]
 800bb0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bb12:	60fb      	str	r3, [r7, #12]
 800bb14:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800bb16:	2200      	movs	r2, #0
 800bb18:	2100      	movs	r1, #0
 800bb1a:	2014      	movs	r0, #20
 800bb1c:	f7f7 febd 	bl	800389a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800bb20:	2014      	movs	r0, #20
 800bb22:	f7f7 fed6 	bl	80038d2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800bb26:	bf00      	nop
 800bb28:	3710      	adds	r7, #16
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	40005c00 	.word	0x40005c00
 800bb34:	40021000 	.word	0x40021000

0800bb38 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800bb4c:	4619      	mov	r1, r3
 800bb4e:	4610      	mov	r0, r2
 800bb50:	f7fe fe6a 	bl	800a828 <USBD_LL_SetupStage>
}
 800bb54:	bf00      	nop
 800bb56:	3708      	adds	r7, #8
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb5c:	b580      	push	{r7, lr}
 800bb5e:	b082      	sub	sp, #8
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
 800bb64:	460b      	mov	r3, r1
 800bb66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bb6e:	78fa      	ldrb	r2, [r7, #3]
 800bb70:	6879      	ldr	r1, [r7, #4]
 800bb72:	4613      	mov	r3, r2
 800bb74:	009b      	lsls	r3, r3, #2
 800bb76:	4413      	add	r3, r2
 800bb78:	00db      	lsls	r3, r3, #3
 800bb7a:	440b      	add	r3, r1
 800bb7c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800bb80:	681a      	ldr	r2, [r3, #0]
 800bb82:	78fb      	ldrb	r3, [r7, #3]
 800bb84:	4619      	mov	r1, r3
 800bb86:	f7fe fe9c 	bl	800a8c2 <USBD_LL_DataOutStage>
}
 800bb8a:	bf00      	nop
 800bb8c:	3708      	adds	r7, #8
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}

0800bb92 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb92:	b580      	push	{r7, lr}
 800bb94:	b082      	sub	sp, #8
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	6078      	str	r0, [r7, #4]
 800bb9a:	460b      	mov	r3, r1
 800bb9c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800bba4:	78fa      	ldrb	r2, [r7, #3]
 800bba6:	6879      	ldr	r1, [r7, #4]
 800bba8:	4613      	mov	r3, r2
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	4413      	add	r3, r2
 800bbae:	00db      	lsls	r3, r3, #3
 800bbb0:	440b      	add	r3, r1
 800bbb2:	333c      	adds	r3, #60	; 0x3c
 800bbb4:	681a      	ldr	r2, [r3, #0]
 800bbb6:	78fb      	ldrb	r3, [r7, #3]
 800bbb8:	4619      	mov	r1, r3
 800bbba:	f7fe fef3 	bl	800a9a4 <USBD_LL_DataInStage>
}
 800bbbe:	bf00      	nop
 800bbc0:	3708      	adds	r7, #8
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}

0800bbc6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbc6:	b580      	push	{r7, lr}
 800bbc8:	b082      	sub	sp, #8
 800bbca:	af00      	add	r7, sp, #0
 800bbcc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bbd4:	4618      	mov	r0, r3
 800bbd6:	f7ff f803 	bl	800abe0 <USBD_LL_SOF>
}
 800bbda:	bf00      	nop
 800bbdc:	3708      	adds	r7, #8
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	bd80      	pop	{r7, pc}

0800bbe2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbe2:	b580      	push	{r7, lr}
 800bbe4:	b084      	sub	sp, #16
 800bbe6:	af00      	add	r7, sp, #0
 800bbe8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bbea:	2301      	movs	r3, #1
 800bbec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	689b      	ldr	r3, [r3, #8]
 800bbf2:	2b02      	cmp	r3, #2
 800bbf4:	d001      	beq.n	800bbfa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bbf6:	f7f6 fccf 	bl	8002598 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bc00:	7bfa      	ldrb	r2, [r7, #15]
 800bc02:	4611      	mov	r1, r2
 800bc04:	4618      	mov	r0, r3
 800bc06:	f7fe ffb3 	bl	800ab70 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bc10:	4618      	mov	r0, r3
 800bc12:	f7fe ff6c 	bl	800aaee <USBD_LL_Reset>
}
 800bc16:	bf00      	nop
 800bc18:	3710      	adds	r7, #16
 800bc1a:	46bd      	mov	sp, r7
 800bc1c:	bd80      	pop	{r7, pc}
	...

0800bc20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b082      	sub	sp, #8
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7fe ffad 	bl	800ab8e <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	699b      	ldr	r3, [r3, #24]
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d005      	beq.n	800bc48 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc3c:	4b04      	ldr	r3, [pc, #16]	; (800bc50 <HAL_PCD_SuspendCallback+0x30>)
 800bc3e:	691b      	ldr	r3, [r3, #16]
 800bc40:	4a03      	ldr	r2, [pc, #12]	; (800bc50 <HAL_PCD_SuspendCallback+0x30>)
 800bc42:	f043 0306 	orr.w	r3, r3, #6
 800bc46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bc48:	bf00      	nop
 800bc4a:	3708      	adds	r7, #8
 800bc4c:	46bd      	mov	sp, r7
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	e000ed00 	.word	0xe000ed00

0800bc54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fe ffa7 	bl	800abb6 <USBD_LL_Resume>
}
 800bc68:	bf00      	nop
 800bc6a:	3708      	adds	r7, #8
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	bd80      	pop	{r7, pc}

0800bc70 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800bc78:	4a23      	ldr	r2, [pc, #140]	; (800bd08 <USBD_LL_Init+0x98>)
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	4a21      	ldr	r2, [pc, #132]	; (800bd08 <USBD_LL_Init+0x98>)
 800bc84:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800bc88:	4b1f      	ldr	r3, [pc, #124]	; (800bd08 <USBD_LL_Init+0x98>)
 800bc8a:	4a20      	ldr	r2, [pc, #128]	; (800bd0c <USBD_LL_Init+0x9c>)
 800bc8c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800bc8e:	4b1e      	ldr	r3, [pc, #120]	; (800bd08 <USBD_LL_Init+0x98>)
 800bc90:	2208      	movs	r2, #8
 800bc92:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800bc94:	4b1c      	ldr	r3, [pc, #112]	; (800bd08 <USBD_LL_Init+0x98>)
 800bc96:	2202      	movs	r2, #2
 800bc98:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800bc9a:	4b1b      	ldr	r3, [pc, #108]	; (800bd08 <USBD_LL_Init+0x98>)
 800bc9c:	2200      	movs	r2, #0
 800bc9e:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800bca0:	4b19      	ldr	r3, [pc, #100]	; (800bd08 <USBD_LL_Init+0x98>)
 800bca2:	2200      	movs	r2, #0
 800bca4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800bca6:	4b18      	ldr	r3, [pc, #96]	; (800bd08 <USBD_LL_Init+0x98>)
 800bca8:	2200      	movs	r2, #0
 800bcaa:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800bcac:	4816      	ldr	r0, [pc, #88]	; (800bd08 <USBD_LL_Init+0x98>)
 800bcae:	f7f8 ffad 	bl	8004c0c <HAL_PCD_Init>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d001      	beq.n	800bcbc <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800bcb8:	f7f6 fc6e 	bl	8002598 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bcc2:	2318      	movs	r3, #24
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	2100      	movs	r1, #0
 800bcc8:	f7fa fad5 	bl	8006276 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bcd2:	2358      	movs	r3, #88	; 0x58
 800bcd4:	2200      	movs	r2, #0
 800bcd6:	2180      	movs	r1, #128	; 0x80
 800bcd8:	f7fa facd 	bl	8006276 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bce2:	2398      	movs	r3, #152	; 0x98
 800bce4:	2200      	movs	r2, #0
 800bce6:	2181      	movs	r1, #129	; 0x81
 800bce8:	f7fa fac5 	bl	8006276 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bcf2:	23d8      	movs	r3, #216	; 0xd8
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	2101      	movs	r1, #1
 800bcf8:	f7fa fabd 	bl	8006276 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 800bcfc:	2300      	movs	r3, #0
}
 800bcfe:	4618      	mov	r0, r3
 800bd00:	3708      	adds	r7, #8
 800bd02:	46bd      	mov	sp, r7
 800bd04:	bd80      	pop	{r7, pc}
 800bd06:	bf00      	nop
 800bd08:	20001570 	.word	0x20001570
 800bd0c:	40005c00 	.word	0x40005c00

0800bd10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b084      	sub	sp, #16
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd18:	2300      	movs	r3, #0
 800bd1a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd1c:	2300      	movs	r3, #0
 800bd1e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bd26:	4618      	mov	r0, r3
 800bd28:	f7f9 f87b 	bl	8004e22 <HAL_PCD_Start>
 800bd2c:	4603      	mov	r3, r0
 800bd2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd30:	7bfb      	ldrb	r3, [r7, #15]
 800bd32:	4618      	mov	r0, r3
 800bd34:	f000 f93c 	bl	800bfb0 <USBD_Get_USB_Status>
 800bd38:	4603      	mov	r3, r0
 800bd3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd3c:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3710      	adds	r7, #16
 800bd42:	46bd      	mov	sp, r7
 800bd44:	bd80      	pop	{r7, pc}

0800bd46 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bd46:	b580      	push	{r7, lr}
 800bd48:	b084      	sub	sp, #16
 800bd4a:	af00      	add	r7, sp, #0
 800bd4c:	6078      	str	r0, [r7, #4]
 800bd4e:	4608      	mov	r0, r1
 800bd50:	4611      	mov	r1, r2
 800bd52:	461a      	mov	r2, r3
 800bd54:	4603      	mov	r3, r0
 800bd56:	70fb      	strb	r3, [r7, #3]
 800bd58:	460b      	mov	r3, r1
 800bd5a:	70bb      	strb	r3, [r7, #2]
 800bd5c:	4613      	mov	r3, r2
 800bd5e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd60:	2300      	movs	r3, #0
 800bd62:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd64:	2300      	movs	r3, #0
 800bd66:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bd6e:	78bb      	ldrb	r3, [r7, #2]
 800bd70:	883a      	ldrh	r2, [r7, #0]
 800bd72:	78f9      	ldrb	r1, [r7, #3]
 800bd74:	f7f9 f9f3 	bl	800515e <HAL_PCD_EP_Open>
 800bd78:	4603      	mov	r3, r0
 800bd7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd7c:	7bfb      	ldrb	r3, [r7, #15]
 800bd7e:	4618      	mov	r0, r3
 800bd80:	f000 f916 	bl	800bfb0 <USBD_Get_USB_Status>
 800bd84:	4603      	mov	r3, r0
 800bd86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bd88:	7bbb      	ldrb	r3, [r7, #14]
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3710      	adds	r7, #16
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bd92:	b580      	push	{r7, lr}
 800bd94:	b084      	sub	sp, #16
 800bd96:	af00      	add	r7, sp, #0
 800bd98:	6078      	str	r0, [r7, #4]
 800bd9a:	460b      	mov	r3, r1
 800bd9c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd9e:	2300      	movs	r3, #0
 800bda0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bda2:	2300      	movs	r3, #0
 800bda4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bdac:	78fa      	ldrb	r2, [r7, #3]
 800bdae:	4611      	mov	r1, r2
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7f9 fa3a 	bl	800522a <HAL_PCD_EP_Close>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdba:	7bfb      	ldrb	r3, [r7, #15]
 800bdbc:	4618      	mov	r0, r3
 800bdbe:	f000 f8f7 	bl	800bfb0 <USBD_Get_USB_Status>
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdc8:	4618      	mov	r0, r3
 800bdca:	3710      	adds	r7, #16
 800bdcc:	46bd      	mov	sp, r7
 800bdce:	bd80      	pop	{r7, pc}

0800bdd0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b084      	sub	sp, #16
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	460b      	mov	r3, r1
 800bdda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bddc:	2300      	movs	r3, #0
 800bdde:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bde0:	2300      	movs	r3, #0
 800bde2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bdea:	78fa      	ldrb	r2, [r7, #3]
 800bdec:	4611      	mov	r1, r2
 800bdee:	4618      	mov	r0, r3
 800bdf0:	f7f9 fae3 	bl	80053ba <HAL_PCD_EP_SetStall>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bdf8:	7bfb      	ldrb	r3, [r7, #15]
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f000 f8d8 	bl	800bfb0 <USBD_Get_USB_Status>
 800be00:	4603      	mov	r3, r0
 800be02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be04:	7bbb      	ldrb	r3, [r7, #14]
}
 800be06:	4618      	mov	r0, r3
 800be08:	3710      	adds	r7, #16
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b084      	sub	sp, #16
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
 800be16:	460b      	mov	r3, r1
 800be18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be1a:	2300      	movs	r3, #0
 800be1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be1e:	2300      	movs	r3, #0
 800be20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be28:	78fa      	ldrb	r2, [r7, #3]
 800be2a:	4611      	mov	r1, r2
 800be2c:	4618      	mov	r0, r3
 800be2e:	f7f9 fb24 	bl	800547a <HAL_PCD_EP_ClrStall>
 800be32:	4603      	mov	r3, r0
 800be34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be36:	7bfb      	ldrb	r3, [r7, #15]
 800be38:	4618      	mov	r0, r3
 800be3a:	f000 f8b9 	bl	800bfb0 <USBD_Get_USB_Status>
 800be3e:	4603      	mov	r3, r0
 800be40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be42:	7bbb      	ldrb	r3, [r7, #14]
}
 800be44:	4618      	mov	r0, r3
 800be46:	3710      	adds	r7, #16
 800be48:	46bd      	mov	sp, r7
 800be4a:	bd80      	pop	{r7, pc}

0800be4c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be4c:	b480      	push	{r7}
 800be4e:	b085      	sub	sp, #20
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
 800be54:	460b      	mov	r3, r1
 800be56:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800be5e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800be60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800be64:	2b00      	cmp	r3, #0
 800be66:	da0c      	bge.n	800be82 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800be68:	78fb      	ldrb	r3, [r7, #3]
 800be6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be6e:	68f9      	ldr	r1, [r7, #12]
 800be70:	1c5a      	adds	r2, r3, #1
 800be72:	4613      	mov	r3, r2
 800be74:	009b      	lsls	r3, r3, #2
 800be76:	4413      	add	r3, r2
 800be78:	00db      	lsls	r3, r3, #3
 800be7a:	440b      	add	r3, r1
 800be7c:	3302      	adds	r3, #2
 800be7e:	781b      	ldrb	r3, [r3, #0]
 800be80:	e00b      	b.n	800be9a <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800be82:	78fb      	ldrb	r3, [r7, #3]
 800be84:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800be88:	68f9      	ldr	r1, [r7, #12]
 800be8a:	4613      	mov	r3, r2
 800be8c:	009b      	lsls	r3, r3, #2
 800be8e:	4413      	add	r3, r2
 800be90:	00db      	lsls	r3, r3, #3
 800be92:	440b      	add	r3, r1
 800be94:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800be98:	781b      	ldrb	r3, [r3, #0]
  }
}
 800be9a:	4618      	mov	r0, r3
 800be9c:	3714      	adds	r7, #20
 800be9e:	46bd      	mov	sp, r7
 800bea0:	bc80      	pop	{r7}
 800bea2:	4770      	bx	lr

0800bea4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b084      	sub	sp, #16
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	460b      	mov	r3, r1
 800beae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800beb0:	2300      	movs	r3, #0
 800beb2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800beb4:	2300      	movs	r3, #0
 800beb6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800bebe:	78fa      	ldrb	r2, [r7, #3]
 800bec0:	4611      	mov	r1, r2
 800bec2:	4618      	mov	r0, r3
 800bec4:	f7f9 f926 	bl	8005114 <HAL_PCD_SetAddress>
 800bec8:	4603      	mov	r3, r0
 800beca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800becc:	7bfb      	ldrb	r3, [r7, #15]
 800bece:	4618      	mov	r0, r3
 800bed0:	f000 f86e 	bl	800bfb0 <USBD_Get_USB_Status>
 800bed4:	4603      	mov	r3, r0
 800bed6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bed8:	7bbb      	ldrb	r3, [r7, #14]
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3710      	adds	r7, #16
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}

0800bee2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bee2:	b580      	push	{r7, lr}
 800bee4:	b086      	sub	sp, #24
 800bee6:	af00      	add	r7, sp, #0
 800bee8:	60f8      	str	r0, [r7, #12]
 800beea:	607a      	str	r2, [r7, #4]
 800beec:	461a      	mov	r2, r3
 800beee:	460b      	mov	r3, r1
 800bef0:	72fb      	strb	r3, [r7, #11]
 800bef2:	4613      	mov	r3, r2
 800bef4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bef6:	2300      	movs	r3, #0
 800bef8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800befa:	2300      	movs	r3, #0
 800befc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bf04:	893b      	ldrh	r3, [r7, #8]
 800bf06:	7af9      	ldrb	r1, [r7, #11]
 800bf08:	687a      	ldr	r2, [r7, #4]
 800bf0a:	f7f9 fa13 	bl	8005334 <HAL_PCD_EP_Transmit>
 800bf0e:	4603      	mov	r3, r0
 800bf10:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf12:	7dfb      	ldrb	r3, [r7, #23]
 800bf14:	4618      	mov	r0, r3
 800bf16:	f000 f84b 	bl	800bfb0 <USBD_Get_USB_Status>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf1e:	7dbb      	ldrb	r3, [r7, #22]
}
 800bf20:	4618      	mov	r0, r3
 800bf22:	3718      	adds	r7, #24
 800bf24:	46bd      	mov	sp, r7
 800bf26:	bd80      	pop	{r7, pc}

0800bf28 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b086      	sub	sp, #24
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	60f8      	str	r0, [r7, #12]
 800bf30:	607a      	str	r2, [r7, #4]
 800bf32:	461a      	mov	r2, r3
 800bf34:	460b      	mov	r3, r1
 800bf36:	72fb      	strb	r3, [r7, #11]
 800bf38:	4613      	mov	r3, r2
 800bf3a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf40:	2300      	movs	r3, #0
 800bf42:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800bf4a:	893b      	ldrh	r3, [r7, #8]
 800bf4c:	7af9      	ldrb	r1, [r7, #11]
 800bf4e:	687a      	ldr	r2, [r7, #4]
 800bf50:	f7f9 f9b3 	bl	80052ba <HAL_PCD_EP_Receive>
 800bf54:	4603      	mov	r3, r0
 800bf56:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf58:	7dfb      	ldrb	r3, [r7, #23]
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f000 f828 	bl	800bfb0 <USBD_Get_USB_Status>
 800bf60:	4603      	mov	r3, r0
 800bf62:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf64:	7dbb      	ldrb	r3, [r7, #22]
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3718      	adds	r7, #24
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	bd80      	pop	{r7, pc}
	...

0800bf70 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bf70:	b480      	push	{r7}
 800bf72:	b083      	sub	sp, #12
 800bf74:	af00      	add	r7, sp, #0
 800bf76:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 800bf78:	4b02      	ldr	r3, [pc, #8]	; (800bf84 <USBD_static_malloc+0x14>)
}
 800bf7a:	4618      	mov	r0, r3
 800bf7c:	370c      	adds	r7, #12
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bc80      	pop	{r7}
 800bf82:	4770      	bx	lr
 800bf84:	2000185c 	.word	0x2000185c

0800bf88 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bf88:	b480      	push	{r7}
 800bf8a:	b083      	sub	sp, #12
 800bf8c:	af00      	add	r7, sp, #0
 800bf8e:	6078      	str	r0, [r7, #4]

}
 800bf90:	bf00      	nop
 800bf92:	370c      	adds	r7, #12
 800bf94:	46bd      	mov	sp, r7
 800bf96:	bc80      	pop	{r7}
 800bf98:	4770      	bx	lr

0800bf9a <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf9a:	b480      	push	{r7}
 800bf9c:	b083      	sub	sp, #12
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
 800bfa2:	460b      	mov	r3, r1
 800bfa4:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800bfa6:	bf00      	nop
 800bfa8:	370c      	adds	r7, #12
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bc80      	pop	{r7}
 800bfae:	4770      	bx	lr

0800bfb0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b085      	sub	sp, #20
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfba:	2300      	movs	r3, #0
 800bfbc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bfbe:	79fb      	ldrb	r3, [r7, #7]
 800bfc0:	2b03      	cmp	r3, #3
 800bfc2:	d817      	bhi.n	800bff4 <USBD_Get_USB_Status+0x44>
 800bfc4:	a201      	add	r2, pc, #4	; (adr r2, 800bfcc <USBD_Get_USB_Status+0x1c>)
 800bfc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfca:	bf00      	nop
 800bfcc:	0800bfdd 	.word	0x0800bfdd
 800bfd0:	0800bfe3 	.word	0x0800bfe3
 800bfd4:	0800bfe9 	.word	0x0800bfe9
 800bfd8:	0800bfef 	.word	0x0800bfef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	73fb      	strb	r3, [r7, #15]
    break;
 800bfe0:	e00b      	b.n	800bffa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bfe2:	2302      	movs	r3, #2
 800bfe4:	73fb      	strb	r3, [r7, #15]
    break;
 800bfe6:	e008      	b.n	800bffa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	73fb      	strb	r3, [r7, #15]
    break;
 800bfec:	e005      	b.n	800bffa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bfee:	2302      	movs	r3, #2
 800bff0:	73fb      	strb	r3, [r7, #15]
    break;
 800bff2:	e002      	b.n	800bffa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bff4:	2302      	movs	r3, #2
 800bff6:	73fb      	strb	r3, [r7, #15]
    break;
 800bff8:	bf00      	nop
  }
  return usb_status;
 800bffa:	7bfb      	ldrb	r3, [r7, #15]
}
 800bffc:	4618      	mov	r0, r3
 800bffe:	3714      	adds	r7, #20
 800c000:	46bd      	mov	sp, r7
 800c002:	bc80      	pop	{r7}
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop

0800c008 <__libc_init_array>:
 800c008:	b570      	push	{r4, r5, r6, lr}
 800c00a:	2600      	movs	r6, #0
 800c00c:	4d0c      	ldr	r5, [pc, #48]	; (800c040 <__libc_init_array+0x38>)
 800c00e:	4c0d      	ldr	r4, [pc, #52]	; (800c044 <__libc_init_array+0x3c>)
 800c010:	1b64      	subs	r4, r4, r5
 800c012:	10a4      	asrs	r4, r4, #2
 800c014:	42a6      	cmp	r6, r4
 800c016:	d109      	bne.n	800c02c <__libc_init_array+0x24>
 800c018:	f000 f822 	bl	800c060 <_init>
 800c01c:	2600      	movs	r6, #0
 800c01e:	4d0a      	ldr	r5, [pc, #40]	; (800c048 <__libc_init_array+0x40>)
 800c020:	4c0a      	ldr	r4, [pc, #40]	; (800c04c <__libc_init_array+0x44>)
 800c022:	1b64      	subs	r4, r4, r5
 800c024:	10a4      	asrs	r4, r4, #2
 800c026:	42a6      	cmp	r6, r4
 800c028:	d105      	bne.n	800c036 <__libc_init_array+0x2e>
 800c02a:	bd70      	pop	{r4, r5, r6, pc}
 800c02c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c030:	4798      	blx	r3
 800c032:	3601      	adds	r6, #1
 800c034:	e7ee      	b.n	800c014 <__libc_init_array+0xc>
 800c036:	f855 3b04 	ldr.w	r3, [r5], #4
 800c03a:	4798      	blx	r3
 800c03c:	3601      	adds	r6, #1
 800c03e:	e7f2      	b.n	800c026 <__libc_init_array+0x1e>
 800c040:	0800c10c 	.word	0x0800c10c
 800c044:	0800c10c 	.word	0x0800c10c
 800c048:	0800c10c 	.word	0x0800c10c
 800c04c:	0800c110 	.word	0x0800c110

0800c050 <memset>:
 800c050:	4603      	mov	r3, r0
 800c052:	4402      	add	r2, r0
 800c054:	4293      	cmp	r3, r2
 800c056:	d100      	bne.n	800c05a <memset+0xa>
 800c058:	4770      	bx	lr
 800c05a:	f803 1b01 	strb.w	r1, [r3], #1
 800c05e:	e7f9      	b.n	800c054 <memset+0x4>

0800c060 <_init>:
 800c060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c062:	bf00      	nop
 800c064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c066:	bc08      	pop	{r3}
 800c068:	469e      	mov	lr, r3
 800c06a:	4770      	bx	lr

0800c06c <_fini>:
 800c06c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c06e:	bf00      	nop
 800c070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c072:	bc08      	pop	{r3}
 800c074:	469e      	mov	lr, r3
 800c076:	4770      	bx	lr
