

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Fri Oct 30 16:49:36 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+----------+
    |   Latency  |  Interval  | Pipeline |
    | min |  max | min |  max |   Type   |
    +-----+------+-----+------+----------+
    |  347|  2320|  146|  1975| dataflow |
    +-----+------+-----+------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: Xbuff [1/1] 2.71ns
codeRepl:4  %Xbuff = alloca [66 x float], align 16

ST_1: Xmat [1/1] 2.71ns
codeRepl:5  %Xmat = alloca [64 x float], align 4

ST_1: Ymat [1/1] 2.71ns
codeRepl:6  %Ymat = alloca [64 x float], align 4

ST_1: call_ret [2/2] 0.00ns
codeRepl:10  %call_ret = call fastcc { i32, i32 } @DCT_Loop_1_proc(i32* %X, [66 x float]* %Xbuff) nounwind


 <State 2>: 0.00ns
ST_2: call_ret [1/2] 0.00ns
codeRepl:10  %call_ret = call fastcc { i32, i32 } @DCT_Loop_1_proc(i32* %X, [66 x float]* %Xbuff) nounwind

ST_2: opt_type_02_loc_loc_loc_channe [1/1] 0.00ns
codeRepl:11  %opt_type_02_loc_loc_loc_channe = extractvalue { i32, i32 } %call_ret, 0

ST_2: opt_type_02_loc_loc_loc_channe_1 [1/1] 0.00ns
codeRepl:12  %opt_type_02_loc_loc_loc_channe_1 = extractvalue { i32, i32 } %call_ret, 1


 <State 3>: 0.00ns
ST_3: stg_16 [2/2] 0.00ns
codeRepl:13  call fastcc void @DCT_Loop_2_proc([66 x float]* nocapture %Xbuff, [64 x float]* nocapture %Xmat) nounwind


 <State 4>: 0.00ns
ST_4: stg_17 [1/2] 0.00ns
codeRepl:13  call fastcc void @DCT_Loop_2_proc([66 x float]* nocapture %Xbuff, [64 x float]* nocapture %Xmat) nounwind


 <State 5>: 1.88ns
ST_5: stg_18 [2/2] 1.88ns
codeRepl:14  call fastcc void @DCT_Block__proc1(i32 %opt_type_02_loc_loc_loc_channe, [64 x float]* nocapture %Xmat, [64 x float]* nocapture %Ymat) nounwind


 <State 6>: 0.00ns
ST_6: stg_19 [1/2] 0.00ns
codeRepl:14  call fastcc void @DCT_Block__proc1(i32 %opt_type_02_loc_loc_loc_channe, [64 x float]* nocapture %Xmat, [64 x float]* nocapture %Ymat) nounwind


 <State 7>: 0.00ns
ST_7: stg_20 [2/2] 0.00ns
codeRepl:15  call fastcc void @DCT_Loop_3_proc1(i32* %Y, i32 %opt_type_02_loc_loc_loc_channe_1, [64 x float]* nocapture %Ymat) nounwind


 <State 8>: 0.00ns
ST_8: stg_21 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str10) nounwind

ST_8: stg_22 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %X) nounwind, !map !0

ST_8: stg_23 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %Y) nounwind, !map !6

ST_8: stg_24 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_8: stg_25 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

ST_8: stg_26 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i32* %Y, [8 x i8]* @p_str111, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

ST_8: stg_27 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str212, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind

ST_8: stg_28 [1/2] 0.00ns
codeRepl:15  call fastcc void @DCT_Loop_3_proc1(i32* %Y, i32 %opt_type_02_loc_loc_loc_channe_1, [64 x float]* nocapture %Ymat) nounwind

ST_8: stg_29 [1/1] 0.00ns
codeRepl:16  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x39d2630; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x9301f60; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ T_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9301e40; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9303670; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9301c00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9303700; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x93033a0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9310a20; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339850; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ T_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x93398e0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339970; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339a00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339a90; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339b20; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339bb0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339c40; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339cd0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Tinv_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339d60; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ QMatrix]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; mode=0x9339df0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Xbuff                            (alloca              ) [ 001110000]
Xmat                             (alloca              ) [ 001111100]
Ymat                             (alloca              ) [ 001111111]
call_ret                         (call                ) [ 000000000]
opt_type_02_loc_loc_loc_channe   (extractvalue        ) [ 000111100]
opt_type_02_loc_loc_loc_channe_1 (extractvalue        ) [ 000111111]
stg_17                           (call                ) [ 000000000]
stg_19                           (call                ) [ 000000000]
stg_21                           (specdataflowpipeline) [ 000000000]
stg_22                           (specbitsmap         ) [ 000000000]
stg_23                           (specbitsmap         ) [ 000000000]
stg_24                           (spectopmodule       ) [ 000000000]
stg_25                           (specinterface       ) [ 000000000]
stg_26                           (specinterface       ) [ 000000000]
stg_27                           (specinterface       ) [ 000000000]
stg_28                           (call                ) [ 000000000]
stg_29                           (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="T_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="T_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="T_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="T_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="T_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="T_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="T_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="T_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Tinv_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Tinv_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Tinv_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Tinv_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Tinv_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_4"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Tinv_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_5"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="Tinv_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_6"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Tinv_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Tinv_7"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="QMatrix">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QMatrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Block__proc1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DCT_Loop_3_proc1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str212"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="Xbuff_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xbuff/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Xmat_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Xmat/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="Ymat_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ymat/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_DCT_Block_proc1_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="3"/>
<pin id="84" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="4" bw="32" slack="0"/>
<pin id="87" dir="0" index="5" bw="32" slack="0"/>
<pin id="88" dir="0" index="6" bw="32" slack="0"/>
<pin id="89" dir="0" index="7" bw="32" slack="0"/>
<pin id="90" dir="0" index="8" bw="32" slack="0"/>
<pin id="91" dir="0" index="9" bw="32" slack="0"/>
<pin id="92" dir="0" index="10" bw="32" slack="0"/>
<pin id="93" dir="0" index="11" bw="32" slack="0"/>
<pin id="94" dir="0" index="12" bw="32" slack="0"/>
<pin id="95" dir="0" index="13" bw="32" slack="0"/>
<pin id="96" dir="0" index="14" bw="32" slack="0"/>
<pin id="97" dir="0" index="15" bw="32" slack="0"/>
<pin id="98" dir="0" index="16" bw="32" slack="0"/>
<pin id="99" dir="0" index="17" bw="32" slack="0"/>
<pin id="100" dir="0" index="18" bw="32" slack="0"/>
<pin id="101" dir="0" index="19" bw="32" slack="0"/>
<pin id="102" dir="0" index="20" bw="32" slack="0"/>
<pin id="103" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_DCT_Loop_3_proc1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="5"/>
<pin id="126" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/7 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_DCT_Loop_1_proc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_DCT_Loop_2_proc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_16/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="opt_type_02_loc_loc_loc_channe_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="opt_type_02_loc_loc_loc_channe/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="opt_type_02_loc_loc_loc_channe_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="opt_type_02_loc_loc_loc_channe_1/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="opt_type_02_loc_loc_loc_channe_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="3"/>
<pin id="154" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="opt_type_02_loc_loc_loc_channe "/>
</bind>
</comp>

<comp id="157" class="1005" name="opt_type_02_loc_loc_loc_channe_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="5"/>
<pin id="159" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="opt_type_02_loc_loc_loc_channe_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="104"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="81" pin=4"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="81" pin=5"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="81" pin=6"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="81" pin=7"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="81" pin=8"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="81" pin=9"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="81" pin=10"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="81" pin=11"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="81" pin=12"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="81" pin=13"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="81" pin=14"/></net>

<net id="116"><net_src comp="26" pin="0"/><net_sink comp="81" pin=15"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="81" pin=16"/></net>

<net id="118"><net_src comp="30" pin="0"/><net_sink comp="81" pin=17"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="81" pin=18"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="81" pin=19"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="81" pin=20"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="68" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="130" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="130" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="144" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="160"><net_src comp="148" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Y | {7 8 }
  - Chain level:
	State 1
		call_ret : 1
	State 2
		opt_type_02_loc_loc_loc_channe : 1
		opt_type_02_loc_loc_loc_channe_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|          |        grp_DCT_Block_proc1_fu_81        |    1    |    23   | 545.038 |  22809  |  15375  |
|   call   |       grp_DCT_Loop_3_proc1_fu_122       |    0    |    0    |  1.571  |    53   |    48   |
|          |        grp_DCT_Loop_1_proc_fu_130       |    0    |    0    |    0    |    46   |    45   |
|          |        grp_DCT_Loop_2_proc_fu_138       |    0    |    0    |  1.571  |    46   |    32   |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|extractvalue|  opt_type_02_loc_loc_loc_channe_fu_144  |    0    |    0    |    0    |    0    |    0    |
|          | opt_type_02_loc_loc_loc_channe_1_fu_148 |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                         |    1    |    23   |  548.18 |  22954  |  15500  |
|----------|-----------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|QMatrix|    1   |    0   |    0   |
|  T_0  |    0   |   64   |    4   |
|  T_1  |    0   |   64   |    4   |
|  T_2  |    0   |   64   |    4   |
|  T_3  |    0   |   64   |    4   |
|  T_4  |    0   |   64   |    4   |
|  T_5  |    0   |   64   |    4   |
|  T_6  |    0   |   64   |    4   |
|  T_7  |    0   |   64   |    4   |
| Tinv_0|    0   |   64   |    4   |
| Tinv_1|    0   |   64   |    4   |
| Tinv_2|    0   |   64   |    4   |
| Tinv_3|    0   |   64   |    4   |
| Tinv_4|    0   |   64   |    4   |
| Tinv_5|    0   |   64   |    4   |
| Tinv_6|    0   |   64   |    4   |
| Tinv_7|    0   |   64   |    4   |
| Xbuff |    2   |    0   |    0   |
|  Xmat |    2   |    0   |    0   |
|  Ymat |    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    7   |  1024  |   64   |
+-------+--------+--------+--------+

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|opt_type_02_loc_loc_loc_channe_1_reg_157|   32   |
| opt_type_02_loc_loc_loc_channe_reg_152 |   32   |
+----------------------------------------+--------+
|                  Total                 |   64   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   23   |   548  |  22954 |  15500 |
|   Memory  |    7   |    -   |    -   |  1024  |   64   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   23   |   548  |  24042 |  15564 |
+-----------+--------+--------+--------+--------+--------+
