Analysis & Synthesis report for top_de1
Fri Jan 14 16:17:25 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_de1|module_test:inst|stable_map:stable_map_com|state
 11. State Machine - |top_de1|module_test:inst|spi_v3:spi_com|state
 12. State Machine - |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state
 13. State Machine - |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state
 14. State Machine - |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state
 15. State Machine - |top_de1|module_test:inst|player_fsm:fsm_com|state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Parameter Settings for Inferred Entity Instance: module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1
 22. Parameter Settings for Inferred Entity Instance: module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult0
 23. lpm_mult Parameter Settings by Entity Instance
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 14 16:17:25 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; top_de1                                          ;
; Top-level Entity Name              ; top_de1                                          ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 2,826                                            ;
;     Total combinational functions  ; 2,526                                            ;
;     Dedicated logic registers      ; 952                                              ;
; Total registers                    ; 952                                              ;
; Total pins                         ; 45                                               ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,432                                            ;
; Embedded Multiplier 9-bit elements ; 2                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; top_de1            ; top_de1            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+--------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                             ; Library ;
+--------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; ../VHDL/spi_v3-behaviour.vhd                     ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd                                                           ;         ;
; ../VHDL/spi_v3.vhd                               ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/spi_v3.vhd                                                                     ;         ;
; ../VHDL/stable_map.vhd                           ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/stable_map.vhd                                                                 ;         ;
; ../VHDL/stable_map-behaviour.vhd                 ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/stable_map-behaviour.vhd                                                       ;         ;
; ../VHDL/module_test-behaviour.vhd                ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/module_test-behaviour.vhd                                                      ;         ;
; ../VHDL/module_test.vhd                          ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/module_test.vhd                                                                ;         ;
; ../VHDL/player_fsm.vhd                           ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/player_fsm.vhd                                                                 ;         ;
; ../VHDL/player_fsm-behaviour.vhd                 ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd                                                       ;         ;
; ../VHDL/vga.vhd                                  ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/vga.vhd                                                                        ;         ;
; ../VHDL/vga-behaviour.vhd                        ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/vga-behaviour.vhd                                                              ;         ;
; ../VHDL/tile_ctrl.vhd                            ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/tile_ctrl.vhd                                                                  ;         ;
; ../VHDL/tile_ctrl-behaviour.vhd                  ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd                                                        ;         ;
; ../VHDL/texture_ctrl.vhd                         ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/texture_ctrl.vhd                                                               ;         ;
; ../VHDL/texture_ctrl-behaviour.vhd               ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd                                                     ;         ;
; ../VHDL/display_ctrl.vhd                         ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/display_ctrl.vhd                                                               ;         ;
; ../VHDL/display_ctrl-behaviour.vhd               ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd                                                     ;         ;
; ../VHDL/color_ctrl.vhd                           ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/color_ctrl.vhd                                                                 ;         ;
; ../VHDL/color_ctrl-behaviour.vhd                 ; yes             ; User VHDL File                     ; /home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd                                                       ;         ;
; top_de1.bdf                                      ; yes             ; User Block Diagram/Schematic File  ; /home/trjschram/epo3/quartus_DE1/top_de1.bdf                                                             ;         ;
; gen25mhz.vhd                                     ; yes             ; User VHDL File                     ; /home/trjschram/epo3/quartus_DE1/gen25mhz.vhd                                                            ;         ;
; sld_signaltap.vhd                                ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                           ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                              ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                                 ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                                 ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                       ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                                   ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                                    ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd                     ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                           ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                                   ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                      ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                   ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                       ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                       ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_3q14.tdf                           ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/altsyncram_3q14.tdf                                                  ;         ;
; altdpram.tdf                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                      ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                              ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                                   ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                      ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                       ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                                   ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/mux_aoc.tdf                                                          ;         ;
; lpm_decode.tdf                                   ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                       ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                                  ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                                ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/decode_rqf.tdf                                                       ;         ;
; lpm_counter.tdf                                  ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                                  ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                                  ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc                          ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_1ci.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cntr_1ci.tdf                                                         ;         ;
; db/cmpr_9cc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cmpr_9cc.tdf                                                         ;         ;
; db/cntr_02j.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cntr_02j.tdf                                                         ;         ;
; db/cntr_sbi.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cntr_sbi.tdf                                                         ;         ;
; db/cmpr_8cc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cmpr_8cc.tdf                                                         ;         ;
; db/cntr_gui.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cntr_gui.tdf                                                         ;         ;
; db/cmpr_5cc.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/cmpr_5cc.tdf                                                         ;         ;
; sld_rom_sr.vhd                                   ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                      ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                                 ; yes             ; Encrypted Megafunction             ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; lpm_mult.tdf                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                                     ; yes             ; Megafunction                       ; /data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_k5t.tdf                                  ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/mult_k5t.tdf                                                         ;         ;
; /home/trjschram/epo3/quartus_DE1/db/mult_71t.tdf ; yes             ; Auto-Generated Megafunction        ; /home/trjschram/epo3/quartus_DE1/db/mult_71t.tdf                                                         ;         ;
+--------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 2,826                   ;
;                                             ;                         ;
; Total combinational functions               ; 2526                    ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 1705                    ;
;     -- 3 input functions                    ; 429                     ;
;     -- <=2 input functions                  ; 392                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 2369                    ;
;     -- arithmetic mode                      ; 157                     ;
;                                             ;                         ;
; Total registers                             ; 952                     ;
;     -- Dedicated logic registers            ; 952                     ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 45                      ;
; Total memory bits                           ; 2432                    ;
; Embedded Multiplier 9-bit elements          ; 2                       ;
; Maximum fan-out node                        ; gen25mhz:inst1|count[0] ;
; Maximum fan-out                             ; 417                     ;
; Total fan-out                               ; 12184                   ;
; Average fan-out                             ; 3.43                    ;
+---------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_de1                                                                                                ; 2526 (2)          ; 952 (0)      ; 2432        ; 2            ; 2       ; 0         ; 45   ; 0            ; |top_de1                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |gen25mhz:inst1|                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|gen25mhz:inst1                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |module_test:inst|                                                                                   ; 2144 (1)          ; 426 (0)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |player_fsm:fsm_com|                                                                              ; 352 (352)         ; 91 (91)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|player_fsm:fsm_com                                                                                                                                                                                                                                                                                                  ; work         ;
;       |spi_v3:spi_com|                                                                                  ; 227 (227)         ; 186 (186)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|spi_v3:spi_com                                                                                                                                                                                                                                                                                                      ; work         ;
;       |stable_map:stable_map_com|                                                                       ; 77 (77)           ; 74 (74)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|stable_map:stable_map_com                                                                                                                                                                                                                                                                                           ; work         ;
;       |vga:vga_com|                                                                                     ; 1487 (0)          ; 75 (0)       ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com                                                                                                                                                                                                                                                                                                         ; work         ;
;          |color_ctrl:color_driver_module|                                                               ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|color_ctrl:color_driver_module                                                                                                                                                                                                                                                                          ; work         ;
;          |display_ctrl:display_controller_module|                                                       ; 54 (54)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module                                                                                                                                                                                                                                                                  ; work         ;
;          |texture_ctrl:texture_module|                                                                  ; 509 (509)         ; 60 (60)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module                                                                                                                                                                                                                                                                             ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult0                                                                                                                                                                                                                                                              ; work         ;
;                |mult_k5t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult0|mult_k5t:auto_generated                                                                                                                                                                                                                                      ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1                                                                                                                                                                                                                                                              ; work         ;
;                |mult_k5t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1|mult_k5t:auto_generated                                                                                                                                                                                                                                      ; work         ;
;          |tile_ctrl:tile_module|                                                                        ; 890 (890)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|module_test:inst|vga:vga_com|tile_ctrl:tile_module                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 262 (1)           ; 439 (38)     ; 2432        ; 0            ; 0       ; 0         ; 1    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 261 (0)           ; 401 (0)      ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 261 (20)          ; 401 (102)    ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_3q14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 2432        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3q14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 46 (1)            ; 111 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 38 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 38 (0)            ; 38 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 7 (7)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 83 (11)           ; 66 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_de1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_3q14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 19           ; 128          ; 19           ; 2432 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de1|module_test:inst|stable_map:stable_map_com|state                                                                                                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+-------------------+
; Name                ; state.break_d_state ; state.break_u_state ; state.break_r_state ; state.break_l_state ; state.central_state ; state.update_state ; state.reset_state ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+-------------------+
; state.reset_state   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ;
; state.update_state  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 1                 ;
; state.central_state ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 1                 ;
; state.break_l_state ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 1                 ;
; state.break_r_state ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 1                 ;
; state.break_u_state ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                 ;
; state.break_d_state ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de1|module_test:inst|spi_v3:spi_com|state                                                                                                                  ;
+---------------------+-------------------+---------------+---------------+---------------------+-------------------+--------------------+--------------------+-------------------+
; Name                ; state.start_pause ; state.start_1 ; state.start_0 ; state.SS_high_state ; state.pause_state ; state.sclk_1_state ; state.sclk_0_state ; state.reset_state ;
+---------------------+-------------------+---------------+---------------+---------------------+-------------------+--------------------+--------------------+-------------------+
; state.reset_state   ; 0                 ; 0             ; 0             ; 0                   ; 0                 ; 0                  ; 0                  ; 0                 ;
; state.sclk_0_state  ; 0                 ; 0             ; 0             ; 0                   ; 0                 ; 0                  ; 1                  ; 1                 ;
; state.sclk_1_state  ; 0                 ; 0             ; 0             ; 0                   ; 0                 ; 1                  ; 0                  ; 1                 ;
; state.pause_state   ; 0                 ; 0             ; 0             ; 0                   ; 1                 ; 0                  ; 0                  ; 1                 ;
; state.SS_high_state ; 0                 ; 0             ; 0             ; 1                   ; 0                 ; 0                  ; 0                  ; 1                 ;
; state.start_0       ; 0                 ; 0             ; 1             ; 0                   ; 0                 ; 0                  ; 0                  ; 1                 ;
; state.start_1       ; 0                 ; 1             ; 0             ; 0                   ; 0                 ; 0                  ; 0                  ; 1                 ;
; state.start_pause   ; 1                 ; 0             ; 0             ; 0                   ; 0                 ; 0                  ; 0                  ; 1                 ;
+---------------------+-------------------+---------------+---------------+---------------------+-------------------+--------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state                                                                             ;
+---------------------------+---------------------------+------------------------+-------------------------+------------------------+-------------------------+--------------------------+
; Name                      ; display_state.display_off ; display_state.hsync_on ; display_state.vsync_off ; display_state.vsync_on ; display_state.hsync_off ; display_state.display_on ;
+---------------------------+---------------------------+------------------------+-------------------------+------------------------+-------------------------+--------------------------+
; display_state.display_on  ; 0                         ; 0                      ; 0                       ; 0                      ; 0                       ; 0                        ;
; display_state.hsync_off   ; 0                         ; 0                      ; 0                       ; 0                      ; 1                       ; 1                        ;
; display_state.vsync_on    ; 0                         ; 0                      ; 0                       ; 1                      ; 0                       ; 1                        ;
; display_state.vsync_off   ; 0                         ; 0                      ; 1                       ; 0                      ; 0                       ; 1                        ;
; display_state.hsync_on    ; 0                         ; 1                      ; 0                       ; 0                      ; 0                       ; 1                        ;
; display_state.display_off ; 1                         ; 0                      ; 0                       ; 0                      ; 0                       ; 1                        ;
+---------------------------+---------------------------+------------------------+-------------------------+------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state                                                                 ;
+-------------------------+-------------------------+------------------------+-----------------------+----------------------+-----------------------+----------------------+
; Name                    ; hsync_state.display_off ; hsync_state.display_on ; hsync_state.vsync_off ; hsync_state.vsync_on ; hsync_state.hsync_off ; hsync_state.hsync_on ;
+-------------------------+-------------------------+------------------------+-----------------------+----------------------+-----------------------+----------------------+
; hsync_state.hsync_on    ; 0                       ; 0                      ; 0                     ; 0                    ; 0                     ; 0                    ;
; hsync_state.hsync_off   ; 0                       ; 0                      ; 0                     ; 0                    ; 1                     ; 1                    ;
; hsync_state.vsync_on    ; 0                       ; 0                      ; 0                     ; 1                    ; 0                     ; 1                    ;
; hsync_state.vsync_off   ; 0                       ; 0                      ; 1                     ; 0                    ; 0                     ; 1                    ;
; hsync_state.display_on  ; 0                       ; 1                      ; 0                     ; 0                    ; 0                     ; 1                    ;
; hsync_state.display_off ; 1                       ; 0                      ; 0                     ; 0                    ; 0                     ; 1                    ;
+-------------------------+-------------------------+------------------------+-----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state                                                                 ;
+-------------------------+-------------------------+------------------------+-----------------------+----------------------+-----------------------+----------------------+
; Name                    ; vsync_state.display_off ; vsync_state.display_on ; vsync_state.vsync_off ; vsync_state.hsync_on ; vsync_state.hsync_off ; vsync_state.vsync_on ;
+-------------------------+-------------------------+------------------------+-----------------------+----------------------+-----------------------+----------------------+
; vsync_state.vsync_on    ; 0                       ; 0                      ; 0                     ; 0                    ; 0                     ; 0                    ;
; vsync_state.hsync_off   ; 0                       ; 0                      ; 0                     ; 0                    ; 1                     ; 1                    ;
; vsync_state.hsync_on    ; 0                       ; 0                      ; 0                     ; 1                    ; 0                     ; 1                    ;
; vsync_state.vsync_off   ; 0                       ; 0                      ; 1                     ; 0                    ; 0                     ; 1                    ;
; vsync_state.display_on  ; 0                       ; 1                      ; 0                     ; 0                    ; 0                     ; 1                    ;
; vsync_state.display_off ; 1                       ; 0                      ; 0                     ; 0                    ; 0                     ; 1                    ;
+-------------------------+-------------------------+------------------------+-----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_de1|module_test:inst|player_fsm:fsm_com|state                                                                                                                                                                                                                                                                                   ;
+------------------------+---------------------+-------------------+-----------------------+--------------------+-----------------------+------------------------+-----------------------+---------------------+---------------------+------------------+----------------+------------------+------------------+-------------------+-------------------+
; Name                   ; state.animate_state ; state.start_state ; state.game_over_state ; state.lvl_up_state ; state.mine_left_state ; state.mine_right_state ; state.mine_down_state ; state.mine_up_state ; state.central_state ; state.mine_state ; state.up_state ; state.down_state ; state.left_state ; state.right_state ; state.reset_state ;
+------------------------+---------------------+-------------------+-----------------------+--------------------+-----------------------+------------------------+-----------------------+---------------------+---------------------+------------------+----------------+------------------+------------------+-------------------+-------------------+
; state.reset_state      ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 0                 ;
; state.right_state      ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 1                 ; 1                 ;
; state.left_state       ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 1                ; 0                 ; 1                 ;
; state.down_state       ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 1                ; 0                ; 0                 ; 1                 ;
; state.up_state         ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 1              ; 0                ; 0                ; 0                 ; 1                 ;
; state.mine_state       ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 1                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.central_state    ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 1                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.mine_up_state    ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 1                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.mine_down_state  ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 1                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.mine_right_state ; 0                   ; 0                 ; 0                     ; 0                  ; 0                     ; 1                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.mine_left_state  ; 0                   ; 0                 ; 0                     ; 0                  ; 1                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.lvl_up_state     ; 0                   ; 0                 ; 0                     ; 1                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.game_over_state  ; 0                   ; 0                 ; 1                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.start_state      ; 0                   ; 1                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
; state.animate_state    ; 1                   ; 0                 ; 0                     ; 0                  ; 0                     ; 0                      ; 0                     ; 0                   ; 0                   ; 0                ; 0              ; 0                ; 0                ; 0                 ; 1                 ;
+------------------------+---------------------+-------------------+-----------------------+--------------------+-----------------------+------------------------+-----------------------+---------------------+---------------------+------------------+----------------+------------------+------------------+-------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal                                                ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; module_test:inst|player_fsm:fsm_com|energy_d[11]                                              ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[11]  ;
; module_test:inst|player_fsm:fsm_com|energy_d[10]                                              ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[10]  ;
; module_test:inst|player_fsm:fsm_com|energy_d[9]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[9]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[8]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[8]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[7]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[7]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[6]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[6]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[5]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[5]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[4]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[4]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[3]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[3]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[2]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[2]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[1]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[1]   ;
; module_test:inst|player_fsm:fsm_com|energy_d[0]                                               ; Merged with module_test:inst|player_fsm:fsm_com|energy_d_out[0]   ;
; module_test:inst|player_fsm:fsm_com|score_d[15]                                               ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[15]   ;
; module_test:inst|player_fsm:fsm_com|score_d[14]                                               ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[14]   ;
; module_test:inst|player_fsm:fsm_com|score_d[13]                                               ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[13]   ;
; module_test:inst|player_fsm:fsm_com|score_d[12]                                               ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[12]   ;
; module_test:inst|player_fsm:fsm_com|score_d[11]                                               ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[11]   ;
; module_test:inst|player_fsm:fsm_com|score_d[10]                                               ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[10]   ;
; module_test:inst|player_fsm:fsm_com|score_d[9]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[9]    ;
; module_test:inst|player_fsm:fsm_com|score_d[8]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[8]    ;
; module_test:inst|player_fsm:fsm_com|score_d[7]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[7]    ;
; module_test:inst|player_fsm:fsm_com|score_d[6]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[6]    ;
; module_test:inst|player_fsm:fsm_com|score_d[5]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[5]    ;
; module_test:inst|player_fsm:fsm_com|score_d[4]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[4]    ;
; module_test:inst|player_fsm:fsm_com|score_d[3]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[3]    ;
; module_test:inst|player_fsm:fsm_com|score_d[2]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[2]    ;
; module_test:inst|player_fsm:fsm_com|score_d[1]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[1]    ;
; module_test:inst|player_fsm:fsm_com|score_d[0]                                                ; Merged with module_test:inst|player_fsm:fsm_com|score_d_out[0]    ;
; module_test:inst|player_fsm:fsm_com|level_d[7]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[7]    ;
; module_test:inst|player_fsm:fsm_com|level_d[6]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[6]    ;
; module_test:inst|player_fsm:fsm_com|level_d[5]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[5]    ;
; module_test:inst|player_fsm:fsm_com|level_d[4]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[4]    ;
; module_test:inst|player_fsm:fsm_com|level_d[3]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[3]    ;
; module_test:inst|player_fsm:fsm_com|level_d[2]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[2]    ;
; module_test:inst|player_fsm:fsm_com|level_d[1]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[1]    ;
; module_test:inst|player_fsm:fsm_com|level_d[0]                                                ; Merged with module_test:inst|player_fsm:fsm_com|level_d_out[0]    ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state.hsync_off   ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state.vsync_on    ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state.vsync_off   ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state.hsync_on    ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|display_state.display_off ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.hsync_off     ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.vsync_on      ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.vsync_off     ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.display_on    ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.display_off   ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.hsync_off     ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.hsync_on      ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.vsync_off     ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.display_on    ; Lost fanout                                                       ;
; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.display_off   ; Lost fanout                                                       ;
; module_test:inst|stable_map:stable_map_com|state.break_l_state                                ; Lost fanout                                                       ;
; module_test:inst|stable_map:stable_map_com|state.break_r_state                                ; Lost fanout                                                       ;
; module_test:inst|stable_map:stable_map_com|state.break_u_state                                ; Lost fanout                                                       ;
; module_test:inst|stable_map:stable_map_com|state.break_d_state                                ; Lost fanout                                                       ;
; module_test:inst|stable_map:stable_map_com|state.central_state                                ; Lost fanout                                                       ;
; module_test:inst|spi_v3:spi_com|state.reset_state                                             ; Merged with module_test:inst|player_fsm:fsm_com|state.reset_state ;
; Total Number of Removed Registers = 57                                                        ;                                                                   ;
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 952   ;
; Number of registers using Synchronous Clear  ; 179   ;
; Number of registers using Synchronous Load   ; 59    ;
; Number of registers using Asynchronous Clear ; 218   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 527   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 12                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|hcount[5]                                    ;
; 4:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |top_de1|module_test:inst|spi_v3:spi_com|map_data_internal[38]                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[2]                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[1]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[0]                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|xposition[3]                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|yposition[0]                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|vcount[6]                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|row[0]                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|frame_count[3]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|column[0]                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|hvis[3]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|hvis[6]                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|level_d_out[2]                                                    ;
; 5:1                ; 72 bits   ; 216 LEs       ; 72 LEs               ; 144 LEs                ; Yes        ; |top_de1|module_test:inst|spi_v3:spi_com|MISO_shift[71]                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|energy_d_out[3]                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|score_d_out[3]                                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|vvis[2]                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|vvis[6]                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|level_d_out[4]                                                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|x_pos[3]                                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|y_pos[2]                                                          ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top_de1|module_test:inst|spi_v3:spi_com|MOSI_shift[6]                                                         ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_de1|module_test:inst|spi_v3:spi_com|pause_count[1]                                                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top_de1|module_test:inst|spi_v3:spi_com|bit_count[3]                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|energy_d_out[5]                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|score_d_out[6]                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|energy_d_out[10]                                                  ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|score_d_out[10]                                                   ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |top_de1|module_test:inst|stable_map:stable_map_com|map_internal[53]                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_de1|module_test:inst|stable_map:stable_map_com|map_internal[19]                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_de1|module_test:inst|stable_map:stable_map_com|map_internal[35]                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top_de1|module_test:inst|stable_map:stable_map_com|map_internal[38]                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top_de1|module_test:inst|spi_v3:spi_com|byte_count[3]                                                         ;
; 10:1               ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|score_d_out[13]                                                   ;
; 21:1               ; 4 bits    ; 56 LEs        ; 12 LEs               ; 44 LEs                 ; Yes        ; |top_de1|module_test:inst|player_fsm:fsm_com|energy[7]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de1|module_test:inst|player_fsm:fsm_com|energy_next                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; No         ; |top_de1|module_test:inst|stable_map:stable_map_com|state                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de1|module_test:inst|player_fsm:fsm_com|energy_next                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_de1|module_test:inst|player_fsm:fsm_com|reached_high_next                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_de1|module_test:inst|player_fsm:fsm_com|Selector31                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |top_de1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 19                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 19                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 5970                                                                           ; Untyped        ;
; sld_node_crc_loword                             ; 49626                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                           ; String         ;
; sld_inversion_mask_length                       ; 78                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; mult_k5t   ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                       ;
+------------------------------------------------+------------+------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                             ;
; LPM_WIDTHA                                     ; 7          ; Untyped                                                    ;
; LPM_WIDTHB                                     ; 7          ; Untyped                                                    ;
; LPM_WIDTHP                                     ; 14         ; Untyped                                                    ;
; LPM_WIDTHR                                     ; 14         ; Untyped                                                    ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                                    ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                                    ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                                    ;
; LATENCY                                        ; 0          ; Untyped                                                    ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                                    ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                                    ;
; USE_EAB                                        ; OFF        ; Untyped                                                    ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                                    ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                                    ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                                    ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                        ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                                    ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                                    ;
; CBXI_PARAMETER                                 ; mult_k5t   ; Untyped                                                    ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                                    ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                                    ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                                    ;
+------------------------------------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------+
; Name                                  ; Value                                                                   ;
+---------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                       ;
; Entity Instance                       ; module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 7                                                                       ;
;     -- LPM_WIDTHB                     ; 7                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                      ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
; Entity Instance                       ; module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 7                                                                       ;
;     -- LPM_WIDTHB                     ; 7                                                                       ;
;     -- LPM_WIDTHP                     ; 14                                                                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                      ;
;     -- USE_EAB                        ; OFF                                                                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                      ;
+---------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 19                  ; 19               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:08     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                   ;
+---------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                  ; Details                                                                                                                                                        ;
+---------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SW[6]                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; SW[6]                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; SW[7]                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; SW[7]                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; SW[8]                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; SW[8]                     ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND                                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clock_50                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clock_50                                                                                           ; N/A                                                                                                                                                            ;
; clock_50                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clock_50                                                                                           ; N/A                                                                                                                                                            ;
; reset                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                                                                                              ; N/A                                                                                                                                                            ;
; reset                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset                                                                                              ; N/A                                                                                                                                                            ;
; vga_b[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[0]                        ; N/A                                                                                                                                                            ;
; vga_b[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[0]                        ; N/A                                                                                                                                                            ;
; vga_b[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[1]                        ; N/A                                                                                                                                                            ;
; vga_b[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[1]                        ; N/A                                                                                                                                                            ;
; vga_b[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[2]                        ; N/A                                                                                                                                                            ;
; vga_b[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[2]                        ; N/A                                                                                                                                                            ;
; vga_b[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[3]                        ; N/A                                                                                                                                                            ;
; vga_b[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|blue[3]                        ; N/A                                                                                                                                                            ;
; vga_g[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[0]                       ; N/A                                                                                                                                                            ;
; vga_g[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[0]                       ; N/A                                                                                                                                                            ;
; vga_g[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[1]                       ; N/A                                                                                                                                                            ;
; vga_g[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[1]                       ; N/A                                                                                                                                                            ;
; vga_g[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[2]                       ; N/A                                                                                                                                                            ;
; vga_g[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[2]                       ; N/A                                                                                                                                                            ;
; vga_g[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[3]                       ; N/A                                                                                                                                                            ;
; vga_g[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|green[3]                       ; N/A                                                                                                                                                            ;
; vga_hsync                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.hsync_on~_wirecell ; N/A                                                                                                                                                            ;
; vga_hsync                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|hsync_state.hsync_on~_wirecell ; N/A                                                                                                                                                            ;
; vga_r[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[0]                         ; N/A                                                                                                                                                            ;
; vga_r[0]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[0]                         ; N/A                                                                                                                                                            ;
; vga_r[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[1]                         ; N/A                                                                                                                                                            ;
; vga_r[1]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[1]                         ; N/A                                                                                                                                                            ;
; vga_r[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[2]                         ; N/A                                                                                                                                                            ;
; vga_r[2]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[2]                         ; N/A                                                                                                                                                            ;
; vga_r[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[3]                         ; N/A                                                                                                                                                            ;
; vga_r[3]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|red[3]                         ; N/A                                                                                                                                                            ;
; vga_vsync                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.vsync_on~_wirecell ; N/A                                                                                                                                                            ;
; vga_vsync                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; module_test:inst|vga:vga_com|display_ctrl:display_controller_module|vsync_state.vsync_on~_wirecell ; N/A                                                                                                                                                            ;
; auto_stp_external_clock_0 ; dynamic pin   ; connected ; Top            ; post-synthesis    ; auto_stp_external_clock_0                                                                          ; N/A                                                                                                                                                            ;
+---------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Fri Jan 14 16:17:04 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd
    Info (12022): Found design unit 1: spi_v3-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/spi_v3.vhd
    Info (12023): Found entity 1: spi_v3
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/stable_map.vhd
    Info (12023): Found entity 1: stable_map
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/stable_map-behaviour.vhd
    Info (12022): Found design unit 1: stable_map-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/not_arduino.vhd
    Info (12023): Found entity 1: not_arduino
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/not_arduino-behaviour.vhd
    Info (12022): Found design unit 1: not_arduino-behaviour
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/module_test-behaviour.vhd
    Info (12022): Found design unit 1: module_test-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/module_test.vhd
    Info (12023): Found entity 1: module_test
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/player_fsm.vhd
    Info (12023): Found entity 1: player_fsm
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd
    Info (12022): Found design unit 1: player_fsm-behaviour
Warning (12019): Can't analyze file -- file ../VHDL/vga_test.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/vga.vhd
    Info (12023): Found entity 1: vga
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/vga-behaviour.vhd
    Info (12022): Found design unit 1: VGA-behaviour
Warning (12019): Can't analyze file -- file ../VHDL/vga_test-behaviour.vhd is missing
Warning (12019): Can't analyze file -- file ../VHDL/vga_tb.vhd is missing
Warning (12019): Can't analyze file -- file ../VHDL/vga_tb-behaviour.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/tile_ctrl.vhd
    Info (12023): Found entity 1: tile_ctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/tile_ctrl-behaviour.vhd
    Info (12022): Found design unit 1: tile_ctrl-behavioural
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/texture_ctrl.vhd
    Info (12023): Found entity 1: texture_ctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd
    Info (12022): Found design unit 1: texture_ctrl-behaviour
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/display_ctrl.vhd
    Info (12023): Found entity 1: display_ctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/display_ctrl-behaviour.vhd
    Info (12022): Found design unit 1: display_ctrl-behavioural
Info (12021): Found 1 design units, including 1 entities, in source file /home/trjschram/epo3/VHDL/color_ctrl.vhd
    Info (12023): Found entity 1: color_ctrl
Info (12021): Found 1 design units, including 0 entities, in source file /home/trjschram/epo3/VHDL/color_ctrl-behaviour.vhd
    Info (12022): Found design unit 1: color_ctrl-behavioural
Info (12021): Found 1 design units, including 1 entities, in source file top_de1.bdf
    Info (12023): Found entity 1: top_de1
Info (12021): Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd
    Info (12022): Found design unit 1: pre_vga_dac_4-signal_flow
    Info (12023): Found entity 1: pre_vga_dac_4
Info (12021): Found 2 design units, including 1 entities, in source file gen25mhz.vhd
    Info (12022): Found design unit 1: gen25mhz-behaviour
    Info (12023): Found entity 1: gen25mhz
Info (12127): Elaborating entity "top_de1" for the top level hierarchy
Warning (275089): Not all bits in bus "LEDR[9..0]" are used
Warning (275080): Converted elements in bus name "LEDR" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LEDR[9]" to "LEDR9"
    Warning (275081): Converted element name(s) from "LEDR[5]" to "LEDR5"
    Warning (275081): Converted element name(s) from "LEDR[4]" to "LEDR4"
    Warning (275081): Converted element name(s) from "LEDR[3..0]" to "LEDR3..0"
Info (12128): Elaborating entity "module_test" for hierarchy "module_test:inst"
Warning (10541): VHDL Signal Declaration warning at module_test-behaviour.vhd(118): used implicit default value for signal "map_updated" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "player_fsm" for hierarchy "module_test:inst|player_fsm:fsm_com"
Info (12128): Elaborating entity "vga" for hierarchy "module_test:inst|vga:vga_com"
Info (12128): Elaborating entity "texture_ctrl" for hierarchy "module_test:inst|vga:vga_com|texture_ctrl:texture_module"
Info (12128): Elaborating entity "tile_ctrl" for hierarchy "module_test:inst|vga:vga_com|tile_ctrl:tile_module"
Info (12128): Elaborating entity "color_ctrl" for hierarchy "module_test:inst|vga:vga_com|color_ctrl:color_driver_module"
Info (12128): Elaborating entity "display_ctrl" for hierarchy "module_test:inst|vga:vga_com|display_ctrl:display_controller_module"
Info (12128): Elaborating entity "spi_v3" for hierarchy "module_test:inst|spi_v3:spi_com"
Info (12128): Elaborating entity "stable_map" for hierarchy "module_test:inst|stable_map:stable_map_com"
Info (12128): Elaborating entity "gen25mhz" for hierarchy "gen25mhz:inst1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3q14.tdf
    Info (12023): Found entity 1: altsyncram_3q14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "module_test:inst|vga:vga_com|texture_ctrl:texture_module|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "module_test:inst|vga:vga_com|texture_ctrl:texture_module|Mult0"
Info (12130): Elaborated megafunction instantiation "module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "module_test:inst|vga:vga_com|texture_ctrl:texture_module|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k5t.tdf
    Info (12023): Found entity 1: mult_k5t
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 33 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 6 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2910 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 2839 logic cells
    Info (21064): Implemented 19 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 716 megabytes
    Info: Processing ended: Fri Jan 14 16:17:25 2022
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:14


