# RAPIDS Component Coverage Report

**Generated:** 2026-01-17 05:55:27
**Tests Analyzed:** 121

## Executive Summary

| Metric | Coverage | Target | Status |
|--------|----------|--------|--------|
| **Line Coverage** | 38.0% (843/2185) | 80% | FAIL |

## Per-Test Coverage

| Test Name | Line |
|-----------|------|
| test_alloc_ctrl_beats_basic_alloc_drain_d0128_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_basic_alloc_drain_d0256_aw04_ar04 | 100.0% |
| test_alloc_ctrl_beats_basic_alloc_drain_d0512_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_empty_detection_d0128_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_empty_detection_d0256_aw04_ar04 | 100.0% |
| test_alloc_ctrl_beats_empty_detection_d0512_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_full_detection_d0128_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_full_detection_d0256_aw04_ar04 | 100.0% |
| test_alloc_ctrl_beats_full_detection_d0512_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_stress_rapid_operations_d0128_aw01_ar0 | 100.0% |
| test_alloc_ctrl_beats_stress_rapid_operations_d0256_aw04_ar0 | 100.0% |
| test_alloc_ctrl_beats_stress_rapid_operations_d0512_aw01_ar0 | 100.0% |
| test_alloc_ctrl_beats_variable_size_alloc_d0128_aw01_ar01 | 100.0% |
| test_alloc_ctrl_beats_variable_size_alloc_d0256_aw04_ar04 | 100.0% |
| test_alloc_ctrl_beats_variable_size_alloc_d0512_aw01_ar01 | 100.0% |
| test_descriptor_engine_beats_address_range_validation_cid00_ | 22.4% |
| test_descriptor_engine_beats_address_range_validation_cid00_ | 22.4% |
| test_descriptor_engine_beats_address_range_validation_cid00_ | 22.4% |
| test_descriptor_engine_beats_basic_descriptor_flow_cid00_nc0 | 22.4% |
| test_descriptor_engine_beats_basic_descriptor_flow_cid00_nc1 | 22.4% |
| test_descriptor_engine_beats_basic_descriptor_flow_cid00_nc3 | 22.4% |
| test_descriptor_engine_beats_channel_reset_cid00_nc08_iw08 | 20.1% |
| test_descriptor_engine_beats_channel_reset_cid00_nc16_iw08 | 20.1% |
| test_descriptor_engine_beats_channel_reset_cid00_nc32_iw08 | 20.1% |
| test_descriptor_engine_beats_descriptor_chaining_cid00_nc08_ | 22.4% |
| test_descriptor_engine_beats_descriptor_chaining_cid00_nc16_ | 22.4% |
| test_descriptor_engine_beats_descriptor_chaining_cid00_nc32_ | 22.4% |
| test_descriptor_engine_beats_invalid_descriptor_cid00_nc08_i | 22.4% |
| test_descriptor_engine_beats_invalid_descriptor_cid00_nc16_i | 22.4% |
| test_descriptor_engine_beats_invalid_descriptor_cid00_nc32_i | 22.4% |
| test_descriptor_engine_beats_long_chain_cid00_nc08_iw08 | 22.4% |
| test_descriptor_engine_beats_long_chain_cid00_nc16_iw08 | 22.4% |
| test_descriptor_engine_beats_long_chain_cid00_nc32_iw08 | 22.4% |
| test_descriptor_engine_beats_monitor_bus_events_cid00_nc08_i | 22.4% |
| test_descriptor_engine_beats_monitor_bus_events_cid00_nc16_i | 22.4% |
| test_descriptor_engine_beats_monitor_bus_events_cid00_nc32_i | 22.4% |
| test_descriptor_engine_beats_rapid_descriptors_cid00_nc08_iw | 22.4% |
| test_descriptor_engine_beats_rapid_descriptors_cid00_nc16_iw | 22.4% |
| test_descriptor_engine_beats_rapid_descriptors_cid00_nc32_iw | 22.4% |
| test_drain_ctrl_beats_basic_write_drain_d0128_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_basic_write_drain_d0256_aw04_ar04 | 100.0% |
| test_drain_ctrl_beats_basic_write_drain_d0512_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_empty_detection_d0128_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_empty_detection_d0256_aw04_ar04 | 100.0% |
| test_drain_ctrl_beats_empty_detection_d0512_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_full_detection_d0128_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_full_detection_d0256_aw04_ar04 | 100.0% |
| test_drain_ctrl_beats_full_detection_d0512_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_stress_rapid_operations_d0128_aw01_ar0 | 100.0% |
| test_drain_ctrl_beats_stress_rapid_operations_d0256_aw04_ar0 | 100.0% |
| test_drain_ctrl_beats_stress_rapid_operations_d0512_aw01_ar0 | 100.0% |
| test_drain_ctrl_beats_variable_size_drain_d0128_aw01_ar01 | 100.0% |
| test_drain_ctrl_beats_variable_size_drain_d0256_aw04_ar04 | 100.0% |
| test_drain_ctrl_beats_variable_size_drain_d0512_aw01_ar01 | 100.0% |
| test_latency_bridge_backpressure_dw0256 | 100.0% |
| test_latency_bridge_backpressure_dw0512 | 100.0% |
| test_latency_bridge_occupancy_dw0256 | 100.0% |
| test_latency_bridge_occupancy_dw0512 | 100.0% |
| test_latency_bridge_streaming_dw0256 | 100.0% |
| test_latency_bridge_streaming_dw0512 | 100.0% |
| test_scheduler_beats_back_to_back_descriptors_cid00_nc08_dw0 | 15.8% |
| test_scheduler_beats_basic_descriptor_flow_cid00_nc08_dw0512 | 15.8% |
| test_scheduler_beats_channel_reset_cid00_nc08_dw0512 | 15.8% |
| test_scheduler_beats_concurrent_transfer_cid00_nc08_dw0512 | 15.8% |
| test_scheduler_beats_descriptor_chaining_cid00_nc08_dw0512 | 16.4% |
| test_scheduler_beats_descriptor_error_injection_cid00_nc08_d | 11.0% |
| test_scheduler_beats_fsm_state_transitions_cid00_nc08_dw0512 | 15.8% |
| test_scheduler_beats_irq_generation_cid00_nc08_dw0512 | 15.8% |
| test_scheduler_beats_read_engine_error_cid00_nc08_dw0512 | 16.4% |
| test_scheduler_beats_varying_transfer_sizes_cid00_nc08_dw051 | 15.8% |
| test_scheduler_beats_write_engine_error_cid00_nc08_dw0512 | 16.4% |
| test_scheduler_group_array_beats_all_channels_sequential_nc0 | 58.2% |
| test_scheduler_group_array_beats_all_channels_sequential_nc0 | 58.2% |
| test_scheduler_group_array_beats_axi_arbitration_nc08_aw64_d | 55.6% |
| test_scheduler_group_array_beats_axi_arbitration_nc08_aw64_d | 55.6% |
| test_scheduler_group_array_beats_monbus_aggregation_nc08_aw6 | 50.4% |
| test_scheduler_group_array_beats_monbus_aggregation_nc08_aw6 | 50.4% |
| test_scheduler_group_array_beats_multi_channel_concurrent_nc | 50.4% |
| test_scheduler_group_array_beats_multi_channel_concurrent_nc | 50.4% |
| test_scheduler_group_array_beats_single_channel_nc08_aw64_dw | 44.3% |
| test_scheduler_group_array_beats_single_channel_nc08_aw64_dw | 44.3% |
| test_scheduler_group_array_beats_stress_nc08_aw64_dw256_id08 | 55.6% |
| test_scheduler_group_array_beats_stress_nc08_aw64_dw512_id08 | 55.6% |
| test_scheduler_group_beats_basic_descriptor_flow_ch00_aw64_d | 39.1% |
| test_scheduler_group_beats_basic_descriptor_flow_ch00_aw64_d | 39.1% |
| test_scheduler_group_beats_basic_descriptor_flow_ch03_aw64_d | 39.1% |
| test_scheduler_group_beats_config_interface_ch00_aw64_dw256_ | 28.2% |
| test_scheduler_group_beats_config_interface_ch00_aw64_dw512_ | 28.2% |
| test_scheduler_group_beats_config_interface_ch03_aw64_dw512_ | 28.2% |
| test_scheduler_group_beats_idle_state_ch00_aw64_dw256_id08 | 28.2% |
| test_scheduler_group_beats_idle_state_ch00_aw64_dw512_id08 | 28.2% |
| test_scheduler_group_beats_idle_state_ch03_aw64_dw512_id08 | 28.2% |
| test_scheduler_group_beats_monbus_events_ch00_aw64_dw256_id0 | 30.7% |
| test_scheduler_group_beats_monbus_events_ch00_aw64_dw512_id0 | 30.7% |
| test_scheduler_group_beats_monbus_events_ch03_aw64_dw512_id0 | 30.7% |
| test_scheduler_timeout_simple | 15.1% |
| test_snk_data_path_axis_test_beats_axis_reception_nc08_aw64_ | 62.4% |
| test_snk_data_path_axis_test_beats_basic_descriptor_flow_nc0 | 56.3% |
| test_snk_data_path_axis_test_beats_basic_descriptor_flow_nc0 | 56.3% |
| test_snk_data_path_axis_test_beats_basic_descriptor_flow_nc0 | 56.3% |
| test_snk_data_path_axis_test_beats_multi_channel_operation_n | 50.5% |
| test_snk_data_path_axis_test_beats_multi_channel_operation_n | 50.5% |
| test_snk_data_path_axis_test_beats_multi_channel_operation_n | 50.5% |
| test_snk_sram_controller_beats_basic_fill_drain_nc04_dw512_s | 100.0% |
| test_snk_sram_controller_beats_basic_fill_drain_nc08_dw256_s | 100.0% |
| test_snk_sram_controller_beats_basic_fill_drain_nc08_dw512_s | 100.0% |
| test_snk_sram_controller_beats_multi_channel_nc04_dw512_sd02 | 100.0% |
| test_snk_sram_controller_beats_multi_channel_nc08_dw256_sd05 | 100.0% |
| test_snk_sram_controller_beats_multi_channel_nc08_dw512_sd05 | 100.0% |
| test_snk_sram_controller_beats_space_tracking_nc04_dw512_sd0 | 100.0% |
| test_snk_sram_controller_beats_space_tracking_nc08_dw256_sd0 | 100.0% |
| test_snk_sram_controller_beats_space_tracking_nc08_dw512_sd0 | 100.0% |
| test_src_sram_controller_beats_basic_fill_drain_nc04_dw512_s | 100.0% |
| test_src_sram_controller_beats_basic_fill_drain_nc08_dw256_s | 100.0% |
| test_src_sram_controller_beats_basic_fill_drain_nc08_dw512_s | 100.0% |
| test_src_sram_controller_beats_multi_channel_nc04_dw512_sd02 | 100.0% |
| test_src_sram_controller_beats_multi_channel_nc08_dw256_sd05 | 100.0% |
| test_src_sram_controller_beats_multi_channel_nc08_dw512_sd05 | 100.0% |
| test_src_sram_controller_beats_space_tracking_nc04_dw512_sd0 | 100.0% |
| test_src_sram_controller_beats_space_tracking_nc08_dw256_sd0 | 100.0% |
| test_src_sram_controller_beats_space_tracking_nc08_dw512_sd0 | 100.0% |

---

## Recommendations

- **Increase Line Coverage**: Add tests for untested code paths

---
*Report generated by RTLDesignSherpa coverage infrastructure*
*Component: rapids*