{
    "1073881088": {
        "name": "ADC_ISR",
        "address": 1073881088,
        "size": 32,
        "access": "",
        "desc": "ADC interrupt and status register ",
        "fields": [
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready\nThis bit is set by hardware after the ADC has been enabled (bit ADEN=1) and when the ADC reaches a state where it is ready to accept conversion requests.\nIt is cleared by software writing 1 to it."
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag\nThis bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase."
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion flag\nThis bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence flag\nThis bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it."
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC overrun\nThis bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it."
            },
            {
                "name": "JEOC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Injected channel end of conversion flag\nThis bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register"
            },
            {
                "name": "JEOS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Injected channel end of sequence flag\nThis bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it."
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software. writing 1 to it."
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it."
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it."
            },
            {
                "name": "JQOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected context queue overflow\nThis bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to  for more information."
            },
            {
                "name": "LDORDY",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ADC LDO output voltage ready bit\nThis bit is set and cleared by hardware. It indicates that the ADC internal LDO output is ready and that the ADC can be enabled or calibrated.\nNote: Refer to  for the availability of the LDO regulator."
            }
        ]
    },
    "1073881092": {
        "name": "ADC_IER",
        "address": 1073881092,
        "size": 32,
        "access": "",
        "desc": "ADC interrupt enable register ",
        "fields": [
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready interrupt enable\nThis bit is set and cleared by software to enable/disable the ADC Ready interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag interrupt enable for regular conversions\nThis bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of regular conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of a regular conversion interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence of conversions interrupt enable\nThis bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable\nThis bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "JEOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of injected conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of an injected conversion interrupt.\nNote: The software is allowed to write this bit only when JADSTART is cleared to 0 (no injected conversion is ongoing)."
            },
            {
                "name": "JEOSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of injected sequence of conversions interrupt enable\nThis bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "JQOVFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected context queue overflow interrupt enable\nThis bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing)."
            }
        ]
    },
    "1073881096": {
        "name": "ADC_CR",
        "address": 1073881096,
        "size": 32,
        "access": "",
        "desc": "ADC control register ",
        "fields": [
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC enable control\nThis bit is set by software to enable the ADC. The ADC will be effectively ready to operate once the flag ADRDY has been set.\nIt is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.\nNote: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC disable command\nThis bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).\nIt is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).\nNote: The software is allowed to set ADDIS only when ADEN=1 and both ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC start of regular conversion\nThis bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN, a conversion will start immediately (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nin single conversion mode (CONT=0, DISCEN=0) when software trigger is selected (EXTEN=0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag.\nIn discontinuous conversion mode (CONT=0, DISCEN=1), when the software trigger is selected (EXTEN=0x0): at the end of conversion (EOC) flag.\nin all other cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware.\nNote: The software is allowed to set ADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC)\nIn auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)"
            },
            {
                "name": "JADSTART",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ADC start of injected conversion\nThis bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN, a conversion will start immediately (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nin single conversion mode when software trigger is selected (JEXTSEL=0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag.\nin all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware.\nNote: The software is allowed to set JADSTART only when ADEN=1 and ADDIS=0 (ADC is enabled and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO=1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC stop of regular conversion command\nThis bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command).\nIt is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command).\nNote: The software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP).\nIn dual ADC regular simultaneous mode and interleaved mode, the bit ADSTP of the master ADC must be used to stop regular conversions. The other ADSTP bit is inactive."
            },
            {
                "name": "JADSTP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC stop of injected conversion command\nThis bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command).\nIt is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command).\nNote: The software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO=1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)"
            },
            {
                "name": "BOOST",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Boost mode control\nThis bitfield is set and cleared by software to enable/disable the Boost mode.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nWhen dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the BOOST bitfield of the slave ADC is no more writable and its content must be equal to the master ADC BOOST bitfield."
            },
            {
                "name": "ADCALLIN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Linearity calibration\nThis bit is set and cleared by software to enable the Linearity calibration.\nNote: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            },
            {
                "name": "LINCALRDYW1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Linearity calibration ready Word 1\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[29:0].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW2 bits are left unchanged."
            },
            {
                "name": "LINCALRDYW2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Linearity calibration ready Word 2\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[59:30].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW3 and LINCALRDYW1 bits are left unchanged."
            },
            {
                "name": "LINCALRDYW3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Linearity calibration ready Word 3\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[89:60].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW4, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged."
            },
            {
                "name": "LINCALRDYW4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Linearity calibration ready Word 4\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] correspond linearity correction factor bits[119:90].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged."
            },
            {
                "name": "LINCALRDYW5",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Linearity calibration ready Word 5\nRefer to LINCALRDYW6 description.\nNote: ADC_CALFACT2[29:0] corresponds linearity correction factor bits[149:120].\nThe software is allowed to toggle this bit only if the LINCALRDYW6, LINCALRDYW5, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged."
            },
            {
                "name": "LINCALRDYW6",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Linearity calibration ready Word 6\nThis control / status bit allows to read/write the 6th linearity calibration factor.\nWhen the linearity calibration is complete, this bit is set. A bit clear will launch the transfer of the linearity factor 6 into the LINCALFACT[29:0] of the ADC_CALFACT2 register. The bit will be reset by hardware when the ADC_CALFACT2 register can be read (software must poll the bit until it is cleared).\nWhen the LINCALRDYW6 bit is reset, a new linearity factor 6 value can be written into the LINCALFACT[29:0] of the ADC_CALFACT2 register. A bit set will launch the linearity factor 6 update and the bit will be effectively set by hardware once the update will be done (software must poll the bit until it is set to indicate the write is effective).\nNote: ADC_CALFACT2[29:10] contains 0. ADC_CALFACT2[9:0] corresponds linearity correction factor bits[159:150].\nThe software is allowed to toggle this bit only if the LINCALRDYW5, LINCALRDYW4, LINCALRDYW3, LINCALRDYW2 and LINCALRDYW1 bits are left unchanged, see chapter  for details.\nThe software is allowed to update the linearity calibration factor by writing LINCALRDYWx only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADC voltage regulator enable\nThis bits is set by software to enable the ADC voltage regulator.\nBefore performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time.\nFor more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN).\nThe software can program this bitfield only when the ADC is disabled (ADCAL=0, JADSTART=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            },
            {
                "name": "DEEPPWD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Deep-power-down enable\nThis bit is set and cleared by software to put the ADC in deep-power-down mode.\nNote: The software is allowed to write this bit only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            },
            {
                "name": "ADCALDIF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Differential mode for calibration\nThis bit is set and cleared by software to configure the single-ended or differential inputs mode for the calibration.\nNote: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            },
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADC calibration\nThis bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for single-ended or differential inputs mode.\nIt is cleared by hardware after calibration is complete.\nNote: The software is allowed to launch a calibration by setting ADCAL only when ADEN=0.\nThe software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN=1 and ADSTART=0 and JADSTART=0 (ADC enabled and no conversion is ongoing)"
            }
        ]
    },
    "1073881100": {
        "name": "ADC_CFGR",
        "address": 1073881100,
        "size": 32,
        "access": "",
        "desc": "ADC configuration register ",
        "fields": [
            {
                "name": "DMNGT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Data Management configuration\nThis bit is set and cleared by software to select how ADC interface output data are managed.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIn dual-ADC modes, this bit is not relevant and replaced by control bit DAMDF of the ADCx_CCR register."
            },
            {
                "name": "RES",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Data resolution\nThese bits are written by software to select the resolution of the conversion.\nOthers: Reserved, must not be used.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "EXTSEL",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "External trigger selection for regular group\nThese bits select the external event used to trigger the start of conversion of a regular group:\n...\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection for regular channels\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Mode\nThis bit is set and cleared by software and configure the way data overrun is managed.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Single / continuous conversion mode for regular conversions\nThis bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared.\nNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1.\nThe software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit CONT of the slave ADC is no more writable and its content is equal to the bit CONT of the master ADC."
            },
            {
                "name": "AUTDLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Delayed conversion mode\nThis bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode..\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit AUTDLY of the slave ADC is no more writable and its content is equal to the bit AUTDLY of the master ADC."
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Discontinuous mode for regular channels\nThis bit is set and cleared by software to enable/disable Discontinuous mode for regular channels.\nNote: It is not possible to have both discontinuous mode and continuous mode enabled: it is forbidden to set both DISCEN=1 and CONT=1.\nIt is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.\nThe software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit DISCEN of the slave ADC is no more writable and its content is equal to the bit DISCEN of the master ADC."
            },
            {
                "name": "DISCNUM",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Discontinuous mode channel count\nThese bits are written by software to define the number of regular channels to be converted in discontinuous mode, after receiving an external trigger.\n...\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bits DISCNUM[2:0] of the slave ADC are no more writable and their content is equal to the bits DISCNUM[2:0] of the master ADC."
            },
            {
                "name": "JDISCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Discontinuous mode on injected channels\nThis bit is set and cleared by software to enable/disable discontinuous mode on the injected channels of a group.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).\nIt is not possible to use both auto-injected mode and discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.\nWhen dual mode is enabled (bits DAMDF of ADCx_CCR register are not equal to zero), the bit JDISCEN of the slave ADC is no more writable and its content is equal to the bit JDISCEN of the master ADC."
            },
            {
                "name": "JQM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "JSQR queue mode\nThis bit is set and cleared by software.\nIt defines how an empty Queue is managed.\nRefer to  for more information.\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JQM of the slave ADC is no more writable and its content is equal to the bit JQM of the master ADC."
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable the watchdog 1 on a single channel or on all channels\nThis bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 enable on regular channels\nThis bit is set and cleared by software\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "JAWD1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 enable on injected channels\nThis bit is set and cleared by software\nNote: The software is allowed to write this bit only when JADSTART=0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JAUTO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic injected group conversion\nThis bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing).\nWhen dual mode is enabled (DAMDF bits in ADCx_CCR register are not equal to zero), the bit JAUTO of the slave ADC is no more writable and its content is equal to the bit JAUTO of the master ADC."
            },
            {
                "name": "AWD1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Analog watchdog 1 channel selection\nThese bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.\n.....\nothers: Reserved, must not be used\nNote: The channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "JQDIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Injected Queue disable\nThese bits are set and cleared by software to disable the Injected Queue mechanism:\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no regular nor injected conversion is ongoing).\nA set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared."
            }
        ]
    },
    "1073881104": {
        "name": "ADC_CFGR2",
        "address": 1073881104,
        "size": 32,
        "access": "",
        "desc": "ADC configuration register 2 ",
        "fields": [
            {
                "name": "ROVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Regular Oversampling Enable\nThis bit is set and cleared by software to enable regular oversampling.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "JOVSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Injected Oversampling Enable\nThis bit is set and cleared by software to enable injected oversampling.\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Oversampling right shift\nThis bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result.\nOthers: Reserved, must not be used.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "TROVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Regular Oversampling\nThis bit is set and cleared by software to enable triggered oversampling\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "ROVSM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Regular Oversampling mode\nThis bit is set and cleared by software to select the regular oversampling mode.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "RSHIFT1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Right-shift data after Offset 1 correction\nThis bitfield is set and cleared by software to right-shift 1-bit data after offset1 correction. This bit can only be used for 8-bit and 16-bit data format (see (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details)."
            },
            {
                "name": "RSHIFT2",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Right-shift data after Offset 2 correction\nRefer to RSHIFT1 description"
            },
            {
                "name": "RSHIFT3",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Right-shift data after Offset 3 correction\nRefer to RSHIFT1 description"
            },
            {
                "name": "RSHIFT4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Right-shift data after Offset 4 correction\nRefer to RSHIFT1 description."
            },
            {
                "name": "OSVR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Oversampling ratio\nThis bitfield is set and cleared by software to define the oversampling ratio.\n2: 3x\n...\n1023: 1024x\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "LSHIFT",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Left shift factor\nThis bitfield is set and cleared by software to define the left shifting applied to the final result with or without oversampling.\nNote: The software is allowed to write this bit only when ADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881108": {
        "name": "ADC_SMPR1",
        "address": 1073881108,
        "size": 32,
        "access": "",
        "desc": "ADC sample time register 1 ",
        "fields": [
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 0 to 9)\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881112": {
        "name": "ADC_SMPR2",
        "address": 1073881112,
        "size": 32,
        "access": "",
        "desc": "ADC sample time register 2 ",
        "fields": [
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP18",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMP19",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection (x = 10 to 19)\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881116": {
        "name": "ADC_PCSEL",
        "address": 1073881116,
        "size": 32,
        "access": "",
        "desc": "ADC channel preselection register ",
        "fields": [
            {
                "name": "PCSEL0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "PCSEL19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": ":Channel x (VINP[i]) pre selection (x = 0 to 19)\nThese bits are written by software to pre select the input channel at IO instance to be converted.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881120": {
        "name": "ADC_LTR1",
        "address": 1073881120,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog threshold register 1 ",
        "fields": [
            {
                "name": "LTR1",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Analog watchdog 1 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881124": {
        "name": "ADC_HTR1",
        "address": 1073881124,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog threshold register 1 ",
        "fields": [
            {
                "name": "HTR1",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Analog watchdog 1 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881136": {
        "name": "ADC_SQR1",
        "address": 1073881136,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 1 ",
        "fields": [
            {
                "name": "L",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Regular channel sequence length\nThese bits are written by software to define the total number of conversions in the regular channel conversion sequence.\n...\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "1st conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 1st in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ2",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "2nd conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 2nd in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ3",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "3rd conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 3rd in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ4",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "4th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 4th in the regular conversion sequence."
            }
        ]
    },
    "1073881140": {
        "name": "ADC_SQR2",
        "address": 1073881140,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 2 ",
        "fields": [
            {
                "name": "SQ5",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "5th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 5th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ6",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "6th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 6th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ7",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "7th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 7th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ8",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "8th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 8th in the regular conversion sequence\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ9",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "9th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 9th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1073881144": {
        "name": "ADC_SQR3",
        "address": 1073881144,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 3 ",
        "fields": [
            {
                "name": "SQ10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "10th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 10th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ11",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "11th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 11th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ12",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "12th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 12th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ13",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "13th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 13th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ14",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "14th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 14th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1073881148": {
        "name": "ADC_SQR4",
        "address": 1073881148,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 4 ",
        "fields": [
            {
                "name": "SQ15",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "15th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 15th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ16",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "16th conversion in regular sequence\nThese bits are written by software with the channel number (0..19) assigned as the 16th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART=0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1073881152": {
        "name": "ADC_DR",
        "address": 1073881152,
        "size": 32,
        "access": "",
        "desc": "ADC regular Data Register ",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Regular Data converted\nThese bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in ."
            }
        ]
    },
    "1073881164": {
        "name": "ADC_JSQR",
        "address": 1073881164,
        "size": 32,
        "access": "",
        "desc": "ADC injected sequence register ",
        "fields": [
            {
                "name": "JL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Injected channel sequence length\nThese bits are written by software to define the total number of conversions in the injected channel conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing)."
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "External trigger selection for injected group\nThese bits select the external event used to trigger the start of conversion of an injected group:\n...\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing)."
            },
            {
                "name": "JEXTEN",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection for injected channels\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group.\nIf JQDIS=1 (queue disabled), Hardware trigger detection disabled (conversions can be launched by software\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing).\nIf JQM=1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Queue of context for injected conversions)"
            },
            {
                "name": "JSQ1",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "1st conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 1st in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
            },
            {
                "name": "JSQ2",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "2nd conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 2nd in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
            },
            {
                "name": "JSQ3",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "3rd conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 3rd in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
            },
            {
                "name": "JSQ4",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "4th conversion in the injected sequence\nThese bits are written by software with the channel number (0..19) assigned as the 4th in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART is cleared to 0 (no injected conversion is ongoing) unless the context queue is enabled (JQDIS=0 in ADC_CFGR register)."
            }
        ]
    },
    "1073881184": {
        "name": "ADC_OFR1",
        "address": 1073881184,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 1 offset register",
        "fields": [
            {
                "name": "OFFSET1",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSET1_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SSATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881188": {
        "name": "ADC_OFR2",
        "address": 1073881188,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 2 offset register",
        "fields": [
            {
                "name": "OFFSET2",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSET2_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SSATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881192": {
        "name": "ADC_OFR3",
        "address": 1073881192,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 3 offset register",
        "fields": [
            {
                "name": "OFFSET3",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSET3_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SSATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881196": {
        "name": "ADC_OFR4",
        "address": 1073881196,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 4 offset register",
        "fields": [
            {
                "name": "OFFSET4",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Data offset y for the channel programmed into bits OFFSETy_CH[4:0]\nThese bits are written by software to define the offset y to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset y must be programmed in the bits OFFSETy_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nWhen OFFSETy[25:0] bitfield is reset, the offset compensation is disabled.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSETy) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0]=4 and OFFSET2_CH[4:0]=4, this is OFFSET1[25:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSET4_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the Data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSETy[25:0] will apply.\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SSATE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Signed saturation Enable\nThis bit is written by software to enable or disable the Signed saturation feature.\nThis bit can be enabled only for 8-bit and 16-bit data format (see alignment and offset (ADC_DR, ADC_JDRy, OFFSETy, OFFSETy_CH, OVSS, LSHIFT, RSHIFT, SSATE) for details).\nNote: The software is allowed to write this bit only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881216": {
        "name": "ADC_JDR1",
        "address": 1073881216,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 1 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1073881220": {
        "name": "ADC_JDR2",
        "address": 1073881220,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 2 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1073881224": {
        "name": "ADC_JDR3",
        "address": 1073881224,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 3 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1073881228": {
        "name": "ADC_JDR4",
        "address": 1073881228,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 4 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1073881248": {
        "name": "ADC_AWD2CR",
        "address": 1073881248,
        "size": 32,
        "access": "",
        "desc": "ADC analog watchdog 2 configuration register\t",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Analog watchdog 2 channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2.\nAWD2CH[i] = 0: ADC analog input channel-i is not monitored by AWD2\nAWD2CH[i] = 1: ADC analog input channel-i is monitored by AWD2\nWhen AWD2CH[19:0] = 000..0, the analog Watchdog 2 is disabled\nNote: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881252": {
        "name": "ADC_AWD3CR",
        "address": 1073881252,
        "size": 32,
        "access": "",
        "desc": "ADC analog watchdog 3 configuration register\t",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Analog watchdog 3 channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3.\nAWD3CH[i] = 0: ADC analog input channel-i is not monitored by AWD3\nAWD3CH[i] = 1: ADC analog input channel-i is monitored by AWD3\nWhen AWD3CH[19:0] = 000..0, the analog Watchdog 3 is disabled\nNote: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881264": {
        "name": "ADC_LTR2",
        "address": 1073881264,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog lower threshold register 2 ",
        "fields": [
            {
                "name": "LTR2",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Analog watchdog 2 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881268": {
        "name": "ADC_HTR2",
        "address": 1073881268,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog higher threshold register 2 ",
        "fields": [
            {
                "name": "HTR2",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Analog watchdog 2 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy).\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881272": {
        "name": "ADC_LTR3",
        "address": 1073881272,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog lower threshold register 3 ",
        "fields": [
            {
                "name": "LTR3",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Analog watchdog 3 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 3.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881276": {
        "name": "ADC_HTR3",
        "address": 1073881276,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog higher threshold register 3 ",
        "fields": [
            {
                "name": "HTR3",
                "bitOffset": 0,
                "bitWidth": 26,
                "desc": "Analog watchdog 3 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 3.\nRefer to AWD2CH, AWD3CH, AWD_HTRy, AWD_LTRy, AWDy)\nNote: The software is allowed to write these bits only when ADSTART=0 and JADSTART=0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1073881280": {
        "name": "ADC_DIFSEL",
        "address": 1073881280,
        "size": 32,
        "access": "",
        "desc": "ADC differential mode selection register ",
        "fields": [
            {
                "name": "DIFSEL",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Differential mode for channels 19 to 0\nThese bits are set and cleared by software. They allow to select if a channel is configured as single ended or differential mode.\nDIFSEL[i] = 0: ADC analog input channel-i is configured in single ended mode\nDIFSEL[i] = 1: ADC analog input channel-i is configured in differential mode\nNote: The software is allowed to write these bits only when the ADC is disabled (ADCAL=0, JADSTART=0, JADSTP=0, ADSTART=0, ADSTP=0, ADDIS=0 and ADEN=0)."
            }
        ]
    },
    "1073881284": {
        "name": "ADC_CALFACT",
        "address": 1073881284,
        "size": 32,
        "access": "",
        "desc": "ADC calibration factors register ",
        "fields": [
            {
                "name": "CALFACT_S",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Calibration Factors In Single-Ended mode\nThese bits are written by hardware or by software.\nOnce a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended conversion is launched.\nNote: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
            },
            {
                "name": "CALFACT_D",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Calibration Factors in differential mode\nThese bits are written by hardware or by software.\nOnce a differential inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new differential conversion is launched.\nNote: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
            }
        ]
    },
    "1073881288": {
        "name": "ADC_CALFACT2",
        "address": 1073881288,
        "size": 32,
        "access": "",
        "desc": "ADC calibration factor register 2 ",
        "fields": [
            {
                "name": "LINCALFACT",
                "bitOffset": 0,
                "bitWidth": 30,
                "desc": "Linearity Calibration Factor\nThese bits are written by hardware or by software.\nThey hold 30-bit out of the 160-bit linearity calibration factor.\nOnce a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it will then be applied once a new single-ended calibration is launched.\nNote: The software is allowed to write these bits only when ADEN=1, ADSTART=0 and JADSTART=0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
            }
        ]
    },
    "1073881856": {
        "name": "CSR",
        "address": 1073881856,
        "size": 32,
        "access": "read-only",
        "desc": "ADC Common status register",
        "fields": [
            {
                "name": "ADRDY_MST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Master ADC ready"
            },
            {
                "name": "EOSMP_MST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of Sampling phase flag of the master\n              ADC"
            },
            {
                "name": "EOC_MST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of regular conversion of the master\n              ADC"
            },
            {
                "name": "EOS_MST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the\n              master ADC"
            },
            {
                "name": "OVR_MST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun flag of the master\n              ADC"
            },
            {
                "name": "JEOC_MST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the\n              master ADC"
            },
            {
                "name": "JEOS_MST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the\n              master ADC"
            },
            {
                "name": "AWD1_MST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the master\n              ADC"
            },
            {
                "name": "AWD2_MST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the master\n              ADC"
            },
            {
                "name": "AWD3_MST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the master\n              ADC"
            },
            {
                "name": "JQOVF_MST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of\n              the master ADC"
            },
            {
                "name": "ADRDY_SLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave ADC ready"
            },
            {
                "name": "EOSMP_SLV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "End of Sampling phase flag of the slave\n              ADC"
            },
            {
                "name": "EOC_SLV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "End of regular conversion of the slave\n              ADC"
            },
            {
                "name": "EOS_SLV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the\n              slave ADC"
            },
            {
                "name": "OVR_SLV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Overrun flag of the slave\n              ADC"
            },
            {
                "name": "JEOC_SLV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the\n              slave ADC"
            },
            {
                "name": "JEOS_SLV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the\n              slave ADC"
            },
            {
                "name": "AWD1_SLV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the slave\n              ADC"
            },
            {
                "name": "AWD2_SLV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the slave\n              ADC"
            },
            {
                "name": "AWD3_SLV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the slave\n              ADC"
            },
            {
                "name": "JQOVF_SLV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of\n              the slave ADC"
            }
        ]
    },
    "1073881864": {
        "name": "CCR",
        "address": 1073881864,
        "size": 32,
        "access": "read-write",
        "desc": "ADC common control register",
        "fields": [
            {
                "name": "DUAL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Dual ADC mode selection"
            },
            {
                "name": "DELAY",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Delay between 2 sampling\n              phases"
            },
            {
                "name": "DAMDF",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Dual ADC Mode Data Format"
            },
            {
                "name": "CKMODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "ADC clock mode"
            },
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler"
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VREFINT enable"
            },
            {
                "name": "VSENSEEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature sensor enable"
            },
            {
                "name": "VBATEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VBAT enable"
            }
        ]
    },
    "1073881868": {
        "name": "CDR",
        "address": 1073881868,
        "size": 32,
        "access": "read-only",
        "desc": "ADC common regular data register for dual\n          and triple modes",
        "fields": [
            {
                "name": "RDATA_SLV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Regular data of the slave\n              ADC"
            },
            {
                "name": "RDATA_MST",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data of the master\n              ADC"
            }
        ]
    },
    "1073881872": {
        "name": "CDR2",
        "address": 1073881872,
        "size": 32,
        "access": "read-only",
        "desc": "ADC x common regular data register for\n          32-bit dual mode",
        "fields": [
            {
                "name": "RDATA_ALT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Regular data of the master/slave\n              alternated ADCs"
            }
        ]
    },
    "1476550656": {
        "name": "ADC_ISR",
        "address": 1476550656,
        "size": 32,
        "access": "",
        "desc": "ADC interrupt and status register ",
        "fields": [
            {
                "name": "ADRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready\nThis bit is set by hardware after the ADC has been enabled (ADEN = 1) and when the ADC reaches a state where it is ready to accept conversion requests.\nIt is cleared by software writing 1 to it."
            },
            {
                "name": "EOSMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag\nThis bit is set by hardware during the conversion of any channel (only for regular channels), at the end of the sampling phase."
            },
            {
                "name": "EOC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of conversion flag\nThis bit is set by hardware at the end of each regular conversion of a channel when a new data is available in the ADC_DR register. It is cleared by software writing 1 to it or by reading the ADC_DR register"
            },
            {
                "name": "EOS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence flag\nThis bit is set by hardware at the end of the conversions of a regular sequence of channels. It is cleared by software writing 1 to it."
            },
            {
                "name": "OVR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC overrun\nThis bit is set by hardware when an overrun occurs on a regular channel, meaning that a new conversion has completed while the EOC flag was already set. It is cleared by software writing 1 to it."
            },
            {
                "name": "JEOC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Injected channel end of conversion flag\nThis bit is set by hardware at the end of each injected conversion of a channel when a new data is available in the corresponding ADC_JDRy register. It is cleared by software writing 1 to it or by reading the corresponding ADC_JDRy register"
            },
            {
                "name": "JEOS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Injected channel end of sequence flag\nThis bit is set by hardware at the end of the conversions of all injected channels in the group. It is cleared by software writing 1 to it."
            },
            {
                "name": "AWD1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT1[11:0] and HT1[11:0] of ADC_TR1 register. It is cleared by software. writing 1 to it."
            },
            {
                "name": "AWD2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT2[7:0] and HT2[7:0] of ADC_TR2 register. It is cleared by software writing 1 to it."
            },
            {
                "name": "AWD3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag\nThis bit is set by hardware when the converted voltage crosses the values programmed in the fields LT3[7:0] and HT3[7:0] of ADC_TR3 register. It is cleared by software writing 1 to it."
            },
            {
                "name": "JQOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected context queue overflow\nThis bit is set by hardware when an Overflow of the Injected Queue of Context occurs. It is cleared by software writing 1 to it. Refer to  for more information."
            }
        ]
    },
    "1476550660": {
        "name": "ADC_IER",
        "address": 1476550660,
        "size": 32,
        "access": "",
        "desc": "ADC interrupt enable register ",
        "fields": [
            {
                "name": "ADRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC ready interrupt enable\nThis bit is set and cleared by software to enable/disable the ADC Ready interrupt.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "EOSMPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of sampling flag interrupt enable for regular conversions\nThis bit is set and cleared by software to enable/disable the end of the sampling phase interrupt for regular conversions.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EOCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of regular conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of a regular conversion interrupt.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EOSIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence of conversions interrupt enable\nThis bit is set and cleared by software to enable/disable the end of regular sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "OVRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable\nThis bit is set and cleared by software to enable/disable the Overrun interrupt of a regular conversion.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "JEOCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of injected conversion interrupt enable\nThis bit is set and cleared by software to enable/disable the end of an injected conversion interrupt.\nNote: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JEOSIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of injected sequence of conversions interrupt enable\nThis bit is set and cleared by software to enable/disable the end of injected sequence of conversions interrupt.\nNote: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "AWD1IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 1 interrupt.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD2IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD3IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 interrupt enable\nThis bit is set and cleared by software to enable/disable the analog watchdog 2 interrupt.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "JQOVFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected context queue overflow interrupt enable\nThis bit is set and cleared by software to enable/disable the Injected Context Queue Overflow interrupt.\nNote: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            }
        ]
    },
    "1476550664": {
        "name": "ADC_CR",
        "address": 1476550664,
        "size": 32,
        "access": "",
        "desc": "ADC control register ",
        "fields": [
            {
                "name": "ADEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC enable control\nThis bit is set by software to enable the ADC. The ADC is effectively ready to operate once the flag ADRDY has been set.\nIt is cleared by hardware when the ADC is disabled, after the execution of the ADDIS command.\nNote: The software is allowed to set ADEN only when all bits of ADC_CR registers are 0 (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0) except for bit ADVREGEN which must be 1 (and the software must have wait for the startup time of the voltage regulator)"
            },
            {
                "name": "ADDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ADC disable command\nThis bit is set by software to disable the ADC (ADDIS command) and put it into power-down state (OFF state).\nIt is cleared by hardware once the ADC is effectively disabled (ADEN is also cleared by hardware at this time).\nNote: The software is allowed to set ADDIS only when ADEN = 1 and both ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "ADSTART",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ADC start of regular conversion\nThis bit is set by software to start ADC conversion of regular channels. Depending on the configuration bits EXTEN, a conversion immediately starts (software trigger configuration) or once a regular hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nin Single conversion mode when software trigger is selected (EXTSEL = 0x0): at the assertion of the End of Regular Conversion Sequence (EOS) flag.\nin all cases: after the execution of the ADSTP command, at the same time that ADSTP is cleared by hardware.\nNote: The software is allowed to set ADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC)\nIn auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)"
            },
            {
                "name": "JADSTART",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ADC start of injected conversion\nThis bit is set by software to start ADC conversion of injected channels. Depending on the configuration bits JEXTEN, a conversion immediately starts (software trigger configuration) or once an injected hardware trigger event occurs (hardware trigger configuration).\nIt is cleared by hardware:\nin Single conversion mode when software trigger is selected (JEXTSEL = 0x0): at the assertion of the End of Injected Conversion Sequence (JEOS) flag.\nin all cases: after the execution of the JADSTP command, at the same time that JADSTP is cleared by hardware.\nNote: The software is allowed to set JADSTART only when ADEN = 1 and ADDIS = 0 (ADC is enabled and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO = 1), regular and auto-injected conversions are started by setting bit ADSTART (JADSTART must be kept cleared)"
            },
            {
                "name": "ADSTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC stop of regular conversion command\nThis bit is set by software to stop and discard an ongoing regular conversion (ADSTP Command).\nIt is cleared by hardware when the conversion is effectively discarded and the ADC regular sequence and triggers can be re-configured. The ADC is then ready to accept a new start of regular conversions (ADSTART command).\nNote: The software is allowed to set ADSTP only when ADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting a regular conversion and there is no pending request to disable the ADC).\nIn auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)."
            },
            {
                "name": "JADSTP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC stop of injected conversion command\nThis bit is set by software to stop and discard an ongoing injected conversion (JADSTP Command).\nIt is cleared by hardware when the conversion is effectively discarded and the ADC injected sequence and triggers can be re-configured. The ADC is then ready to accept a new start of injected conversions (JADSTART command).\nNote: The software is allowed to set JADSTP only when JADSTART = 1 and ADDIS = 0 (ADC is enabled and eventually converting an injected conversion and there is no pending request to disable the ADC)\nIn Auto-injection mode (JAUTO = 1), setting ADSTP bit aborts both regular and injected conversions (do not use JADSTP)"
            },
            {
                "name": "ADVREGEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "ADC voltage regulator enable\nThis bits is set by software to enable the ADC voltage regulator.\nBefore performing any operation such as launching a calibration or enabling the ADC, the ADC voltage regulator must first be enabled and the software must wait for the regulator start-up time.\nFor more details about the ADC voltage regulator enable and disable sequences, refer to (ADVREGEN).\nThe software can program this bit field only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            },
            {
                "name": "DEEPPWD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Deep-power-down enable\nThis bit is set and cleared by software to put the ADC in Deep-power-down mode.\nNote: The software is allowed to write this bit only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            },
            {
                "name": "ADCALDIF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Differential mode for calibration\nThis bit is set and cleared by software to configure the Single-ended or Differential inputs mode for the calibration.\nNote: The software is allowed to write this bit only when the ADC is disabled and is not calibrating (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            },
            {
                "name": "ADCAL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADC calibration\nThis bit is set by software to start the calibration of the ADC. Program first the bit ADCALDIF to determine if this calibration applies for Single-ended or Differential inputs mode.\nIt is cleared by hardware after calibration is complete.\nNote: The software is allowed to launch a calibration by setting ADCAL only when ADEN = 0.\nThe software is allowed to update the calibration factor by writing ADC_CALFACT only when ADEN = 1 and ADSTART = 0 and JADSTART = 0 (ADC enabled and no conversion is ongoing)"
            }
        ]
    },
    "1476550668": {
        "name": "ADC_CFGR",
        "address": 1476550668,
        "size": 32,
        "access": "",
        "desc": "ADC configuration register ",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Direct memory access enable\nThis bit is set and cleared by software to enable the generation of DMA requests. This allows to use the DMA to manage automatically the converted data. For more details, refer to conversions using the DMA.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "DMACFG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct memory access configuration\nThis bit is set and cleared by software to select between two DMA modes of operation and is effective only when DMAEN = 1.\nFor more details, refer to\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "DFSDMCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DFSDM mode configuration\nThis bit is set and cleared by software to enable the DFSDM mode. It is effective only when\nDMAEN = 0.\nNote: To make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART =  0 and JADSTART =  0."
            },
            {
                "name": "RES",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Data resolution\nThese bits are written by software to select the resolution of the conversion.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "EXTSEL",
                "bitOffset": 5,
                "bitWidth": 5,
                "desc": "External trigger selection for regular group\nThese bits select the external event used to trigger the start of conversion of a regular group:\n...\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "EXTEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection for regular channels\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger of a regular group.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "OVRMOD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun mode\nThis bit is set and cleared by software and configure the way data overrun is managed.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "CONT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Single / Continuous conversion mode for regular conversions\nThis bit is set and cleared by software. If it is set, regular conversion takes place continuously until it is cleared.\nNote: It is not possible to have both Discontinuous mode and Continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1.\nThe software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "AUTDLY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Delayed conversion mode\nThis bit is set and cleared by software to enable/disable the Auto Delayed Conversion mode..\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "ALIGN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Data alignment\nThis bit is set and cleared by software to select right or left alignment. Refer to register, data alignment and offset (ADC_DR, OFFSET, OFFSET_CH, ALIGN).\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "DISCEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Discontinuous mode for regular channels\nThis bit is set and cleared by software to enable/disable Discontinuous mode for regular channels.\nNote: It is not possible to have both Discontinuous mode and Continuous mode enabled: it is forbidden to set both DISCEN = 1 and CONT = 1.\nIt is not possible to use both auto-injected mode and Discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set.\nThe software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "DISCNUM",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Discontinuous mode channel count\nThese bits are written by software to define the number of regular channels to be converted in Discontinuous mode, after receiving an external trigger.\n...\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "JDISCEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Discontinuous mode on injected channels\nThis bit is set and cleared by software to enable/disable Discontinuous mode on the injected channels of a group.\nNote: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing).\nIt is not possible to use both auto-injected mode and Discontinuous mode simultaneously: the bits DISCEN and JDISCEN must be kept cleared by software when JAUTO is set."
            },
            {
                "name": "JQM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "JSQR queue mode\nThis bit is set and cleared by software.\nIt defines how an empty Queue is managed.\nRefer to  for more information.\nNote: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "AWD1SGL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable the watchdog 1 on a single channel or on all channels\nThis bit is set and cleared by software to enable the analog watchdog on the channel identified by the AWD1CH[4:0] bits or on all the channels\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWD1EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 enable on regular channels\nThis bit is set and cleared by software\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "JAWD1EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 enable on injected channels\nThis bit is set and cleared by software\nNote: The software is allowed to write this bit only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JAUTO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic injected group conversion\nThis bit is set and cleared by software to enable/disable automatic injected group conversion after regular group conversion.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing)."
            },
            {
                "name": "AWD1CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Analog watchdog 1 channel selection\nThese bits are set and cleared by software. They select the input channel to be guarded by the analog watchdog.\n.....\nothers: reserved, must not be used\nNote: Some channels are not connected physically. Keep the corresponding AWD1CH[4:0] setting to the reset value.\nThe channel selected by AWD1CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "JQDIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Injected Queue disable\nThese bits are set and cleared by software to disable the Injected Queue mechanism :\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no regular nor injected conversion is ongoing).\nA set or reset of JQDIS bit causes the injected queue to be flushed and the JSQR register is cleared."
            }
        ]
    },
    "1476550672": {
        "name": "ADC_CFGR2",
        "address": 1476550672,
        "size": 32,
        "access": "",
        "desc": "ADC configuration register 2 ",
        "fields": [
            {
                "name": "ROVSE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Regular Oversampling Enable\nThis bit is set and cleared by software to enable regular oversampling.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "JOVSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Injected Oversampling Enable\nThis bit is set and cleared by software to enable injected oversampling.\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)"
            },
            {
                "name": "OVSR",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Oversampling ratio\nThis bitfield is set and cleared by software to define the oversampling ratio.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OVSS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Oversampling shift\nThis bitfield is set and cleared by software to define the right shifting applied to the raw oversampling result.\nOther codes reserved\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "TROVS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Triggered Regular Oversampling\nThis bit is set and cleared by software to enable triggered oversampling\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "ROVSM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Regular Oversampling mode\nThis bit is set and cleared by software to select the regular oversampling mode.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SWTRIG",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Software trigger bit for sampling time control trigger mode\nThis bit is set and cleared by software to enable the bulb sampling mode.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "BULB",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Bulb sampling mode\nThis bit is set and cleared by software to enable the bulb sampling mode.\nSAMPTRIG bit must not be set when the BULB bit is set.\nThe very first ADC conversion is performed with the sampling time specified in SMPx bits.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SMPTRIG",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Sampling time control trigger mode\nThis bit is set and cleared by software to enable the sampling time control trigger mode.\nThe sampling time starts on the trigger rising edge, and the conversion on the trigger falling edge.\nEXTEN bit should be set to 01. BULB bit must not be set when the SMPTRIG bit is set.\nWhen EXTEN bit is set to 00, set SWTRIG to start the sampling and clear SWTRIG bit to start the conversion.\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550676": {
        "name": "ADC_SMPR1",
        "address": 1476550676,
        "size": 32,
        "access": "",
        "desc": "ADC sample time register 1 ",
        "fields": [
            {
                "name": "SMP0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP1",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP2",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP3",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP4",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP5",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP6",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP7",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP8",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP9",
                "bitOffset": 27,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sample cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMPPLUS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Addition of one clock cycle to the sampling time.\nTo make sure no conversion is ongoing, the software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0."
            }
        ]
    },
    "1476550680": {
        "name": "ADC_SMPR2",
        "address": 1476550680,
        "size": 32,
        "access": "",
        "desc": "ADC sample time register 2 ",
        "fields": [
            {
                "name": "SMP10",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP11",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP12",
                "bitOffset": 6,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP13",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP14",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP15",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP16",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP17",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            },
            {
                "name": "SMP18",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Channel x sampling time selection\nThese bits are written by software to select the sampling time individually for each channel. During sampling cycles, the channel selection bits must remain unchanged.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically. Keep the corresponding SMPx[2:0] setting to the reset value."
            }
        ]
    },
    "1476550688": {
        "name": "ADC_TR1",
        "address": 1476550688,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog threshold register 1 ",
        "fields": [
            {
                "name": "LT1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "AWDFILT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Analog watchdog filtering parameter\nThis bit is set and cleared by software.\n...\nNote: The software is allowed to write this bit only when ADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "HT1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Analog watchdog 1 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 1.\nRefer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550692": {
        "name": "ADC_TR2",
        "address": 1476550692,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog threshold register 2 ",
        "fields": [
            {
                "name": "LT2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog 2 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "HT2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog 2 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 2.\nRefer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550696": {
        "name": "ADC_TR3",
        "address": 1476550696,
        "size": 32,
        "access": "",
        "desc": "ADC watchdog threshold register 3 ",
        "fields": [
            {
                "name": "LT3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog 3 lower threshold\nThese bits are written by software to define the lower threshold for the analog watchdog 3.\nThis watchdog compares the 8-bit of LT3 with the 8 MSB of the converted data.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "HT3",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog 3 higher threshold\nThese bits are written by software to define the higher threshold for the analog watchdog 3.\nRefer to AWD2CH, AWD3CH, AWD_HTx, AWD_LTx, AWDx)\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550704": {
        "name": "ADC_SQR1",
        "address": 1476550704,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 1 ",
        "fields": [
            {
                "name": "L",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Regular channel sequence length\nThese bits are written by software to define the total number of conversions in the regular channel conversion sequence.\n...\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "1st conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 1st in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ2",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "2nd conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 2nd in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ3",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "3rd conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 3rd in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ4",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "4th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 4th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1476550708": {
        "name": "ADC_SQR2",
        "address": 1476550708,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 2 ",
        "fields": [
            {
                "name": "SQ5",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "5th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 5th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ6",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "6th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 6th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ7",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "7th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 7th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ8",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "8th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 8th in the regular conversion sequence\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ9",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "9th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 9th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1476550712": {
        "name": "ADC_SQR3",
        "address": 1476550712,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 3 ",
        "fields": [
            {
                "name": "SQ10",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "10th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 10th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ11",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "11th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 11th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ12",
                "bitOffset": 12,
                "bitWidth": 5,
                "desc": "12th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 12th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ13",
                "bitOffset": 18,
                "bitWidth": 5,
                "desc": "13th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 13th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ14",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "14th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 14th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1476550716": {
        "name": "ADC_SQR4",
        "address": 1476550716,
        "size": 32,
        "access": "",
        "desc": "ADC regular sequence register 4 ",
        "fields": [
            {
                "name": "SQ15",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "15th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 15th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            },
            {
                "name": "SQ16",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "16th conversion in regular sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 16th in the regular conversion sequence.\nNote: The software is allowed to write these bits only when ADSTART = 0 (which ensures that no regular conversion is ongoing)."
            }
        ]
    },
    "1476550720": {
        "name": "ADC_DR",
        "address": 1476550720,
        "size": 32,
        "access": "",
        "desc": "ADC regular data register ",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data converted\nThese bits are read-only. They contain the conversion result from the last converted regular channel. The data are left- or right-aligned as described in ."
            }
        ]
    },
    "1476550732": {
        "name": "ADC_JSQR",
        "address": 1476550732,
        "size": 32,
        "access": "",
        "desc": "ADC injected sequence register ",
        "fields": [
            {
                "name": "JL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Injected channel sequence length\nThese bits are written by software to define the total number of conversions in the injected channel conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 2,
                "bitWidth": 5,
                "desc": "External Trigger Selection for injected group\nThese bits select the external event used to trigger the start of conversion of an injected group:\n...\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JEXTEN",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "External trigger enable and polarity selection for injected channels\nThese bits are set and cleared by software to select the external trigger polarity and enable the trigger of an injected group.\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing).\nIf JQM = 1 and if the Queue of Context becomes empty, the software and hardware triggers of the injected sequence are both internally disabled (refer to Queue of context for injected conversions)"
            },
            {
                "name": "JSQ1",
                "bitOffset": 9,
                "bitWidth": 5,
                "desc": "1st conversion in the injected sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 1st in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JSQ2",
                "bitOffset": 15,
                "bitWidth": 5,
                "desc": "2nd conversion in the injected sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 2nd in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JSQ3",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "3rd conversion in the injected sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 3rd in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            },
            {
                "name": "JSQ4",
                "bitOffset": 27,
                "bitWidth": 5,
                "desc": "4th conversion in the injected sequence\nThese bits are written by software with the channel number (0 to 18) assigned as the 4th in the injected conversion sequence.\nNote: The software is allowed to write these bits only when JADSTART = 0 (which ensures that no injected conversion is ongoing)."
            }
        ]
    },
    "1476550752": {
        "name": "ADC_OFR1",
        "address": 1476550752,
        "size": 32,
        "access": "",
        "desc": "ADC offset 1 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\nThese bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\nThis bit is set and cleared by software to enable the positive offset.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\nThis bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically and must not be selected for the data offset y.\nIf OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers."
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\nThis bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0].\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550756": {
        "name": "ADC_OFR2",
        "address": 1476550756,
        "size": 32,
        "access": "",
        "desc": "ADC offset 2 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\nThese bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\nThis bit is set and cleared by software to enable the positive offset.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\nThis bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically and must not be selected for the data offset y.\nIf OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers."
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\nThis bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0].\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550760": {
        "name": "ADC_OFR3",
        "address": 1476550760,
        "size": 32,
        "access": "",
        "desc": "ADC offset 3 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\nThese bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\nThis bit is set and cleared by software to enable the positive offset.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\nThis bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically and must not be selected for the data offset y.\nIf OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers."
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\nThis bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0].\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550764": {
        "name": "ADC_OFR4",
        "address": 1476550764,
        "size": 32,
        "access": "",
        "desc": "ADC offset 4 register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Data offset y for the channel programmed into bits OFFSET_CH[4:0]\nThese bits are written by software to define the offset to be subtracted from the raw converted data when converting a channel (can be regular or injected). The channel to which applies the data offset must be programmed in the bits OFFSET_CH[4:0]. The conversion result can be read from in the ADC_DR (regular conversion) or from in the ADC_JDRyi registers (injected conversion).\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nIf several offset (OFFSET) point to the same channel, only the offset with the lowest x value is considered for the subtraction.\nEx: if OFFSET1_CH[4:0] = 4 and OFFSET2_CH[4:0] = 4, this is OFFSET1[11:0] which is subtracted when converting channel 4."
            },
            {
                "name": "OFFSETPOS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Positive offset\nThis bit is set and cleared by software to enable the positive offset.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "SATEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Saturation enable\nThis bit is set and cleared by software to enable the saturation at 0x000 and 0xFFF for the offset function.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            },
            {
                "name": "OFFSET_CH",
                "bitOffset": 26,
                "bitWidth": 5,
                "desc": "Channel selection for the data offset y\nThese bits are written by software to define the channel to which the offset programmed into bits OFFSET[11:0] applies.\nNote: The software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically and must not be selected for the data offset y.\nIf OFFSET_EN is set, it is not allowed to select the same channel for different ADC_OFRy registers."
            },
            {
                "name": "OFFSET_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Offset y enable\nThis bit is written by software to enable or disable the offset programmed into bits OFFSET[11:0].\nNote: The software is allowed to write this bit only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing)."
            }
        ]
    },
    "1476550784": {
        "name": "ADC_JDR1",
        "address": 1476550784,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 1 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1476550788": {
        "name": "ADC_JDR2",
        "address": 1476550788,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 2 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1476550792": {
        "name": "ADC_JDR3",
        "address": 1476550792,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 3 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1476550796": {
        "name": "ADC_JDR4",
        "address": 1476550796,
        "size": 32,
        "access": "",
        "desc": "ADC injected channel 4 data register",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Injected data\nThese bits are read-only. They contain the conversion result from injected channel y. The data are left -or right-aligned as described in ."
            }
        ]
    },
    "1476550816": {
        "name": "ADC_AWD2CR",
        "address": 1476550816,
        "size": 32,
        "access": "",
        "desc": "ADC Analog Watchdog 2 Configuration Register ",
        "fields": [
            {
                "name": "AWD2CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Analog watchdog 2 channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 2.\nAWD2CH[i] = 0: ADC analog input channel i is not monitored by AWD2\nAWD2CH[i] = 1: ADC analog input channel i is monitored by AWD2\nWhen AWD2CH[18:0] = 000..0, the analog Watchdog 2 is disabled\nNote: The channels selected by AWD2CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically and must not be selected for the analog watchdog."
            }
        ]
    },
    "1476550820": {
        "name": "ADC_AWD3CR",
        "address": 1476550820,
        "size": 32,
        "access": "",
        "desc": "ADC Analog Watchdog 3 Configuration Register ",
        "fields": [
            {
                "name": "AWD3CH",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Analog watchdog 3 channel selection\nThese bits are set and cleared by software. They enable and select the input channels to be guarded by the analog watchdog 3.\nAWD3CH[i] = 0: ADC analog input channel i is not monitored by AWD3\nAWD3CH[i] = 1: ADC analog input channel i is monitored by AWD3\nWhen AWD3CH[18:0] = 000..0, the analog Watchdog 3 is disabled\nNote: The channels selected by AWD3CH must be also selected into the SQRi or JSQRi registers.\nThe software is allowed to write these bits only when ADSTART = 0 and JADSTART = 0 (which ensures that no conversion is ongoing).\nSome channels are not connected physically and must not be selected for the analog watchdog."
            }
        ]
    },
    "1476550832": {
        "name": "ADC_DIFSEL",
        "address": 1476550832,
        "size": 32,
        "access": "",
        "desc": "ADC Differential mode Selection Register ",
        "fields": [
            {
                "name": "DIFSEL",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Differential mode for channels 18 to 0.\nThese bits are set and cleared by software. They allow to select if a channel is configured as Single-ended or Differential mode.\nDIFSEL[i] = 0: ADC analog input channel is configured in Single-ended mode\nDIFSEL[i] = 1: ADC analog input channel i is configured in Differential mode\nNote: The DIFSEL bits corresponding to channels that are either connected to a single-ended I/O port or to an internal channel must be kept their reset value (Single-ended input mode).\nThe software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, JADSTP = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            }
        ]
    },
    "1476550836": {
        "name": "ADC_CALFACT",
        "address": 1476550836,
        "size": 32,
        "access": "",
        "desc": "ADC Calibration Factors ",
        "fields": [
            {
                "name": "CALFACT_S",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Calibration Factors In Single-ended mode\nThese bits are written by hardware or by software.\nOnce a single-ended inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new single-ended calibration is launched.\nNote: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
            },
            {
                "name": "CALFACT_D",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Calibration Factors in differential mode\nThese bits are written by hardware or by software.\nOnce a differential inputs calibration is complete, they are updated by hardware with the calibration factors.\nSoftware can write these bits with a new calibration factor. If the new calibration factor is different from the current one stored into the analog ADC, it is then applied once a new differential calibration is launched.\nNote: The software is allowed to write these bits only when ADEN = 1, ADSTART = 0 and JADSTART = 0 (ADC is enabled and no calibration is ongoing and no conversion is ongoing)."
            }
        ]
    },
    "1476551424": {
        "name": "ADC_CSR",
        "address": 1476551424,
        "size": 32,
        "access": "",
        "desc": "ADC common status register ",
        "fields": [
            {
                "name": "ADRDY_MST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Master ADC ready\nThis bit is a copy of the ADRDY bit in the corresponding ADC_ISR register."
            },
            {
                "name": "EOSMP_MST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of Sampling phase flag of the master ADC\nThis bit is a copy of the EOSMP bit in the corresponding ADC_ISR register."
            },
            {
                "name": "EOC_MST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "End of regular conversion of the master ADC\nThis bit is a copy of the EOC bit in the corresponding ADC_ISR register."
            },
            {
                "name": "EOS_MST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End of regular sequence flag of the master ADC\nThis bit is a copy of the EOS bit in the corresponding ADC_ISR register."
            },
            {
                "name": "OVR_MST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Overrun flag of the master ADC\nThis bit is a copy of the OVR bit in the corresponding ADC_ISR register."
            },
            {
                "name": "JEOC_MST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "End of injected conversion flag of the master ADC\nThis bit is a copy of the JEOC bit in the corresponding ADC_ISR register."
            },
            {
                "name": "JEOS_MST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of injected sequence flag of the master ADC\nThis bit is a copy of the JEOS bit in the corresponding ADC_ISR register."
            },
            {
                "name": "AWD1_MST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Analog watchdog 1 flag of the master ADC\nThis bit is a copy of the AWD1 bit in the corresponding ADC_ISR register."
            },
            {
                "name": "AWD2_MST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Analog watchdog 2 flag of the master ADC\nThis bit is a copy of the AWD2 bit in the corresponding ADC_ISR register."
            },
            {
                "name": "AWD3_MST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Analog watchdog 3 flag of the master ADC\nThis bit is a copy of the AWD3 bit in the corresponding ADC_ISR register."
            },
            {
                "name": "JQOVF_MST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Injected Context Queue Overflow flag of the master ADC\nThis bit is a copy of the JQOVF bit in the corresponding ADC_ISR register."
            }
        ]
    },
    "1476551432": {
        "name": "ADC_CCR",
        "address": 1476551432,
        "size": 32,
        "access": "",
        "desc": "ADC common control register ",
        "fields": [
            {
                "name": "CKMODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "ADC clock mode\nThese bits are set and cleared by software to define the ADC clock scheme (which is common to both master and slave ADCs):\nIn all synchronous clock modes, there is no jitter in the delay from a timer trigger to the start of a conversion.\nNote: The software is allowed to write these bits only when the ADCs are disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0)."
            },
            {
                "name": "PRESC",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "ADC prescaler\nThese bits are set and cleared by software to select the frequency of the clock to the ADC. The clock is common for all the ADCs.\nother: reserved\nNote: The software is allowed to write these bits only when the ADC is disabled (ADCAL = 0, JADSTART = 0, ADSTART = 0, ADSTP = 0, ADDIS = 0 and ADEN = 0). The ADC prescaler value is applied only when CKMODE[1:0] = 0b00."
            },
            {
                "name": "VREFEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "VREFINT enable\nThis bit is set and cleared by software to enable/disable the VREFINT channel."
            },
            {
                "name": "TSEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "VSENSE enable\nThis bit is set and cleared by software to control VSENSE."
            },
            {
                "name": "VBATEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VBAT enable\nThis bit is set and cleared by software to control."
            }
        ]
    },
    "1476551436": {
        "name": "ADC_CDR",
        "address": 1476551436,
        "size": 32,
        "access": "read-only",
        "desc": "ADC common regular data register for dual\n\t\t\t  and triple modes",
        "fields": [
            {
                "name": "RDATA_SLV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Regular data of the slave\n\t\t\t\t  ADC"
            },
            {
                "name": "RDATA_MST",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Regular data of the master\n\t\t\t\t  ADC"
            }
        ]
    },
    "1476551440": {
        "name": "ADC_CDR2",
        "address": 1476551440,
        "size": 32,
        "access": "read-only",
        "desc": "ADC x common regular data register for\n\t\t\t  32-bit dual mode",
        "fields": [
            {
                "name": "RDATA_ALT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Regular data of the master/slave\n\t\t\t\t  alternated ADCs"
            }
        ]
    },
    "1358962640": {
        "name": "AXI_PERIPH_ID_4",
        "address": 1358962640,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - peripheral ID4\n          register",
        "fields": [
            {
                "name": "JEP106CON",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "JEP106 continuation code"
            },
            {
                "name": "KCOUNT4",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Register file size"
            }
        ]
    },
    "1358962656": {
        "name": "AXI_PERIPH_ID_0",
        "address": 1358962656,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - peripheral ID0\n          register",
        "fields": [
            {
                "name": "PARTNUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Peripheral part number bits 0 to\n              7"
            }
        ]
    },
    "1358962660": {
        "name": "AXI_PERIPH_ID_1",
        "address": 1358962660,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - peripheral ID1\n          register",
        "fields": [
            {
                "name": "PARTNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Peripheral part number bits 8 to\n              11"
            },
            {
                "name": "JEP106I",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "JEP106 identity bits 0 to\n              3"
            }
        ]
    },
    "1358962664": {
        "name": "AXI_PERIPH_ID_2",
        "address": 1358962664,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - peripheral ID2\n          register",
        "fields": [
            {
                "name": "JEP106ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "JEP106 Identity bits 4 to\n              6"
            },
            {
                "name": "JEDEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JEP106 code flag"
            },
            {
                "name": "REVISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Peripheral revision number"
            }
        ]
    },
    "1358962668": {
        "name": "AXI_PERIPH_ID_3",
        "address": 1358962668,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - peripheral ID3\n          register",
        "fields": [
            {
                "name": "CUST_MOD_NUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Customer modification"
            },
            {
                "name": "REV_AND",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Customer version"
            }
        ]
    },
    "1358962672": {
        "name": "AXI_COMP_ID_0",
        "address": 1358962672,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - component ID0\n          register",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Preamble bits 0 to 7"
            }
        ]
    },
    "1358962676": {
        "name": "AXI_COMP_ID_1",
        "address": 1358962676,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - component ID1\n          register",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Preamble bits 8 to 11"
            },
            {
                "name": "CLASS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Component class"
            }
        ]
    },
    "1358962680": {
        "name": "AXI_COMP_ID_2",
        "address": 1358962680,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - component ID2\n          register",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Preamble bits 12 to 19"
            }
        ]
    },
    "1358962684": {
        "name": "AXI_COMP_ID_3",
        "address": 1358962684,
        "size": 32,
        "access": "read-only",
        "desc": "AXI interconnect - component ID3\n          register",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Preamble bits 20 to 27"
            }
        ]
    },
    "1358962696": {
        "name": "AXI_TARG1_FN_MOD_ISS_BM",
        "address": 1358962696,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358966792": {
        "name": "AXI_TARG2_FN_MOD_ISS_BM",
        "address": 1358966792,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358970888": {
        "name": "AXI_TARG3_FN_MOD_ISS_BM",
        "address": 1358970888,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358974984": {
        "name": "AXI_TARG4_FN_MOD_ISS_BM",
        "address": 1358974984,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358979080": {
        "name": "AXI_TARG5_FN_MOD_ISS_BM",
        "address": 1358979080,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358983176": {
        "name": "AXI_TARG6_FN_MOD_ISS_BM",
        "address": 1358983176,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358987276": {
        "name": "AXI_TARG7_FN_MOD_ISS_BM",
        "address": 1358987276,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix issuing\n          functionality register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "READ_ISS_OVERRIDE"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Switch matrix write issuing override for\n              target"
            }
        ]
    },
    "1358962724": {
        "name": "AXI_TARG1_FN_MOD2",
        "address": 1358962724,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix\n          functionality 2 register",
        "fields": [
            {
                "name": "BYPASS_MERGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Disable packing of beats to match the\n              output data width"
            }
        ]
    },
    "1358966820": {
        "name": "AXI_TARG2_FN_MOD2",
        "address": 1358966820,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix\n          functionality 2 register",
        "fields": [
            {
                "name": "BYPASS_MERGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Disable packing of beats to match the\n              output data width"
            }
        ]
    },
    "1358987300": {
        "name": "AXI_TARG7_FN_MOD2",
        "address": 1358987300,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x bus matrix\n          functionality 2 register",
        "fields": [
            {
                "name": "BYPASS_MERGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Disable packing of beats to match the\n              output data width"
            }
        ]
    },
    "1358962732": {
        "name": "AXI_TARG1_FN_MOD_LB",
        "address": 1358962732,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x long burst\n          functionality modification",
        "fields": [
            {
                "name": "FN_MOD_LB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Controls burst breaking of long\n              bursts"
            }
        ]
    },
    "1358966828": {
        "name": "AXI_TARG2_FN_MOD_LB",
        "address": 1358966828,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x long burst\n          functionality modification",
        "fields": [
            {
                "name": "FN_MOD_LB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Controls burst breaking of long\n              bursts"
            }
        ]
    },
    "1358962952": {
        "name": "AXI_TARG1_FN_MOD",
        "address": 1358962952,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x long burst\n          functionality modification",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override AMIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override AMIB write issuing\n              capability"
            }
        ]
    },
    "1358967048": {
        "name": "AXI_TARG2_FN_MOD",
        "address": 1358967048,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x long burst\n          functionality modification",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override AMIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override AMIB write issuing\n              capability"
            }
        ]
    },
    "1358987528": {
        "name": "AXI_TARG7_FN_MOD",
        "address": 1358987528,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - TARG x long burst\n          functionality modification",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override AMIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override AMIB write issuing\n              capability"
            }
        ]
    },
    "1359224868": {
        "name": "AXI_INI1_FN_MOD2",
        "address": 1359224868,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x functionality\n          modification 2 register",
        "fields": [
            {
                "name": "BYPASS_MERGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Disables alteration of transactions by\n              the up-sizer unless required by the\n              protocol"
            }
        ]
    },
    "1359233060": {
        "name": "AXI_INI3_FN_MOD2",
        "address": 1359233060,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x functionality\n          modification 2 register",
        "fields": [
            {
                "name": "BYPASS_MERGE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Disables alteration of transactions by\n              the up-sizer unless required by the\n              protocol"
            }
        ]
    },
    "1359224872": {
        "name": "AXI_INI1_FN_MOD_AHB",
        "address": 1359224872,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x AHB functionality\n          modification register",
        "fields": [
            {
                "name": "RD_INC_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Converts all AHB-Lite write transactions\n              to a series of single beat AXI"
            },
            {
                "name": "WR_INC_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Converts all AHB-Lite read transactions\n              to a series of single beat AXI"
            }
        ]
    },
    "1359233064": {
        "name": "AXI_INI3_FN_MOD_AHB",
        "address": 1359233064,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x AHB functionality\n          modification register",
        "fields": [
            {
                "name": "RD_INC_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Converts all AHB-Lite write transactions\n              to a series of single beat AXI"
            },
            {
                "name": "WR_INC_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Converts all AHB-Lite read transactions\n              to a series of single beat AXI"
            }
        ]
    },
    "1359225088": {
        "name": "AXI_INI1_READ_QOS",
        "address": 1359225088,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x read QoS\n          register",
        "fields": [
            {
                "name": "AR_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read channel QoS setting"
            }
        ]
    },
    "1359229184": {
        "name": "AXI_INI2_READ_QOS",
        "address": 1359229184,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x read QoS\n          register",
        "fields": [
            {
                "name": "AR_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read channel QoS setting"
            }
        ]
    },
    "1359233280": {
        "name": "AXI_INI3_READ_QOS",
        "address": 1359233280,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x read QoS\n          register",
        "fields": [
            {
                "name": "AR_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read channel QoS setting"
            }
        ]
    },
    "1359237376": {
        "name": "AXI_INI4_READ_QOS",
        "address": 1359237376,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x read QoS\n          register",
        "fields": [
            {
                "name": "AR_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read channel QoS setting"
            }
        ]
    },
    "1359241472": {
        "name": "AXI_INI5_READ_QOS",
        "address": 1359241472,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x read QoS\n          register",
        "fields": [
            {
                "name": "AR_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read channel QoS setting"
            }
        ]
    },
    "1359245568": {
        "name": "AXI_INI6_READ_QOS",
        "address": 1359245568,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x read QoS\n          register",
        "fields": [
            {
                "name": "AR_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read channel QoS setting"
            }
        ]
    },
    "1359225092": {
        "name": "AXI_INI1_WRITE_QOS",
        "address": 1359225092,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x write QoS\n          register",
        "fields": [
            {
                "name": "AW_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Write channel QoS setting"
            }
        ]
    },
    "1359229188": {
        "name": "AXI_INI2_WRITE_QOS",
        "address": 1359229188,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x write QoS\n          register",
        "fields": [
            {
                "name": "AW_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Write channel QoS setting"
            }
        ]
    },
    "1359233284": {
        "name": "AXI_INI3_WRITE_QOS",
        "address": 1359233284,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x write QoS\n          register",
        "fields": [
            {
                "name": "AW_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Write channel QoS setting"
            }
        ]
    },
    "1359237380": {
        "name": "AXI_INI4_WRITE_QOS",
        "address": 1359237380,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x write QoS\n          register",
        "fields": [
            {
                "name": "AW_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Write channel QoS setting"
            }
        ]
    },
    "1359241476": {
        "name": "AXI_INI5_WRITE_QOS",
        "address": 1359241476,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x write QoS\n          register",
        "fields": [
            {
                "name": "AW_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Write channel QoS setting"
            }
        ]
    },
    "1359245572": {
        "name": "AXI_INI6_WRITE_QOS",
        "address": 1359245572,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x write QoS\n          register",
        "fields": [
            {
                "name": "AW_QOS",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Write channel QoS setting"
            }
        ]
    },
    "1359225096": {
        "name": "AXI_INI1_FN_MOD",
        "address": 1359225096,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x issuing\n          functionality modification register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override ASIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override ASIB write issuing\n              capability"
            }
        ]
    },
    "1359229192": {
        "name": "AXI_INI2_FN_MOD",
        "address": 1359229192,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x issuing\n          functionality modification register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override ASIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override ASIB write issuing\n              capability"
            }
        ]
    },
    "1359233288": {
        "name": "AXI_INI3_FN_MOD",
        "address": 1359233288,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x issuing\n          functionality modification register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override ASIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override ASIB write issuing\n              capability"
            }
        ]
    },
    "1359237384": {
        "name": "AXI_INI4_FN_MOD",
        "address": 1359237384,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x issuing\n          functionality modification register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override ASIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override ASIB write issuing\n              capability"
            }
        ]
    },
    "1359241480": {
        "name": "AXI_INI5_FN_MOD",
        "address": 1359241480,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x issuing\n          functionality modification register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override ASIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override ASIB write issuing\n              capability"
            }
        ]
    },
    "1359245576": {
        "name": "AXI_INI6_FN_MOD",
        "address": 1359245576,
        "size": 32,
        "access": "read-write",
        "desc": "AXI interconnect - INI x issuing\n          functionality modification register",
        "fields": [
            {
                "name": "READ_ISS_OVERRIDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Override ASIB read issuing\n              capability"
            },
            {
                "name": "WRITE_ISS_OVERRIDE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Override ASIB write issuing\n              capability"
            }
        ]
    },
    "1476547584": {
        "name": "BDMA_ISR",
        "address": 1476547584,
        "size": 32,
        "access": "",
        "desc": "BDMA interrupt status register ",
        "fields": [
            {
                "name": "GIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 0"
            },
            {
                "name": "TCIF0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 0"
            },
            {
                "name": "HTIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 0"
            },
            {
                "name": "TEIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 0"
            },
            {
                "name": "GIF1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 1"
            },
            {
                "name": "TEIF1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 1"
            },
            {
                "name": "GIF2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 2"
            },
            {
                "name": "TEIF2",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 2"
            },
            {
                "name": "GIF3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 3"
            },
            {
                "name": "TEIF3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 3"
            },
            {
                "name": "GIF4",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 4"
            },
            {
                "name": "TEIF4",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 4"
            },
            {
                "name": "GIF5",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 5"
            },
            {
                "name": "TEIF5",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 5"
            },
            {
                "name": "GIF6",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 6"
            },
            {
                "name": "TEIF6",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 6"
            },
            {
                "name": "GIF7",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "global interrupt flag for channel 7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "transfer complete (TC) flag for channel 7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "half transfer (HT) flag for channel 7"
            },
            {
                "name": "TEIF7",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "transfer error (TE) flag for channel 7"
            }
        ]
    },
    "1476547588": {
        "name": "BDMA_IFCR",
        "address": 1476547588,
        "size": 32,
        "access": "",
        "desc": "BDMA interrupt flag clear register ",
        "fields": [
            {
                "name": "CGIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 0"
            },
            {
                "name": "CTCIF0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 0"
            },
            {
                "name": "CHTIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 0"
            },
            {
                "name": "CTEIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 0"
            },
            {
                "name": "CGIF1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 0"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 1"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 1"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 1"
            },
            {
                "name": "CGIF2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 2"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 2"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channe2"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 2"
            },
            {
                "name": "CGIF3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 3"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 3"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 3"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 3"
            },
            {
                "name": "CGIF4",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 4"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 4"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 4"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 4"
            },
            {
                "name": "CGIF5",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 5"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 5"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 5"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 5"
            },
            {
                "name": "CGIF6",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 6"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 6"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 6"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 6"
            },
            {
                "name": "CGIF7",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "global interrupt flag clear for channel 7"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "transfer complete flag clear for channel 7"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "half transfer flag clear for channel 7"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "transfer error flag clear for channel 7"
            }
        ]
    },
    "1476547592": {
        "name": "BDMA_CCR0",
        "address": 1476547592,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 0 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547596": {
        "name": "BDMA_CNDTR0",
        "address": 1476547596,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547600": {
        "name": "BDMA_CPAR0",
        "address": 1476547600,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547604": {
        "name": "BDMA_CM0AR0",
        "address": 1476547604,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547608": {
        "name": "BDMA_CM1AR0",
        "address": 1476547608,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547612": {
        "name": "BDMA_CCR1",
        "address": 1476547612,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 1 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547616": {
        "name": "BDMA_CNDTR1",
        "address": 1476547616,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547620": {
        "name": "BDMA_CPAR1",
        "address": 1476547620,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547624": {
        "name": "BDMA_CM0AR1",
        "address": 1476547624,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547628": {
        "name": "BDMA_CM1AR1",
        "address": 1476547628,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547632": {
        "name": "BDMA_CCR2",
        "address": 1476547632,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 2 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547636": {
        "name": "BDMA_CNDTR2",
        "address": 1476547636,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547640": {
        "name": "BDMA_CPAR2",
        "address": 1476547640,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547644": {
        "name": "BDMA_CM0AR2",
        "address": 1476547644,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547648": {
        "name": "BDMA_CM1AR2",
        "address": 1476547648,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547652": {
        "name": "BDMA_CCR3",
        "address": 1476547652,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 3 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547656": {
        "name": "BDMA_CNDTR3",
        "address": 1476547656,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547660": {
        "name": "BDMA_CPAR3",
        "address": 1476547660,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547664": {
        "name": "BDMA_CM0AR3",
        "address": 1476547664,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547668": {
        "name": "BDMA_CM1AR3",
        "address": 1476547668,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547672": {
        "name": "BDMA_CCR4",
        "address": 1476547672,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 4 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547676": {
        "name": "BDMA_CNDTR4",
        "address": 1476547676,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547680": {
        "name": "BDMA_CPAR4",
        "address": 1476547680,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547684": {
        "name": "BDMA_CM0AR4",
        "address": 1476547684,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547688": {
        "name": "BDMA_CM1AR4",
        "address": 1476547688,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547692": {
        "name": "BDMA_CCR5",
        "address": 1476547692,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 5 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547696": {
        "name": "BDMA_CNDTR5",
        "address": 1476547696,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547700": {
        "name": "BDMA_CPAR5",
        "address": 1476547700,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547704": {
        "name": "BDMA_CM0AR5",
        "address": 1476547704,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547708": {
        "name": "BDMA_CM1AR5",
        "address": 1476547708,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547712": {
        "name": "BDMA_CCR6",
        "address": 1476547712,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 6 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547716": {
        "name": "BDMA_CNDTR6",
        "address": 1476547716,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547720": {
        "name": "BDMA_CPAR6",
        "address": 1476547720,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547724": {
        "name": "BDMA_CM0AR6",
        "address": 1476547724,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547728": {
        "name": "BDMA_CM1AR6",
        "address": 1476547728,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547732": {
        "name": "BDMA_CCR7",
        "address": 1476547732,
        "size": 32,
        "access": "",
        "desc": "BDMA channel 7 configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable\nWhen a channel transfer error occurs, this bit is cleared by hardware. It can not be set again by software (channel x re-activated) until the TEIFx bit of the BDMA_ISR register is cleared (by setting the CTEIFx bit of the BDMA_IFCR register).\nNote: this bit is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "transfer complete interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "half transfer interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "transfer error interrupt enable\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "data transfer direction\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory modes.\nSource attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nDestination attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nDestination attributes are defined by PSIZE and PINC, plus the BDMA_CPARx register. This is still valid in a memory-to-memory mode.\nSource attributes are defined by MSIZE and MINC, plus the BDMA_CM0/1ARx register. This is still valid in a peripheral-to-peripheral mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "circular mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "peripheral increment mode\nDefines the increment mode for each DMA transfer to the identified peripheral.\nn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "memory increment mode\nDefines the increment mode for each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "peripheral size\nDefines the data size of each DMA transfer to the identified peripheral.\nIn memory-to-memory mode, this field identifies the memory destination if DIR = 1 and the memory source if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral destination if DIR = 1 and the peripheral source if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "memory size\nDefines the data size of each DMA transfer to the identified memory.\nIn memory-to-memory mode, this field identifies the memory source if DIR = 1 and the memory destination if DIR = 0.\nIn peripheral-to-peripheral mode, this field identifies the peripheral source if DIR = 1 and the peripheral destination if DIR = 0.\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "priority level\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "memory-to-memory mode\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "DBM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "double-buffer mode\nThis bit must be set only in memory-to-peripheral and peripheral-to-memory transfers (MEM2MEM=0). The CIRC bit must also be set in double buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            },
            {
                "name": "CT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "current target memory of DMA transfer in double-buffer mode\nThis bit is toggled by hardware at the end of each channel transfer in double-buffer mode.\nNote: this bit is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547736": {
        "name": "BDMA_CNDTR7",
        "address": 1476547736,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "number of data to transfer (0 to 216 - 1)\nThis field is updated by hardware when the channel is enabled:\nIt is decremented after each single BDMA 'read followed by write' transfer, indicating the remaining amount of data items to transfer.\nIt is kept at zero when the programmed amount of data to transfer is reached, if the channel is not in circular mode (CIRC = 0 in the BDMA_CCRx register).\nIt is reloaded automatically by the previously programmed value, when the transfer is complete, if the channel is in circular mode (CIRC = 1).\nIf this field is zero, no transfer can be served whatever the channel status (enabled or not).\nNote: this field is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547740": {
        "name": "BDMA_CPAR7",
        "address": 1476547740,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the peripheral data register from/to which the data is read/written.\nWhen PSIZE[1:0] = 01 (16 bits), bit 0 of PA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen PSIZE = 10 (32 bits), bits 1 and 0 of PA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory destination address if DIR = 1 and the memory source address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral destination address DIR = 1 and the peripheral source address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547744": {
        "name": "BDMA_CM0AR7",
        "address": 1476547744,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1476547748": {
        "name": "BDMA_CM1AR7",
        "address": 1476547748,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "peripheral address\nIt contains the base address of the memory from/to which the data is read/written.\nWhen MSIZE[1:0] = 01 (16 bits), bit 0 of MA[31:0] is ignored. Access is automatically aligned to a half-word address.\nWhen MSIZE = 10 (32 bits), bits 1 and 0 of MA[31:0] are ignored. Access is automatically aligned to a word address.\nIn memory-to-memory mode, this register identifies the memory source address if DIR = 1 and the memory destination address if DIR = 0.\nIn peripheral-to-peripheral mode, this register identifies the peripheral source address DIR = 1 and the peripheral destination address if DIR = 0.\nNote: this register is set and cleared by software.\nIt must not be written when the channel is enabled (EN = 1).\nIt is not read-only when the channel is enabled (EN = 1)."
            }
        ]
    },
    "1073784832": {
        "name": "CREL",
        "address": 1073784832,
        "size": 32,
        "access": "read-write",
        "desc": "Clock Calibration Unit Core Release\n          Register",
        "fields": [
            {
                "name": "DAY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Time Stamp Day"
            },
            {
                "name": "MON",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Time Stamp Month"
            },
            {
                "name": "YEAR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Time Stamp Year"
            },
            {
                "name": "SUBSTEP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Sub-step of Core Release"
            },
            {
                "name": "STEP",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Step of Core Release"
            },
            {
                "name": "REL",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Core Release"
            }
        ]
    },
    "1073784836": {
        "name": "CCFG",
        "address": 1073784836,
        "size": 32,
        "access": "read-write",
        "desc": "Calibration Configuration\n          Register",
        "fields": [
            {
                "name": "TQBT",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Time Quanta per Bit Time"
            },
            {
                "name": "BCC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Bypass Clock Calibration"
            },
            {
                "name": "CFL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Calibration Field Length"
            },
            {
                "name": "OCPM",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Oscillator Clock Periods\n              Minimum"
            },
            {
                "name": "CDIV",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Clock Divider"
            },
            {
                "name": "SWR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Software Reset"
            }
        ]
    },
    "1073784840": {
        "name": "CSTAT",
        "address": 1073784840,
        "size": 32,
        "access": "read-write",
        "desc": "Calibration Status Register",
        "fields": [
            {
                "name": "OCPC",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "Oscillator Clock Period\n              Counter"
            },
            {
                "name": "TQC",
                "bitOffset": 18,
                "bitWidth": 11,
                "desc": "Time Quanta Counter"
            },
            {
                "name": "CALS",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Calibration State"
            }
        ]
    },
    "1073784844": {
        "name": "CWD",
        "address": 1073784844,
        "size": 32,
        "access": "read-write",
        "desc": "Calibration Watchdog Register",
        "fields": [
            {
                "name": "WDC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDC"
            },
            {
                "name": "WDV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "WDV"
            }
        ]
    },
    "1073784848": {
        "name": "IR",
        "address": 1073784848,
        "size": 32,
        "access": "read-write",
        "desc": "Clock Calibration Unit Interrupt\n          Register",
        "fields": [
            {
                "name": "CWE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Calibration Watchdog Event"
            },
            {
                "name": "CSC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Calibration State Changed"
            }
        ]
    },
    "1073784852": {
        "name": "IE",
        "address": 1073784852,
        "size": 32,
        "access": "read-write",
        "desc": "Clock Calibration Unit Interrupt Enable\n          Register",
        "fields": [
            {
                "name": "CWEE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Calibration Watchdog Event\n              Enable"
            },
            {
                "name": "CSCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Calibration State Changed\n              Enable"
            }
        ]
    },
    "1073769472": {
        "name": "CR",
        "address": 1073769472,
        "size": 32,
        "access": "read-write",
        "desc": "CEC control register",
        "fields": [
            {
                "name": "CECEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEC Enable The CECEN bit is set and\n              cleared by software. CECEN=1 starts message reception\n              and enables the TXSOM control. CECEN=0 disables the\n              CEC peripheral, clears all bits of CEC_CR register\n              and aborts any on-going reception or\n              transmission."
            },
            {
                "name": "TXSOM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx Start Of Message TXSOM is set by\n              software to command transmission of the first byte of\n              a CEC message. If the CEC message consists of only\n              one byte, TXEOM must be set before of TXSOM.\n              Start-Bit is effectively started on the CEC line\n              after SFT is counted. If TXSOM is set while a message\n              reception is ongoing, transmission will start after\n              the end of reception. TXSOM is cleared by hardware\n              after the last byte of the message is sent with a\n              positive acknowledge (TXEND=1), in case of\n              transmission underrun (TXUDR=1), negative acknowledge\n              (TXACKE=1), and transmission error (TXERR=1). It is\n              also cleared by CECEN=0. It is not cleared and\n              transmission is automatically retried in case of\n              arbitration lost (ARBLST=1). TXSOM can be also used\n              as a status bit informing application whether any\n              transmission request is pending or under execution.\n              The application can abort a transmission request at\n              any time by clearing the CECEN bit. Note: TXSOM must\n              be set when CECEN=1 TXSOM must be set when\n              transmission data is available into TXDR HEADERs\n              first four bits containing own peripheral address are\n              taken from TXDR[7:4], not from CEC_CFGR.OAR which is\n              used only for reception"
            },
            {
                "name": "TXEOM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tx End Of Message The TXEOM bit is set\n              by software to command transmission of the last byte\n              of a CEC message. TXEOM is cleared by hardware at the\n              same time and under the same conditions as for TXSOM.\n              Note: TXEOM must be set when CECEN=1 TXEOM must be\n              set before writing transmission data to TXDR If TXEOM\n              is set when TXSOM=0, transmitted message will consist\n              of 1 byte (HEADER) only (PING message)"
            }
        ]
    },
    "1073769476": {
        "name": "CFGR",
        "address": 1073769476,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          HDMI-CEC controller. It is mandatory to write CEC_CFGR\n          only when CECEN=0.",
        "fields": [
            {
                "name": "SFT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal Free Time SFT bits are set by\n              software. In the SFT=0x0 configuration the number of\n              nominal data bit periods waited before transmission\n              is ruled by hardware according to the transmission\n              history. In all the other configurations the SFT\n              number is determined by software. * 0x0 ** 2.5\n              Data-Bit periods if CEC is the last bus initiator\n              with unsuccessful transmission (ARBLST=1, TXERR=1,\n              TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is\n              the new bus initiator ** 6 Data-Bit periods if CEC is\n              the last bus initiator with successful transmission\n              (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2:\n              1.5 nominal data bit periods * 0x3: 2.5 nominal data\n              bit periods * 0x4: 3.5 nominal data bit periods *\n              0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal\n              data bit periods * 0x7: 6.5 nominal data bit\n              periods"
            },
            {
                "name": "RXTOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx-Tolerance The RXTOL bit is set and\n              cleared by software. ** Start-Bit, +/- 200 s rise,\n              +/- 200 s fall. ** Data-Bit: +/- 200 s rise. +/- 350\n              s fall. ** Start-Bit: +/- 400 s rise, +/- 400 s fall\n              ** Data-Bit: +/-300 s rise, +/- 500 s\n              fall"
            },
            {
                "name": "BRESTP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx-Stop on Bit Rising Error The BRESTP\n              bit is set and cleared by software."
            },
            {
                "name": "BREGEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Generate Error-Bit on Bit Rising Error\n              The BREGEN bit is set and cleared by software. Note:\n              If BRDNOGEN=0, an Error-bit is generated upon BRE\n              detection with BRESTP=1 in broadcast even if\n              BREGEN=0"
            },
            {
                "name": "LBPEGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Generate Error-Bit on Long Bit Period\n              Error The LBPEGEN bit is set and cleared by software.\n              Note: If BRDNOGEN=0, an Error-bit is generated upon\n              LBPE detection in broadcast even if\n              LBPEGEN=0"
            },
            {
                "name": "BRDNOGEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Avoid Error-Bit Generation in Broadcast\n              The BRDNOGEN bit is set and cleared by\n              software."
            },
            {
                "name": "SFTOPT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SFT Option Bit The SFTOPT bit is set and\n              cleared by software."
            },
            {
                "name": "OAR",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Own addresses configuration The OAR bits\n              are set by software to select which destination\n              logical addresses has to be considered in receive\n              mode. Each bit, when set, enables the CEC logical\n              address identified by the given bit position. At the\n              end of HEADER reception, the received destination\n              address is compared with the enabled addresses. In\n              case of matching address, the incoming message is\n              acknowledged and received. In case of non-matching\n              address, the incoming message is received only in\n              listen mode (LSTN=1), but without acknowledge sent.\n              Broadcast messages are always received. Example: OAR\n              = 0b000 0000 0010 0001 means that CEC acknowledges\n              addresses 0x0 and 0x5. Consequently, each message\n              directed to one of these addresses is\n              received."
            },
            {
                "name": "LSTN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Listen mode LSTN bit is set and cleared\n              by software."
            }
        ]
    },
    "1073769480": {
        "name": "TXDR",
        "address": 1073769480,
        "size": 32,
        "access": "write-only",
        "desc": "CEC Tx data register",
        "fields": [
            {
                "name": "TXD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Tx Data register. TXD is a write-only\n              register containing the data byte to be transmitted.\n              Note: TXD must be written when\n              TXSTART=1"
            }
        ]
    },
    "1073769484": {
        "name": "RXDR",
        "address": 1073769484,
        "size": 32,
        "access": "read-only",
        "desc": "CEC Rx Data Register",
        "fields": [
            {
                "name": "RXD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Rx Data register. RXD is read-only and\n              contains the last data byte which has been received\n              from the CEC line."
            }
        ]
    },
    "1073769488": {
        "name": "ISR",
        "address": 1073769488,
        "size": 32,
        "access": "read-write",
        "desc": "CEC Interrupt and Status\n          Register",
        "fields": [
            {
                "name": "RXBR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx-Byte Received The RXBR bit is set by\n              hardware to inform application that a new byte has\n              been received from the CEC line and stored into the\n              RXD buffer. RXBR is cleared by software write at\n              1."
            },
            {
                "name": "RXEND",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End Of Reception RXEND is set by\n              hardware to inform application that the last byte of\n              a CEC message is received from the CEC line and\n              stored into the RXD buffer. RXEND is set at the same\n              time of RXBR. RXEND is cleared by software write at\n              1."
            },
            {
                "name": "RXOVR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx-Overrun RXOVR is set by hardware if\n              RXBR is not yet cleared at the time a new byte is\n              received on the CEC line and stored into RXD. RXOVR\n              assertion stops message reception so that no\n              acknowledge is sent. In case of broadcast, a negative\n              acknowledge is sent. RXOVR is cleared by software\n              write at 1."
            },
            {
                "name": "BRE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx-Bit Rising Error BRE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Bit Rising Error. BRE is set either at the time the\n              misplaced rising edge occurs, or at the end of the\n              maximum BRE tolerance allowed by RXTOL, in case\n              rising edge is still longing. BRE stops message\n              reception if BRESTP=1. BRE generates an Error-Bit on\n              the CEC line if BREGEN=1. BRE is cleared by software\n              write at 1."
            },
            {
                "name": "SBPE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx-Short Bit Period Error SBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Short Bit Period Error. SBPE is set at the time the\n              anticipated falling edge occurs. SBPE generates an\n              Error-Bit on the CEC line. SBPE is cleared by\n              software write at 1."
            },
            {
                "name": "LBPE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx-Long Bit Period Error LBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Long Bit Period Error. LBPE is set at the end of the\n              maximum bit-extension tolerance allowed by RXTOL, in\n              case falling edge is still longing. LBPE always stops\n              reception of the CEC message. LBPE generates an\n              Error-Bit on the CEC line if LBPEGEN=1. In case of\n              broadcast, Error-Bit is generated even in case of\n              LBPEGEN=0. LBPE is cleared by software write at\n              1."
            },
            {
                "name": "RXACKE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx-Missing Acknowledge In receive mode,\n              RXACKE is set by hardware to inform application that\n              no acknowledge was seen on the CEC line. RXACKE\n              applies only for broadcast messages and in listen\n              mode also for not directly addressed messages\n              (destination address not enabled in OAR). RXACKE\n              aborts message reception. RXACKE is cleared by\n              software write at 1."
            },
            {
                "name": "ARBLST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Arbitration Lost ARBLST is set by\n              hardware to inform application that CEC device is\n              switching to reception due to arbitration lost event\n              following the TXSOM command. ARBLST can be due either\n              to a contending CEC device starting earlier or\n              starting at the same time but with higher HEADER\n              priority. After ARBLST assertion TXSOM bit keeps\n              pending for next transmission attempt. ARBLST is\n              cleared by software write at 1."
            },
            {
                "name": "TXBR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Tx-Byte Request TXBR is set by hardware\n              to inform application that the next transmission data\n              has to be written to TXDR. TXBR is set when the 4th\n              bit of currently transmitted byte is sent.\n              Application must write the next byte to TXDR within 6\n              nominal data-bit periods before transmission underrun\n              error occurs (TXUDR). TXBR is cleared by software\n              write at 1."
            },
            {
                "name": "TXEND",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "End of Transmission TXEND is set by\n              hardware to inform application that the last byte of\n              the CEC message has been successfully transmitted.\n              TXEND clears the TXSOM and TXEOM control bits. TXEND\n              is cleared by software write at 1."
            },
            {
                "name": "TXUDR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx-Buffer Underrun In transmission mode,\n              TXUDR is set by hardware if application was not in\n              time to load TXDR before of next byte transmission.\n              TXUDR aborts message transmission and clears TXSOM\n              and TXEOM control bits. TXUDR is cleared by software\n              write at 1"
            },
            {
                "name": "TXERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx-Error In transmission mode, TXERR is\n              set by hardware if the CEC initiator detects low\n              impedance on the CEC line while it is released. TXERR\n              aborts message transmission and clears TXSOM and\n              TXEOM controls. TXERR is cleared by software write at\n              1."
            },
            {
                "name": "TXACKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx-Missing Acknowledge Error In\n              transmission mode, TXACKE is set by hardware to\n              inform application that no acknowledge was received.\n              In case of broadcast transmission, TXACKE informs\n              application that a negative acknowledge was received.\n              TXACKE aborts message transmission and clears TXSOM\n              and TXEOM controls. TXACKE is cleared by software\n              write at 1."
            }
        ]
    },
    "1073769492": {
        "name": "IER",
        "address": 1073769492,
        "size": 32,
        "access": "read-write",
        "desc": "CEC interrupt enable register",
        "fields": [
            {
                "name": "RXBRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx-Byte Received Interrupt Enable The\n              RXBRIE bit is set and cleared by\n              software."
            },
            {
                "name": "RXENDIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End Of Reception Interrupt Enable The\n              RXENDIE bit is set and cleared by\n              software."
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx-Buffer Overrun Interrupt Enable The\n              RXOVRIE bit is set and cleared by\n              software."
            },
            {
                "name": "BREIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Bit Rising Error Interrupt Enable The\n              BREIE bit is set and cleared by\n              software."
            },
            {
                "name": "SBPEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Short Bit Period Error Interrupt Enable\n              The SBPEIE bit is set and cleared by\n              software."
            },
            {
                "name": "LBPEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Long Bit Period Error Interrupt Enable\n              The LBPEIE bit is set and cleared by\n              software."
            },
            {
                "name": "RXACKIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx-Missing Acknowledge Error Interrupt\n              Enable The RXACKIE bit is set and cleared by\n              software."
            },
            {
                "name": "ARBLSTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Arbitration Lost Interrupt Enable The\n              ARBLSTIE bit is set and cleared by\n              software."
            },
            {
                "name": "TXBRIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Tx-Byte Request Interrupt Enable The\n              TXBRIE bit is set and cleared by\n              software."
            },
            {
                "name": "TXENDIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Tx-End Of Message Interrupt Enable The\n              TXENDIE bit is set and cleared by\n              software."
            },
            {
                "name": "TXUDRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx-Underrun Interrupt Enable The TXUDRIE\n              bit is set and cleared by software."
            },
            {
                "name": "TXERRIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx-Error Interrupt Enable The TXERRIE\n              bit is set and cleared by software."
            },
            {
                "name": "TXACKIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx-Missing Acknowledge Error Interrupt\n              Enable The TXACKEIE bit is set and cleared by\n              software."
            }
        ]
    },
    "1476409344": {
        "name": "SR",
        "address": 1476409344,
        "size": 32,
        "access": "read-only",
        "desc": "Comparator status register",
        "fields": [
            {
                "name": "C1VAL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "COMP channel 1 output status\n              bit"
            },
            {
                "name": "C2VAL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "COMP channel 2 output status\n              bit"
            },
            {
                "name": "C1IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "COMP channel 1 Interrupt\n              Flag"
            },
            {
                "name": "C2IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "COMP channel 2 Interrupt\n              Flag"
            }
        ]
    },
    "1476409348": {
        "name": "ICFR",
        "address": 1476409348,
        "size": 32,
        "access": "write-only",
        "desc": "Comparator interrupt clear flag\n          register",
        "fields": [
            {
                "name": "CC1IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Clear COMP channel 1 Interrupt\n              Flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear COMP channel 2 Interrupt\n              Flag"
            }
        ]
    },
    "1476409352": {
        "name": "OR",
        "address": 1476409352,
        "size": 32,
        "access": "read-write",
        "desc": "Comparator option register",
        "fields": [
            {
                "name": "AFOP",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Selection of source for alternate\n              function of output ports"
            },
            {
                "name": "OR",
                "bitOffset": 11,
                "bitWidth": 21,
                "desc": "Option Register"
            }
        ]
    },
    "1476409356": {
        "name": "CFGR1",
        "address": 1476409356,
        "size": 32,
        "access": "read-write",
        "desc": "Comparator configuration register\n          1",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "COMP channel 1 enable bit"
            },
            {
                "name": "BRGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Scaler bridge enable"
            },
            {
                "name": "SCALEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage scaler enable bit"
            },
            {
                "name": "POLARITY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "COMP channel 1 polarity selection\n              bit"
            },
            {
                "name": "ITEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "COMP channel 1 interrupt\n              enable"
            },
            {
                "name": "HYST",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "COMP channel 1 hysteresis selection\n              bits"
            },
            {
                "name": "PWRMODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Power Mode of the COMP channel\n              1"
            },
            {
                "name": "INMSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "COMP channel 1 inverting input selection\n              field"
            },
            {
                "name": "INPSEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "COMP channel 1 non-inverting input\n              selection bit"
            },
            {
                "name": "BLANKING",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "COMP channel 1 blanking source selection\n              bits"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock bit"
            }
        ]
    },
    "1476409360": {
        "name": "CFGR2",
        "address": 1476409360,
        "size": 32,
        "access": "read-write",
        "desc": "Comparator configuration register\n          2",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "COMP channel 1 enable bit"
            },
            {
                "name": "BRGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Scaler bridge enable"
            },
            {
                "name": "SCALEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage scaler enable bit"
            },
            {
                "name": "POLARITY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "COMP channel 1 polarity selection\n              bit"
            },
            {
                "name": "WINMODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Window comparator mode selection\n              bit"
            },
            {
                "name": "ITEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "COMP channel 1 interrupt\n              enable"
            },
            {
                "name": "HYST",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "COMP channel 1 hysteresis selection\n              bits"
            },
            {
                "name": "PWRMODE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Power Mode of the COMP channel\n              1"
            },
            {
                "name": "INMSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "COMP channel 1 inverting input selection\n              field"
            },
            {
                "name": "INPSEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "COMP channel 1 non-inverting input\n              selection bit"
            },
            {
                "name": "BLANKING",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "COMP channel 1 blanking source selection\n              bits"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock bit"
            }
        ]
    },
    "1208108032": {
        "name": "CORDIC_CSR",
        "address": 1208108032,
        "size": 32,
        "access": "",
        "desc": "CORDIC control/status register ",
        "fields": [
            {
                "name": "FUNC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Function"
            },
            {
                "name": "PRECISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Precision required (number of iterations)\nTo determine the number of iterations needed for a given accuracy refer to .\nNote that for most functions, the recommended range for this field is 3 to 6."
            },
            {
                "name": "SCALE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Scaling factor\nThe value of this field indicates the scaling factor applied to the arguments and/or results. A value n implies that the arguments have been multiplied by a factor 2-n, and/or the results need to be multiplied by 2n. Refer to  for the applicability of the scaling factor for each function and the appropriate range."
            },
            {
                "name": "IEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable interrupt.\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "DMAREN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Enable DMA read channel\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "DMAWEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable DMA write channel\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "NRES",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Number of results in the CORDIC_RDATA register\nReads return the current state of the bit."
            },
            {
                "name": "NARGS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Number of arguments expected by the CORDIC_WDATA register\nReads return the current state of the bit."
            },
            {
                "name": "RESSIZE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Width of output data\nRESSIZE selects the number of bits used to represent output data.\nIf 32-bit data is selected, the CORDIC_RDATA register contains results in q1.31 format.\nIf 16-bit data is selected, the least significant half-word of CORDIC_RDATA contains the primary result (RES1) in q1.15 format, and the most significant half-word contains the secondary result (RES2), also in q1.15 format."
            },
            {
                "name": "ARGSIZE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Width of input data\nARGSIZE selects the number of bits used to represent input data.\nIf 32-bit data is selected, the CORDIC_WDATA register expects arguments in q1.31 format.\nIf 16-bit data is selected, the CORDIC_WDATA register expects arguments in q1.15 format. The primary argument (ARG1) is written to the least significant half-word, and the secondary argument (ARG2) to the most significant half-word."
            },
            {
                "name": "RRDY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Result ready flag\nThis bit is set by hardware when a CORDIC operation completes. It is reset by hardware when the CORDIC_RDATA register is read (NRES+1) times.\nWhen this bit is set, if the IEN bit is also set, the CORDIC interrupt is asserted. If the DMAREN bit is set, a DMA read channel request is generated. While this bit is set, no new calculation is started."
            }
        ]
    },
    "1208108036": {
        "name": "CORDIC_WDATA",
        "address": 1208108036,
        "size": 32,
        "access": "",
        "desc": "CORDIC argument register ",
        "fields": [
            {
                "name": "ARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Function input arguments\nThis register is programmed with the input arguments for the function selected in the CORDIC_CSR register FUNC field.\nIf 32-bit format is selected (CORDIC_CSR.ARGSIZE = 0) and two input arguments are required (CORDIC_CSR.NARGS = 1), two successive writes are required to this register. The first writes the primary argument (ARG1), the second writes the secondary argument (ARG2).\nIf 32-bit format is selected and only one input argument is required (NARGS = 0), only one write is required to this register, containing the primary argument (ARG1).\nIf 16-bit format is selected (CORDIC_CSR.ARGSIZE = 1), one write to this register contains both arguments. The primary argument (ARG1) is in the lower half, ARG[15:0], and the secondary argument (ARG2) is in the upper half, ARG[31:16]. In this case, NARGS must be set to 0.\nRefer to  for the arguments required by each function, and their permitted range.\nWhen the required number of arguments has been written, the CORDIC evaluates the function designated by CORDIC_CSR.FUNC using the supplied input arguments, provided any previous calculation has completed. If a calculation is ongoing, the ARG1 and ARG 2 values are held pending until the calculation is completed and the results read. During this time, a write to the register cancels the pending operation and overwrite the argument data."
            }
        ]
    },
    "1208108040": {
        "name": "CORDIC_RDATA",
        "address": 1208108040,
        "size": 32,
        "access": "",
        "desc": "CORDIC result register ",
        "fields": [
            {
                "name": "RES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Function result\nIf 32-bit format is selected (CORDIC_CSR.RESSIZE = 0) and two output values are expected (CORDIC_CSR.NRES = 1), this register must be read twice when the RRDY flag is set. The first read fetches the primary result (RES1). The second read fetches the secondary result (RES2) and resets RRDY.\nIf 32-bit format is selected and only one output value is expected (NRES = 0), only one read of this register is required to fetch the primary result (RES1) and reset the RRDY flag.\nIf 16-bit format is selected (CORDIC_CSR.RESSIZE = 1), this register contains the primary result (RES1) in the lower half, RES[15:0], and the secondary result (RES2) in the upper half, RES[31:16]. In this case, NRES must be set to 0, and only one read performed.\nA read from this register resets the RRDY flag in the CORDIC_CSR register."
            }
        ]
    },
    "1476545536": {
        "name": "DR",
        "address": 1476545536,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data Register"
            }
        ]
    },
    "1476545540": {
        "name": "IDR",
        "address": 1476545540,
        "size": 32,
        "access": "read-write",
        "desc": "Independent Data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Independent Data register"
            }
        ]
    },
    "1476545544": {
        "name": "CR",
        "address": 1476545544,
        "size": 32,
        "access": "",
        "desc": "Control register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data"
            },
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data"
            }
        ]
    },
    "1476545552": {
        "name": "INIT",
        "address": 1476545552,
        "size": 32,
        "access": "read-write",
        "desc": "Initial CRC value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC\n              value"
            }
        ]
    },
    "1476545556": {
        "name": "POL",
        "address": 1476545556,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial"
            }
        ]
    },
    "1073775616": {
        "name": "CR",
        "address": 1073775616,
        "size": 32,
        "access": "",
        "desc": "CRS control register",
        "fields": [
            {
                "name": "SYNCOKIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK interrupt\n              enable"
            },
            {
                "name": "SYNCWARNIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning interrupt\n              enable"
            },
            {
                "name": "ERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization or trimming error\n              interrupt enable"
            },
            {
                "name": "ESYNCIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC interrupt\n              enable"
            },
            {
                "name": "CEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Frequency error counter enable This bit\n              enables the oscillator clock for the frequency error\n              counter. When this bit is set, the CRS_CFGR register\n              is write-protected and cannot be\n              modified."
            },
            {
                "name": "AUTOTRIMEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Automatic trimming enable This bit\n              enables the automatic hardware adjustment of TRIM\n              bits according to the measured frequency error\n              between two SYNC events. If this bit is set, the TRIM\n              bits are read-only. The TRIM value can be adjusted by\n              hardware by one or two steps at a time, depending on\n              the measured frequency error value. Refer to\n              Section7.3.4: Frequency error evaluation and\n              automatic trimming for more details."
            },
            {
                "name": "SWSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Generate software SYNC event This bit is\n              set by software in order to generate a software SYNC\n              event. It is automatically cleared by\n              hardware."
            },
            {
                "name": "TRIM",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "HSI48 oscillator smooth trimming These\n              bits provide a user-programmable trimming value to\n              the HSI48 oscillator. They can be programmed to\n              adjust to variations in voltage and temperature that\n              influence the frequency of the HSI48. The default\n              value is 32, which corresponds to the middle of the\n              trimming interval. The trimming step is around 67 kHz\n              between two consecutive TRIM steps. A higher TRIM\n              value corresponds to a higher output frequency. When\n              the AUTOTRIMEN bit is set, this field is controlled\n              by hardware and is read-only."
            }
        ]
    },
    "1073775620": {
        "name": "CFGR",
        "address": 1073775620,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when the\n          frequency error counter is disabled (CEN bit is cleared\n          in CRS_CR). When the counter is enabled, this register is\n          write-protected.",
        "fields": [
            {
                "name": "RELOAD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter reload value RELOAD is the value\n              to be loaded in the frequency error counter with each\n              SYNC event. Refer to Section7.3.3: Frequency error\n              measurement for more details about counter\n              behavior."
            },
            {
                "name": "FELIM",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Frequency error limit FELIM contains the\n              value to be used to evaluate the captured frequency\n              error value latched in the FECAP[15:0] bits of the\n              CRS_ISR register. Refer to Section7.3.4: Frequency\n              error evaluation and automatic trimming for more\n              details about FECAP evaluation."
            },
            {
                "name": "SYNCDIV",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "SYNC divider These bits are set and\n              cleared by software to control the division factor of\n              the SYNC signal."
            },
            {
                "name": "SYNCSRC",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "SYNC signal source selection These bits\n              are set and cleared by software to select the SYNC\n              signal source. Note: When using USB LPM (Link Power\n              Management) and the device is in Sleep mode, the\n              periodic USB SOF will not be generated by the host.\n              No SYNC signal will therefore be provided to the CRS\n              to calibrate the HSI48 on the run. To guarantee the\n              required clock precision after waking up from Sleep\n              mode, the LSE or reference clock on the GPIOs should\n              be used as SYNC signal."
            },
            {
                "name": "SYNCPOL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SYNC polarity selection This bit is set\n              and cleared by software to select the input polarity\n              for the SYNC signal source."
            }
        ]
    },
    "1073775624": {
        "name": "ISR",
        "address": 1073775624,
        "size": 32,
        "access": "read-only",
        "desc": "CRS interrupt and status\n          register",
        "fields": [
            {
                "name": "SYNCOKF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK flag This flag is set by\n              hardware when the measured frequency error is smaller\n              than FELIM * 3. This means that either no adjustment\n              of the TRIM value is needed or that an adjustment by\n              one trimming step is enough to compensate the\n              frequency error. An interrupt is generated if the\n              SYNCOKIE bit is set in the CRS_CR register. It is\n              cleared by software by setting the SYNCOKC bit in the\n              CRS_ICR register."
            },
            {
                "name": "SYNCWARNF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning flag This flag is set by\n              hardware when the measured frequency error is greater\n              than or equal to FELIM * 3, but smaller than FELIM *\n              128. This means that to compensate the frequency\n              error, the TRIM value must be adjusted by two steps\n              or more. An interrupt is generated if the SYNCWARNIE\n              bit is set in the CRS_CR register. It is cleared by\n              software by setting the SYNCWARNC bit in the CRS_ICR\n              register."
            },
            {
                "name": "ERRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error flag This flag is set by hardware\n              in case of any synchronization or trimming error. It\n              is the logical OR of the TRIMOVF, SYNCMISS and\n              SYNCERR bits. An interrupt is generated if the ERRIE\n              bit is set in the CRS_CR register. It is cleared by\n              software in reaction to setting the ERRC bit in the\n              CRS_ICR register, which clears the TRIMOVF, SYNCMISS\n              and SYNCERR bits."
            },
            {
                "name": "ESYNCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC flag This flag is set by\n              hardware when the frequency error counter reached a\n              zero value. An interrupt is generated if the ESYNCIE\n              bit is set in the CRS_CR register. It is cleared by\n              software by setting the ESYNCC bit in the CRS_ICR\n              register."
            },
            {
                "name": "SYNCERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYNC error This flag is set by hardware\n              when the SYNC pulse arrives before the ESYNC event\n              and the measured frequency error is greater than or\n              equal to FELIM * 128. This means that the frequency\n              error is too big (internal frequency too low) to be\n              compensated by adjusting the TRIM value, and that\n              some other action should be taken. An interrupt is\n              generated if the ERRIE bit is set in the CRS_CR\n              register. It is cleared by software by setting the\n              ERRC bit in the CRS_ICR register."
            },
            {
                "name": "SYNCMISS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SYNC missed This flag is set by hardware\n              when the frequency error counter reached value FELIM\n              * 128 and no SYNC was detected, meaning either that a\n              SYNC pulse was missed or that the frequency error is\n              too big (internal frequency too high) to be\n              compensated by adjusting the TRIM value, and that\n              some other action should be taken. At this point, the\n              frequency error counter is stopped (waiting for a\n              next SYNC) and an interrupt is generated if the ERRIE\n              bit is set in the CRS_CR register. It is cleared by\n              software by setting the ERRC bit in the CRS_ICR\n              register."
            },
            {
                "name": "TRIMOVF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Trimming overflow or underflow This flag\n              is set by hardware when the automatic trimming tries\n              to over- or under-flow the TRIM value. An interrupt\n              is generated if the ERRIE bit is set in the CRS_CR\n              register. It is cleared by software by setting the\n              ERRC bit in the CRS_ICR register."
            },
            {
                "name": "FEDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Frequency error direction FEDIR is the\n              counting direction of the frequency error counter\n              latched in the time of the last SYNC event. It shows\n              whether the actual frequency is below or above the\n              target."
            },
            {
                "name": "FECAP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Frequency error capture FECAP is the\n              frequency error counter value latched in the time of\n              the last SYNC event. Refer to Section7.3.4: Frequency\n              error evaluation and automatic trimming for more\n              details about FECAP usage."
            }
        ]
    },
    "1073775628": {
        "name": "ICR",
        "address": 1073775628,
        "size": 32,
        "access": "read-write",
        "desc": "CRS interrupt flag clear\n          register",
        "fields": [
            {
                "name": "SYNCOKC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SYNC event OK clear flag Writing 1 to\n              this bit clears the SYNCOKF flag in the CRS_ISR\n              register."
            },
            {
                "name": "SYNCWARNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYNC warning clear flag Writing 1 to\n              this bit clears the SYNCWARNF flag in the CRS_ISR\n              register."
            },
            {
                "name": "ERRC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Error clear flag Writing 1 to this bit\n              clears TRIMOVF, SYNCMISS and SYNCERR bits and\n              consequently also the ERRF flag in the CRS_ISR\n              register."
            },
            {
                "name": "ESYNCC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Expected SYNC clear flag Writing 1 to\n              this bit clears the ESYNCF flag in the CRS_ISR\n              register."
            }
        ]
    },
    "1208094720": {
        "name": "CR",
        "address": 1208094720,
        "size": 32,
        "access": "",
        "desc": "control register",
        "fields": [
            {
                "name": "ALGODIR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Algorithm direction"
            },
            {
                "name": "ALGOMODE0",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Algorithm mode"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data type selection"
            },
            {
                "name": "KEYSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Key size selection (AES mode\n              only)"
            },
            {
                "name": "FFLUSH",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "FIFO flush"
            },
            {
                "name": "CRYPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Cryptographic processor\n              enable"
            },
            {
                "name": "GCM_CCMPH",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "GCM_CCMPH"
            },
            {
                "name": "ALGOMODE3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ALGOMODE"
            }
        ]
    },
    "1208094724": {
        "name": "SR",
        "address": 1208094724,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Busy bit"
            },
            {
                "name": "OFFU",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output FIFO full"
            },
            {
                "name": "OFNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output FIFO not empty"
            },
            {
                "name": "IFNF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Input FIFO not full"
            },
            {
                "name": "IFEM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Input FIFO empty"
            }
        ]
    },
    "1208094728": {
        "name": "DIN",
        "address": 1208094728,
        "size": 32,
        "access": "read-write",
        "desc": "data input register",
        "fields": [
            {
                "name": "DATAIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data input"
            }
        ]
    },
    "1208094732": {
        "name": "DOUT",
        "address": 1208094732,
        "size": 32,
        "access": "read-only",
        "desc": "data output register",
        "fields": [
            {
                "name": "DATAOUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data output"
            }
        ]
    },
    "1208094736": {
        "name": "DMACR",
        "address": 1208094736,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DOEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA output enable"
            },
            {
                "name": "DIEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA input enable"
            }
        ]
    },
    "1208094740": {
        "name": "IMSCR",
        "address": 1208094740,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt mask set/clear\n          register",
        "fields": [
            {
                "name": "OUTIM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Output FIFO service interrupt\n              mask"
            },
            {
                "name": "INIM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Input FIFO service interrupt\n              mask"
            }
        ]
    },
    "1208094744": {
        "name": "RISR",
        "address": 1208094744,
        "size": 32,
        "access": "read-only",
        "desc": "raw interrupt status register",
        "fields": [
            {
                "name": "OUTRIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Output FIFO service raw interrupt\n              status"
            },
            {
                "name": "INRIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Input FIFO service raw interrupt\n              status"
            }
        ]
    },
    "1208094748": {
        "name": "MISR",
        "address": 1208094748,
        "size": 32,
        "access": "read-only",
        "desc": "masked interrupt status\n          register",
        "fields": [
            {
                "name": "OUTMIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Output FIFO service masked interrupt\n              status"
            },
            {
                "name": "INMIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Input FIFO service masked interrupt\n              status"
            }
        ]
    },
    "1208094752": {
        "name": "K0LR",
        "address": 1208094752,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k224",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k224"
            },
            {
                "name": "k225",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k225"
            },
            {
                "name": "k226",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k226"
            },
            {
                "name": "k227",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k227"
            },
            {
                "name": "k228",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k228"
            },
            {
                "name": "k229",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k229"
            },
            {
                "name": "k230",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k230"
            },
            {
                "name": "k231",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k231"
            },
            {
                "name": "k232",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k232"
            },
            {
                "name": "k233",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k233"
            },
            {
                "name": "k234",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k234"
            },
            {
                "name": "k235",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k235"
            },
            {
                "name": "k236",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k236"
            },
            {
                "name": "k237",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k237"
            },
            {
                "name": "k238",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k238"
            },
            {
                "name": "k239",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k239"
            },
            {
                "name": "k240",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k240"
            },
            {
                "name": "k241",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k241"
            },
            {
                "name": "k242",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k242"
            },
            {
                "name": "k243",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k243"
            },
            {
                "name": "k244",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k244"
            },
            {
                "name": "k245",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k245"
            },
            {
                "name": "k246",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k246"
            },
            {
                "name": "k247",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k247"
            },
            {
                "name": "k248",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k248"
            },
            {
                "name": "k249",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k249"
            },
            {
                "name": "k250",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k250"
            },
            {
                "name": "k251",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k251"
            },
            {
                "name": "k252",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k252"
            },
            {
                "name": "k253",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k253"
            },
            {
                "name": "k254",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k254"
            },
            {
                "name": "k255",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k255"
            }
        ]
    },
    "1208094756": {
        "name": "K0RR",
        "address": 1208094756,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k192",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k192"
            },
            {
                "name": "k193",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k193"
            },
            {
                "name": "k194",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k194"
            },
            {
                "name": "k195",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k195"
            },
            {
                "name": "k196",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k196"
            },
            {
                "name": "k197",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k197"
            },
            {
                "name": "k198",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k198"
            },
            {
                "name": "k199",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k199"
            },
            {
                "name": "k200",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k200"
            },
            {
                "name": "k201",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k201"
            },
            {
                "name": "k202",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k202"
            },
            {
                "name": "k203",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k203"
            },
            {
                "name": "k204",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k204"
            },
            {
                "name": "k205",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k205"
            },
            {
                "name": "k206",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k206"
            },
            {
                "name": "k207",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k207"
            },
            {
                "name": "k208",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k208"
            },
            {
                "name": "k209",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k209"
            },
            {
                "name": "k210",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k210"
            },
            {
                "name": "k211",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k211"
            },
            {
                "name": "k212",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k212"
            },
            {
                "name": "k213",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k213"
            },
            {
                "name": "k214",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k214"
            },
            {
                "name": "k215",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k215"
            },
            {
                "name": "k216",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k216"
            },
            {
                "name": "k217",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k217"
            },
            {
                "name": "k218",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k218"
            },
            {
                "name": "k219",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k219"
            },
            {
                "name": "k220",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k220"
            },
            {
                "name": "k221",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k221"
            },
            {
                "name": "k222",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k222"
            },
            {
                "name": "k223",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k223"
            }
        ]
    },
    "1208094760": {
        "name": "K1LR",
        "address": 1208094760,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k160",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k160"
            },
            {
                "name": "k161",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k161"
            },
            {
                "name": "k162",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k162"
            },
            {
                "name": "k163",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k163"
            },
            {
                "name": "k164",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k164"
            },
            {
                "name": "k165",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k165"
            },
            {
                "name": "k166",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k166"
            },
            {
                "name": "k167",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k167"
            },
            {
                "name": "k168",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k168"
            },
            {
                "name": "k169",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k169"
            },
            {
                "name": "k170",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k170"
            },
            {
                "name": "k171",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k171"
            },
            {
                "name": "k172",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k172"
            },
            {
                "name": "k173",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k173"
            },
            {
                "name": "k174",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k174"
            },
            {
                "name": "k175",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k175"
            },
            {
                "name": "k176",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k176"
            },
            {
                "name": "k177",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k177"
            },
            {
                "name": "k178",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k178"
            },
            {
                "name": "k179",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k179"
            },
            {
                "name": "k180",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k180"
            },
            {
                "name": "k181",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k181"
            },
            {
                "name": "k182",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k182"
            },
            {
                "name": "k183",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k183"
            },
            {
                "name": "k184",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k184"
            },
            {
                "name": "k185",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k185"
            },
            {
                "name": "k186",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k186"
            },
            {
                "name": "k187",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k187"
            },
            {
                "name": "k188",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k188"
            },
            {
                "name": "k189",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k189"
            },
            {
                "name": "k190",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k190"
            },
            {
                "name": "k191",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k191"
            }
        ]
    },
    "1208094764": {
        "name": "K1RR",
        "address": 1208094764,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k128",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k128"
            },
            {
                "name": "k129",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k129"
            },
            {
                "name": "k130",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k130"
            },
            {
                "name": "k131",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k131"
            },
            {
                "name": "k132",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k132"
            },
            {
                "name": "k133",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k133"
            },
            {
                "name": "k134",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k134"
            },
            {
                "name": "k135",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k135"
            },
            {
                "name": "k136",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k136"
            },
            {
                "name": "k137",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k137"
            },
            {
                "name": "k138",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k138"
            },
            {
                "name": "k139",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k139"
            },
            {
                "name": "k140",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k140"
            },
            {
                "name": "k141",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k141"
            },
            {
                "name": "k142",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k142"
            },
            {
                "name": "k143",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k143"
            },
            {
                "name": "k144",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k144"
            },
            {
                "name": "k145",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k145"
            },
            {
                "name": "k146",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k146"
            },
            {
                "name": "k147",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k147"
            },
            {
                "name": "k148",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k148"
            },
            {
                "name": "k149",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k149"
            },
            {
                "name": "k150",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k150"
            },
            {
                "name": "k151",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k151"
            },
            {
                "name": "k152",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k152"
            },
            {
                "name": "k153",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k153"
            },
            {
                "name": "k154",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k154"
            },
            {
                "name": "k155",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k155"
            },
            {
                "name": "k156",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k156"
            },
            {
                "name": "k157",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k157"
            },
            {
                "name": "k158",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k158"
            },
            {
                "name": "k159",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k159"
            }
        ]
    },
    "1208094768": {
        "name": "K2LR",
        "address": 1208094768,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k96",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k96"
            },
            {
                "name": "k97",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k97"
            },
            {
                "name": "k98",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k98"
            },
            {
                "name": "k99",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k99"
            },
            {
                "name": "k100",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k100"
            },
            {
                "name": "k101",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k101"
            },
            {
                "name": "k102",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k102"
            },
            {
                "name": "k103",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k103"
            },
            {
                "name": "k104",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k104"
            },
            {
                "name": "k105",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k105"
            },
            {
                "name": "k106",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k106"
            },
            {
                "name": "k107",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k107"
            },
            {
                "name": "k108",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k108"
            },
            {
                "name": "k109",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k109"
            },
            {
                "name": "k110",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k110"
            },
            {
                "name": "k111",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k111"
            },
            {
                "name": "k112",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k112"
            },
            {
                "name": "k113",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k113"
            },
            {
                "name": "k114",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k114"
            },
            {
                "name": "k115",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k115"
            },
            {
                "name": "k116",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k116"
            },
            {
                "name": "k117",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k117"
            },
            {
                "name": "k118",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k118"
            },
            {
                "name": "k119",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k119"
            },
            {
                "name": "k120",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k120"
            },
            {
                "name": "b121",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "b121"
            },
            {
                "name": "k122",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k122"
            },
            {
                "name": "k123",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k123"
            },
            {
                "name": "k124",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k124"
            },
            {
                "name": "k125",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k125"
            },
            {
                "name": "k126",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k126"
            },
            {
                "name": "k127",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k127"
            }
        ]
    },
    "1208094772": {
        "name": "K2RR",
        "address": 1208094772,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k64",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k64"
            },
            {
                "name": "k65",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k65"
            },
            {
                "name": "k66",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k66"
            },
            {
                "name": "k67",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k67"
            },
            {
                "name": "k68",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k68"
            },
            {
                "name": "k69",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k69"
            },
            {
                "name": "k70",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k70"
            },
            {
                "name": "k71",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k71"
            },
            {
                "name": "k72",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k72"
            },
            {
                "name": "k73",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k73"
            },
            {
                "name": "k74",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k74"
            },
            {
                "name": "k75",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k75"
            },
            {
                "name": "k76",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k76"
            },
            {
                "name": "k77",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k77"
            },
            {
                "name": "k78",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k78"
            },
            {
                "name": "k79",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k79"
            },
            {
                "name": "k80",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k80"
            },
            {
                "name": "k81",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k81"
            },
            {
                "name": "k82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k82"
            },
            {
                "name": "k83",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k83"
            },
            {
                "name": "k84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k84"
            },
            {
                "name": "k85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k85"
            },
            {
                "name": "k86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k86"
            },
            {
                "name": "k87",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k87"
            },
            {
                "name": "k88",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k88"
            },
            {
                "name": "k89",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k89"
            },
            {
                "name": "k90",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k90"
            },
            {
                "name": "k91",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k91"
            },
            {
                "name": "k92",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k92"
            },
            {
                "name": "k93",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k93"
            },
            {
                "name": "k94",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k94"
            },
            {
                "name": "k95",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k95"
            }
        ]
    },
    "1208094776": {
        "name": "K3LR",
        "address": 1208094776,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k32"
            },
            {
                "name": "k33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k33"
            },
            {
                "name": "k34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k34"
            },
            {
                "name": "k35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k35"
            },
            {
                "name": "k36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k36"
            },
            {
                "name": "k37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k37"
            },
            {
                "name": "k38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k38"
            },
            {
                "name": "k39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k39"
            },
            {
                "name": "k40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k40"
            },
            {
                "name": "k41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k41"
            },
            {
                "name": "k42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k42"
            },
            {
                "name": "k43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k43"
            },
            {
                "name": "k44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k44"
            },
            {
                "name": "k45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k45"
            },
            {
                "name": "k46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k46"
            },
            {
                "name": "k47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k47"
            },
            {
                "name": "k48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k48"
            },
            {
                "name": "k49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k49"
            },
            {
                "name": "k50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k50"
            },
            {
                "name": "k51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k51"
            },
            {
                "name": "k52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k52"
            },
            {
                "name": "k53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k53"
            },
            {
                "name": "k54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k54"
            },
            {
                "name": "k55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k55"
            },
            {
                "name": "k56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k56"
            },
            {
                "name": "k57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k57"
            },
            {
                "name": "k58",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k58"
            },
            {
                "name": "k59",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k59"
            },
            {
                "name": "k60",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k60"
            },
            {
                "name": "k61",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k61"
            },
            {
                "name": "k62",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k62"
            },
            {
                "name": "k63",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k63"
            }
        ]
    },
    "1208094780": {
        "name": "K3RR",
        "address": 1208094780,
        "size": 32,
        "access": "write-only",
        "desc": "key registers",
        "fields": [
            {
                "name": "k0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "k0"
            },
            {
                "name": "k1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "k1"
            },
            {
                "name": "k2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "k2"
            },
            {
                "name": "k3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "k3"
            },
            {
                "name": "k4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "k4"
            },
            {
                "name": "k5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "k5"
            },
            {
                "name": "k6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "k6"
            },
            {
                "name": "k7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "k7"
            },
            {
                "name": "k8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "k8"
            },
            {
                "name": "k9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "k9"
            },
            {
                "name": "k10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "k10"
            },
            {
                "name": "k11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "k11"
            },
            {
                "name": "k12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "k12"
            },
            {
                "name": "k13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "k13"
            },
            {
                "name": "k14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "k14"
            },
            {
                "name": "k15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "k15"
            },
            {
                "name": "k16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "k16"
            },
            {
                "name": "k17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "k17"
            },
            {
                "name": "k18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "k18"
            },
            {
                "name": "k19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "k19"
            },
            {
                "name": "k20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "k20"
            },
            {
                "name": "k21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "k21"
            },
            {
                "name": "k22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "k22"
            },
            {
                "name": "k23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "k23"
            },
            {
                "name": "k24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "k24"
            },
            {
                "name": "k25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "k25"
            },
            {
                "name": "k26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "k26"
            },
            {
                "name": "k27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "k27"
            },
            {
                "name": "k28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "k28"
            },
            {
                "name": "k29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "k29"
            },
            {
                "name": "k30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "k30"
            },
            {
                "name": "k31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "k31"
            }
        ]
    },
    "1208094784": {
        "name": "IV0LR",
        "address": 1208094784,
        "size": 32,
        "access": "read-write",
        "desc": "Initialization vector register 0L",
        "fields": [
            {
                "name": "IV31",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IV31"
            },
            {
                "name": "IV30",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IV30"
            },
            {
                "name": "IV29",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IV29"
            },
            {
                "name": "IV28",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IV28"
            },
            {
                "name": "IV27",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IV27"
            },
            {
                "name": "IV26",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IV26"
            },
            {
                "name": "IV25",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IV25"
            },
            {
                "name": "IV24",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IV24"
            },
            {
                "name": "IV23",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IV23"
            },
            {
                "name": "IV22",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "IV22"
            },
            {
                "name": "IV21",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IV21"
            },
            {
                "name": "IV20",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "IV20"
            },
            {
                "name": "IV19",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "IV19"
            },
            {
                "name": "IV18",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "IV18"
            },
            {
                "name": "IV17",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IV17"
            },
            {
                "name": "IV16",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IV16"
            },
            {
                "name": "IV15",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IV15"
            },
            {
                "name": "IV14",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IV14"
            },
            {
                "name": "IV13",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IV13"
            },
            {
                "name": "IV12",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "IV12"
            },
            {
                "name": "IV11",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IV11"
            },
            {
                "name": "IV10",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "IV10"
            },
            {
                "name": "IV9",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "IV9"
            },
            {
                "name": "IV8",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "IV8"
            },
            {
                "name": "IV7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "IV7"
            },
            {
                "name": "IV6",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "IV6"
            },
            {
                "name": "IV5",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "IV5"
            },
            {
                "name": "IV4",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IV4"
            },
            {
                "name": "IV3",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IV3"
            },
            {
                "name": "IV2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "IV2"
            },
            {
                "name": "IV1",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "IV1"
            },
            {
                "name": "IV0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "IV0"
            }
        ]
    },
    "1208094788": {
        "name": "IV0RR",
        "address": 1208094788,
        "size": 32,
        "access": "read-write",
        "desc": "initialization vector register 0R",
        "fields": [
            {
                "name": "IV63",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IV63"
            },
            {
                "name": "IV62",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IV62"
            },
            {
                "name": "IV61",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IV61"
            },
            {
                "name": "IV60",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IV60"
            },
            {
                "name": "IV59",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IV59"
            },
            {
                "name": "IV58",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IV58"
            },
            {
                "name": "IV57",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IV57"
            },
            {
                "name": "IV56",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IV56"
            },
            {
                "name": "IV55",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IV55"
            },
            {
                "name": "IV54",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "IV54"
            },
            {
                "name": "IV53",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IV53"
            },
            {
                "name": "IV52",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "IV52"
            },
            {
                "name": "IV51",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "IV51"
            },
            {
                "name": "IV50",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "IV50"
            },
            {
                "name": "IV49",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IV49"
            },
            {
                "name": "IV48",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IV48"
            },
            {
                "name": "IV47",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IV47"
            },
            {
                "name": "IV46",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IV46"
            },
            {
                "name": "IV45",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IV45"
            },
            {
                "name": "IV44",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "IV44"
            },
            {
                "name": "IV43",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IV43"
            },
            {
                "name": "IV42",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "IV42"
            },
            {
                "name": "IV41",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "IV41"
            },
            {
                "name": "IV40",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "IV40"
            },
            {
                "name": "IV39",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "IV39"
            },
            {
                "name": "IV38",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "IV38"
            },
            {
                "name": "IV37",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "IV37"
            },
            {
                "name": "IV36",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IV36"
            },
            {
                "name": "IV35",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IV35"
            },
            {
                "name": "IV34",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "IV34"
            },
            {
                "name": "IV33",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "IV33"
            },
            {
                "name": "IV32",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "IV32"
            }
        ]
    },
    "1208094792": {
        "name": "IV1LR",
        "address": 1208094792,
        "size": 32,
        "access": "read-write",
        "desc": "Initialization vector register 1L",
        "fields": [
            {
                "name": "IV95",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IV95"
            },
            {
                "name": "IV94",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IV94"
            },
            {
                "name": "IV93",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IV93"
            },
            {
                "name": "IV92",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IV92"
            },
            {
                "name": "IV91",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IV91"
            },
            {
                "name": "IV90",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IV90"
            },
            {
                "name": "IV89",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IV89"
            },
            {
                "name": "IV88",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IV88"
            },
            {
                "name": "IV87",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IV87"
            },
            {
                "name": "IV86",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "IV86"
            },
            {
                "name": "IV85",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IV85"
            },
            {
                "name": "IV84",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "IV84"
            },
            {
                "name": "IV83",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "IV83"
            },
            {
                "name": "IV82",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "IV82"
            },
            {
                "name": "IV81",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IV81"
            },
            {
                "name": "IV80",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IV80"
            },
            {
                "name": "IV79",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IV79"
            },
            {
                "name": "IV78",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IV78"
            },
            {
                "name": "IV77",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IV77"
            },
            {
                "name": "IV76",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "IV76"
            },
            {
                "name": "IV75",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IV75"
            },
            {
                "name": "IV74",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "IV74"
            },
            {
                "name": "IV73",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "IV73"
            },
            {
                "name": "IV72",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "IV72"
            },
            {
                "name": "IV71",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "IV71"
            },
            {
                "name": "IV70",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "IV70"
            },
            {
                "name": "IV69",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "IV69"
            },
            {
                "name": "IV68",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IV68"
            },
            {
                "name": "IV67",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IV67"
            },
            {
                "name": "IV66",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "IV66"
            },
            {
                "name": "IV65",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "IV65"
            },
            {
                "name": "IV64",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "IV64"
            }
        ]
    },
    "1208094796": {
        "name": "IV1RR",
        "address": 1208094796,
        "size": 32,
        "access": "read-write",
        "desc": "Initialization vector register 1R",
        "fields": [
            {
                "name": "IV127",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IV127"
            },
            {
                "name": "IV126",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IV126"
            },
            {
                "name": "IV125",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IV125"
            },
            {
                "name": "IV124",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IV124"
            },
            {
                "name": "IV123",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IV123"
            },
            {
                "name": "IV122",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IV122"
            },
            {
                "name": "IV121",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IV121"
            },
            {
                "name": "IV120",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "IV120"
            },
            {
                "name": "IV119",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "IV119"
            },
            {
                "name": "IV118",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "IV118"
            },
            {
                "name": "IV117",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "IV117"
            },
            {
                "name": "IV116",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "IV116"
            },
            {
                "name": "IV115",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "IV115"
            },
            {
                "name": "IV114",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "IV114"
            },
            {
                "name": "IV113",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IV113"
            },
            {
                "name": "IV112",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IV112"
            },
            {
                "name": "IV111",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IV111"
            },
            {
                "name": "IV110",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IV110"
            },
            {
                "name": "IV109",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IV109"
            },
            {
                "name": "IV108",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "IV108"
            },
            {
                "name": "IV107",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IV107"
            },
            {
                "name": "IV106",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "IV106"
            },
            {
                "name": "IV105",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "IV105"
            },
            {
                "name": "IV104",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "IV104"
            },
            {
                "name": "IV103",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "IV103"
            },
            {
                "name": "IV102",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "IV102"
            },
            {
                "name": "IV101",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "IV101"
            },
            {
                "name": "IV100",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IV100"
            },
            {
                "name": "IV99",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IV99"
            },
            {
                "name": "IV98",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "IV98"
            },
            {
                "name": "IV97",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "IV97"
            },
            {
                "name": "IV96",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "IV96"
            }
        ]
    },
    "1208094800": {
        "name": "CSGCMCCM0R",
        "address": 1208094800,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM0R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM0R"
            }
        ]
    },
    "1208094804": {
        "name": "CSGCMCCM1R",
        "address": 1208094804,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM1R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM1R"
            }
        ]
    },
    "1208094808": {
        "name": "CSGCMCCM2R",
        "address": 1208094808,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM2R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM2R"
            }
        ]
    },
    "1208094812": {
        "name": "CSGCMCCM3R",
        "address": 1208094812,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM3R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM3R"
            }
        ]
    },
    "1208094816": {
        "name": "CSGCMCCM4R",
        "address": 1208094816,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM4R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM4R"
            }
        ]
    },
    "1208094820": {
        "name": "CSGCMCCM5R",
        "address": 1208094820,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM5R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM5R"
            }
        ]
    },
    "1208094824": {
        "name": "CSGCMCCM6R",
        "address": 1208094824,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM6R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM6R"
            }
        ]
    },
    "1208094828": {
        "name": "CSGCMCCM7R",
        "address": 1208094828,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCMCCM7R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCMCCM7R"
            }
        ]
    },
    "1208094832": {
        "name": "CSGCM0R",
        "address": 1208094832,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM0R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM0R"
            }
        ]
    },
    "1208094836": {
        "name": "CSGCM1R",
        "address": 1208094836,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM1R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM1R"
            }
        ]
    },
    "1208094840": {
        "name": "CSGCM2R",
        "address": 1208094840,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM2R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM2R"
            }
        ]
    },
    "1208094844": {
        "name": "CSGCM3R",
        "address": 1208094844,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM3R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM3R"
            }
        ]
    },
    "1208094848": {
        "name": "CSGCM4R",
        "address": 1208094848,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM4R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM4R"
            }
        ]
    },
    "1208094852": {
        "name": "CSGCM5R",
        "address": 1208094852,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM5R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM5R"
            }
        ]
    },
    "1208094856": {
        "name": "CSGCM6R",
        "address": 1208094856,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM6R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM6R"
            }
        ]
    },
    "1208094860": {
        "name": "CSGCM7R",
        "address": 1208094860,
        "size": 32,
        "access": "read-write",
        "desc": "context swap register",
        "fields": [
            {
                "name": "CSGCM7R",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CSGCM7R"
            }
        ]
    },
    "1073771520": {
        "name": "CR",
        "address": 1073771520,
        "size": 32,
        "access": "read-write",
        "desc": "DAC control register",
        "fields": [
            {
                "name": "EN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 enable This bit is set and\n              cleared by software to enable/disable DAC\n              channel1."
            },
            {
                "name": "TEN1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel1 trigger\n              enable"
            },
            {
                "name": "TSEL1",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "DAC channel1 trigger selection These\n              bits select the external event used to trigger DAC\n              channel1. Note: Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
            },
            {
                "name": "WAVE1",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "DAC channel1 noise/triangle wave\n              generation enable These bits are set and cleared by\n              software. Note: Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled)."
            },
            {
                "name": "MAMP1",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DAC channel1 mask/amplitude selector\n              These bits are written by software to select mask in\n              wave generation mode or amplitude in triangle\n              generation mode. = 1011: Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to 4095"
            },
            {
                "name": "DMAEN1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA enable This bit is set\n              and cleared by software."
            },
            {
                "name": "DMAUDRIE1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA Underrun Interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "CEN1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration enable This\n              bit is set and cleared by software to enable/disable\n              DAC channel 1 calibration, it can be written only if\n              bit EN1=0 into DAC_CR (the calibration mode can be\n              entered/exit only when the DAC channel is disabled)\n              Otherwise, the write operation is\n              ignored."
            },
            {
                "name": "EN2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DAC channel2 enable This bit is set and\n              cleared by software to enable/disable DAC\n              channel2."
            },
            {
                "name": "TEN2",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DAC channel2 trigger\n              enable"
            },
            {
                "name": "TSEL2",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "DAC channel2 trigger selection These\n              bits select the external event used to trigger DAC\n              channel2 Note: Only used if bit TEN2 = 1 (DAC\n              channel2 trigger enabled)."
            },
            {
                "name": "WAVE2",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "DAC channel2 noise/triangle wave\n              generation enable These bits are set/reset by\n              software. 1x: Triangle wave generation enabled Note:\n              Only used if bit TEN2 = 1 (DAC channel2 trigger\n              enabled)"
            },
            {
                "name": "MAMP2",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "DAC channel2 mask/amplitude selector\n              These bits are written by software to select mask in\n              wave generation mode or amplitude in triangle\n              generation mode. = 1011: Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to 4095"
            },
            {
                "name": "DMAEN2",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA enable This bit is set\n              and cleared by software."
            },
            {
                "name": "DMAUDRIE2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "CEN2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration enable This\n              bit is set and cleared by software to enable/disable\n              DAC channel 2 calibration, it can be written only if\n              bit EN2=0 into DAC_CR (the calibration mode can be\n              entered/exit only when the DAC channel is disabled)\n              Otherwise, the write operation is\n              ignored."
            }
        ]
    },
    "1073771524": {
        "name": "SWTRGR",
        "address": 1073771524,
        "size": 32,
        "access": "write-only",
        "desc": "DAC software trigger register",
        "fields": [
            {
                "name": "SWTRIG1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DAC channel1 software trigger This bit\n              is set by software to trigger the DAC in software\n              trigger mode. Note: This bit is cleared by hardware\n              (one APB1 clock cycle later) once the DAC_DHR1\n              register value has been loaded into the DAC_DOR1\n              register."
            },
            {
                "name": "SWTRIG2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DAC channel2 software trigger This bit\n              is set by software to trigger the DAC in software\n              trigger mode. Note: This bit is cleared by hardware\n              (one APB1 clock cycle later) once the DAC_DHR2\n              register value has been loaded into the DAC_DOR2\n              register."
            }
        ]
    },
    "1073771528": {
        "name": "DHR12R1",
        "address": 1073771528,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit right-aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            }
        ]
    },
    "1073771532": {
        "name": "DHR12L1",
        "address": 1073771532,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 12-bit left aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            }
        ]
    },
    "1073771536": {
        "name": "DHR8R1",
        "address": 1073771536,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel1 8-bit right aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel1."
            }
        ]
    },
    "1073771540": {
        "name": "DHR12R2",
        "address": 1073771540,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit right aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771544": {
        "name": "DHR12L2",
        "address": 1073771544,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 12-bit left aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data\n              These bits are written by software which specify\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771548": {
        "name": "DHR8R2",
        "address": 1073771548,
        "size": 32,
        "access": "read-write",
        "desc": "DAC channel2 8-bit right-aligned data\n          holding register",
        "fields": [
            {
                "name": "DACC2DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel2."
            }
        ]
    },
    "1073771552": {
        "name": "DHR12RD",
        "address": 1073771552,
        "size": 32,
        "access": "read-write",
        "desc": "Dual DAC 12-bit right-aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771556": {
        "name": "DHR12LD",
        "address": 1073771556,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 12-bit left aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DAC channel1 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "DAC channel2 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2."
            }
        ]
    },
    "1073771560": {
        "name": "DHR8RD",
        "address": 1073771560,
        "size": 32,
        "access": "read-write",
        "desc": "DUAL DAC 8-bit right aligned data holding\n          register",
        "fields": [
            {
                "name": "DACC1DHR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC channel1 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel1."
            },
            {
                "name": "DACC2DHR",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DAC channel2 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel2."
            }
        ]
    },
    "1073771564": {
        "name": "DOR1",
        "address": 1073771564,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel1 data output\n          register",
        "fields": [
            {
                "name": "DACC1DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel1 data output These bits are\n              read-only, they contain data output for DAC\n              channel1."
            }
        ]
    },
    "1073771568": {
        "name": "DOR2",
        "address": 1073771568,
        "size": 32,
        "access": "read-only",
        "desc": "DAC channel2 data output\n          register",
        "fields": [
            {
                "name": "DACC2DOR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "DAC channel2 data output These bits are\n              read-only, they contain data output for DAC\n              channel2."
            }
        ]
    },
    "1073771572": {
        "name": "SR",
        "address": 1073771572,
        "size": 32,
        "access": "",
        "desc": "DAC status register",
        "fields": [
            {
                "name": "DMAUDR1",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DAC channel1 DMA underrun flag This bit\n              is set by hardware and cleared by software (by\n              writing it to 1)."
            },
            {
                "name": "CAL_FLAG1",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DAC Channel 1 calibration offset status\n              This bit is set and cleared by hardware"
            },
            {
                "name": "BWST1",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DAC Channel 1 busy writing sample time\n              flag This bit is systematically set just after Sample\n              & Hold mode enable and is set each time the\n              software writes the register DAC_SHSR1, It is cleared\n              by hardware when the write operation of DAC_SHSR1 is\n              complete. (It takes about 3LSI periods of\n              synchronization)."
            },
            {
                "name": "DMAUDR2",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC channel2 DMA underrun flag This bit\n              is set by hardware and cleared by software (by\n              writing it to 1)."
            },
            {
                "name": "CAL_FLAG2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DAC Channel 2 calibration offset status\n              This bit is set and cleared by hardware"
            },
            {
                "name": "BWST2",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DAC Channel 2 busy writing sample time\n              flag This bit is systematically set just after Sample\n              & Hold mode enable and is set each time the\n              software writes the register DAC_SHSR2, It is cleared\n              by hardware when the write operation of DAC_SHSR2 is\n              complete. (It takes about 3 LSI periods of\n              synchronization)."
            }
        ]
    },
    "1073771576": {
        "name": "CCR",
        "address": 1073771576,
        "size": 32,
        "access": "read-write",
        "desc": "DAC calibration control\n          register",
        "fields": [
            {
                "name": "OTRIM1",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DAC Channel 1 offset trimming\n              value"
            },
            {
                "name": "OTRIM2",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DAC Channel 2 offset trimming\n              value"
            }
        ]
    },
    "1073771580": {
        "name": "MCR",
        "address": 1073771580,
        "size": 32,
        "access": "read-write",
        "desc": "DAC mode control register",
        "fields": [
            {
                "name": "MODE1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DAC Channel 1 mode These bits can be\n              written only when the DAC is disabled and not in the\n              calibration mode (when bit EN1=0 and bit CEN1 =0 in\n              the DAC_CR register). If EN1=1 or CEN1 =1 the write\n              operation is ignored. They can be set and cleared by\n              software to select the DAC Channel 1 mode: DAC\n              Channel 1 in normal Mode DAC Channel 1 in sample\n              &amp; hold mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "DAC Channel 2 mode These bits can be\n              written only when the DAC is disabled and not in the\n              calibration mode (when bit EN2=0 and bit CEN2 =0 in\n              the DAC_CR register). If EN2=1 or CEN2 =1 the write\n              operation is ignored. They can be set and cleared by\n              software to select the DAC Channel 2 mode: DAC\n              Channel 2 in normal Mode DAC Channel 2 in sample\n              &amp; hold mode"
            }
        ]
    },
    "1073771584": {
        "name": "SHSR1",
        "address": 1073771584,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold sample time register\n          1",
        "fields": [
            {
                "name": "TSAMPLE1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 sample Time (only valid in\n              sample &amp; hold mode) These bits can be written\n              when the DAC channel1 is disabled or also during\n              normal operation. in the latter case, the write can\n              be done only when BWSTx of DAC_SR register is low, If\n              BWSTx=1, the write operation is\n              ignored."
            }
        ]
    },
    "1073771588": {
        "name": "SHSR2",
        "address": 1073771588,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold sample time register\n          2",
        "fields": [
            {
                "name": "TSAMPLE2",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 2 sample Time (only valid in\n              sample &amp; hold mode) These bits can be written\n              when the DAC channel2 is disabled or also during\n              normal operation. in the latter case, the write can\n              be done only when BWSTx of DAC_SR register is low, if\n              BWSTx=1, the write operation is\n              ignored."
            }
        ]
    },
    "1073771592": {
        "name": "SHHR",
        "address": 1073771592,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold hold time\n          register",
        "fields": [
            {
                "name": "THOLD1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "DAC Channel 1 hold Time (only valid in\n              sample &amp; hold mode) Hold time= (THOLD[9:0]) x\n              T LSI"
            },
            {
                "name": "THOLD2",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "DAC Channel 2 hold time (only valid in\n              sample &amp; hold mode). Hold time= (THOLD[9:0])\n              x T LSI"
            }
        ]
    },
    "1073771596": {
        "name": "SHRR",
        "address": 1073771596,
        "size": 32,
        "access": "read-write",
        "desc": "DAC Sample and Hold refresh time\n          register",
        "fields": [
            {
                "name": "TREFRESH1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DAC Channel 1 refresh Time (only valid\n              in sample &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
            },
            {
                "name": "TREFRESH2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "DAC Channel 2 refresh Time (only valid\n              in sample &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI"
            }
        ]
    },
    "1543507968": {
        "name": "DBGMCU_IDC",
        "address": 1543507968,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "DEV_ID",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Device ID"
            },
            {
                "name": "REV_ID",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Revision\n"
            }
        ]
    },
    "1543507972": {
        "name": "DBGMCU_CR",
        "address": 1543507972,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "DBGSLEEP_D1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "D1 domain debug in Sleep mode enable"
            },
            {
                "name": "DBGSTOP_D1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "D1 domain debug in Stop mode enable"
            },
            {
                "name": "DBGSTBY_D1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "D1 domain debug in Standby mode enable"
            },
            {
                "name": "TRACECLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Trace port clock enable\n"
            },
            {
                "name": "D1DBGCKEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "D1 debug clock enable\n"
            },
            {
                "name": "D3DBGCKEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "D3 debug clock enable\n"
            },
            {
                "name": "TRGOEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "External trigger output enable\n"
            }
        ]
    },
    "1543508020": {
        "name": "DBGMCU_APB3FZ1",
        "address": 1543508020,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "WWDG1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WWDG1 stop in debug"
            }
        ]
    },
    "1543508028": {
        "name": "DBGMCU_APB1LFZ1",
        "address": 1543508028,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "TIM2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 stop in debug"
            },
            {
                "name": "TIM3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 stop in debug"
            },
            {
                "name": "TIM4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 stop in debug"
            },
            {
                "name": "TIM5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 stop in debug"
            },
            {
                "name": "TIM6",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 stop in debug"
            },
            {
                "name": "TIM7",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 stop in debug"
            },
            {
                "name": "TIM12",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 stop in debug"
            },
            {
                "name": "TIM13",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM13 stop in debug"
            },
            {
                "name": "TIM14",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM14 stop in debug"
            },
            {
                "name": "LPTIM1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 stop in debug"
            },
            {
                "name": "I2C1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout stop in debug"
            },
            {
                "name": "I2C2",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 SMBUS timeout stop in debug"
            },
            {
                "name": "I2C3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 SMBUS timeout stop in debug"
            },
            {
                "name": "I2C5",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2C5 SMBUS timeout stop in debug"
            }
        ]
    },
    "1543508036": {
        "name": "DBGMCU_APB1HFZ1",
        "address": 1543508036,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "TIM23",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM23 stop in debug"
            },
            {
                "name": "TIM24",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TIM24 stop in debug"
            }
        ]
    },
    "1543508044": {
        "name": "DBGMCU_APB2FZ1",
        "address": 1543508044,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "TIM1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 stop in debug"
            },
            {
                "name": "TIM8",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM8 stop in debug"
            },
            {
                "name": "TIM15",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 stop in debug"
            },
            {
                "name": "TIM16",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 stop in debug"
            },
            {
                "name": "TIM17",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 stop in debug"
            }
        ]
    },
    "1543508052": {
        "name": "DBGMCU_APB4FZ1",
        "address": 1543508052,
        "size": 32,
        "access": "read-write",
        "desc": "",
        "fields": [
            {
                "name": "I2C4",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 SMBUS timeout stop in debug"
            },
            {
                "name": "LPTIM2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 stop in debug"
            },
            {
                "name": "LPTIM3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM2 stop in debug"
            },
            {
                "name": "LPTIM4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 stop in debug"
            },
            {
                "name": "LPTIM5",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 stop in debug"
            },
            {
                "name": "RTC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC stop in debug"
            },
            {
                "name": "IWDG1",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Independent watchdog for D1 stop in debug"
            }
        ]
    },
    "1543512016": {
        "name": "DBGMCU_PIDR4",
        "address": 1543512016,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "JEP106CON",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "JEP106 continuation code"
            },
            {
                "name": "KCOUNT4",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Register file size"
            }
        ]
    },
    "1543512032": {
        "name": "DBGMCU_PIDR0",
        "address": 1543512032,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "PARTNUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Part number field, bits [7:0]"
            }
        ]
    },
    "1543512036": {
        "name": "DBGMCU_PIDR1",
        "address": 1543512036,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "PARTNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Part number field, bits [11:8]"
            },
            {
                "name": "JEP106ID",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "JEP106 identity code field, bits [3:0]"
            }
        ]
    },
    "1543512040": {
        "name": "DBGMCU_PIDR2",
        "address": 1543512040,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "JEP106ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "JEP106 identity code field, bits [6:4]"
            },
            {
                "name": "JEDEC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JEDEC assigned value"
            },
            {
                "name": "REVISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Component revision number"
            }
        ]
    },
    "1543512044": {
        "name": "DBGMCU_PIDR3",
        "address": 1543512044,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "CMOD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Customer modified"
            },
            {
                "name": "REVAND",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Metal fix version"
            }
        ]
    },
    "1543512048": {
        "name": "DBGMCU_CIDR0",
        "address": 1543512048,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Component ID field, bits [7:0]"
            }
        ]
    },
    "1543512052": {
        "name": "DBGMCU_CIDR1",
        "address": 1543512052,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Component ID field, bits [11:8]"
            },
            {
                "name": "CLASS",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Component ID field, bits [15:12] - component class"
            }
        ]
    },
    "1543512056": {
        "name": "DBGMCU_CIDR2",
        "address": 1543512056,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Component ID field, bits [23:16]"
            }
        ]
    },
    "1543512060": {
        "name": "DBGMCU_CIDR3",
        "address": 1543512060,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "PREAMBLE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Component ID field, bits [31:24]"
            }
        ]
    },
    "1208090624": {
        "name": "CR",
        "address": 1208090624,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "OELS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Odd/Even Line Select (Line Select\n              Start)"
            },
            {
                "name": "LSM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Line Select mode"
            },
            {
                "name": "OEBS",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Odd/Even Byte Select (Byte Select\n              Start)"
            },
            {
                "name": "BSM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Byte Select mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DCMI enable"
            },
            {
                "name": "EDM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Extended data mode"
            },
            {
                "name": "FCRC",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Frame capture rate control"
            },
            {
                "name": "VSPOL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Vertical synchronization\n              polarity"
            },
            {
                "name": "HSPOL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Horizontal synchronization\n              polarity"
            },
            {
                "name": "PCKPOL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Pixel clock polarity"
            },
            {
                "name": "ESS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Embedded synchronization\n              select"
            },
            {
                "name": "JPEG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "JPEG format"
            },
            {
                "name": "CROP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Crop feature"
            },
            {
                "name": "CM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture mode"
            },
            {
                "name": "CAPTURE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture enable"
            }
        ]
    },
    "1208090628": {
        "name": "SR",
        "address": 1208090628,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "FNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO not empty"
            },
            {
                "name": "VSYNC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "VSYNC"
            },
            {
                "name": "HSYNC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "HSYNC"
            }
        ]
    },
    "1208090632": {
        "name": "RIS",
        "address": 1208090632,
        "size": 32,
        "access": "read-only",
        "desc": "raw interrupt status register",
        "fields": [
            {
                "name": "LINE_RIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line raw interrupt status"
            },
            {
                "name": "VSYNC_RIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC raw interrupt status"
            },
            {
                "name": "ERR_RIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error raw interrupt\n              status"
            },
            {
                "name": "OVR_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun raw interrupt\n              status"
            },
            {
                "name": "FRAME_RIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete raw interrupt\n              status"
            }
        ]
    },
    "1208090636": {
        "name": "IER",
        "address": 1208090636,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt enable register",
        "fields": [
            {
                "name": "LINE_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line interrupt enable"
            },
            {
                "name": "VSYNC_IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC interrupt enable"
            },
            {
                "name": "ERR_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error interrupt\n              enable"
            },
            {
                "name": "OVR_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun interrupt enable"
            },
            {
                "name": "FRAME_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete interrupt\n              enable"
            }
        ]
    },
    "1208090640": {
        "name": "MIS",
        "address": 1208090640,
        "size": 32,
        "access": "read-only",
        "desc": "masked interrupt status\n          register",
        "fields": [
            {
                "name": "LINE_MIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Line masked interrupt\n              status"
            },
            {
                "name": "VSYNC_MIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VSYNC masked interrupt\n              status"
            },
            {
                "name": "ERR_MIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error masked interrupt\n              status"
            },
            {
                "name": "OVR_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun masked interrupt\n              status"
            },
            {
                "name": "FRAME_MIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete masked interrupt\n              status"
            }
        ]
    },
    "1208090644": {
        "name": "ICR",
        "address": 1208090644,
        "size": 32,
        "access": "write-only",
        "desc": "interrupt clear register",
        "fields": [
            {
                "name": "LINE_ISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "line interrupt status\n              clear"
            },
            {
                "name": "VSYNC_ISC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Vertical synch interrupt status\n              clear"
            },
            {
                "name": "ERR_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization error interrupt status\n              clear"
            },
            {
                "name": "OVR_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Overrun interrupt status\n              clear"
            },
            {
                "name": "FRAME_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture complete interrupt status\n              clear"
            }
        ]
    },
    "1208090648": {
        "name": "ESCR",
        "address": 1208090648,
        "size": 32,
        "access": "read-write",
        "desc": "embedded synchronization code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Frame end delimiter code"
            },
            {
                "name": "LEC",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Line end delimiter code"
            },
            {
                "name": "LSC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Line start delimiter code"
            },
            {
                "name": "FSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame start delimiter code"
            }
        ]
    },
    "1208090652": {
        "name": "ESUR",
        "address": 1208090652,
        "size": 32,
        "access": "read-write",
        "desc": "embedded synchronization unmask\n          register",
        "fields": [
            {
                "name": "FEU",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Frame end delimiter unmask"
            },
            {
                "name": "LEU",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Line end delimiter unmask"
            },
            {
                "name": "LSU",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Line start delimiter\n              unmask"
            },
            {
                "name": "FSU",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame start delimiter\n              unmask"
            }
        ]
    },
    "1208090656": {
        "name": "CWSTRT",
        "address": 1208090656,
        "size": 32,
        "access": "read-write",
        "desc": "crop window start",
        "fields": [
            {
                "name": "VST",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Vertical start line count"
            },
            {
                "name": "HOFFCNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Horizontal offset count"
            }
        ]
    },
    "1208090660": {
        "name": "CWSIZE",
        "address": 1208090660,
        "size": 32,
        "access": "read-write",
        "desc": "crop window size",
        "fields": [
            {
                "name": "VLINE",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Vertical line count"
            },
            {
                "name": "CAPCNT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Capture count"
            }
        ]
    },
    "1208090664": {
        "name": "DR",
        "address": 1208090664,
        "size": 32,
        "access": "read-only",
        "desc": "data register",
        "fields": [
            {
                "name": "Byte3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Data byte 3"
            },
            {
                "name": "Byte2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Data byte 2"
            },
            {
                "name": "Byte1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data byte 1"
            },
            {
                "name": "Byte0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte 0"
            }
        ]
    },
    "1375764480": {
        "name": "CR",
        "address": 1375764480,
        "size": 32,
        "access": "read-write",
        "desc": "DLYB control register",
        "fields": [
            {
                "name": "DEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Delay block enable bit"
            },
            {
                "name": "SEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Sampler length enable bit"
            }
        ]
    },
    "1375764484": {
        "name": "CFGR",
        "address": 1375764484,
        "size": 32,
        "access": "read-write",
        "desc": "DLYB configuration register",
        "fields": [
            {
                "name": "SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Select the phase for the Output\n              clock"
            },
            {
                "name": "UNIT",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Delay Defines the delay of a Unit delay\n              cell"
            },
            {
                "name": "LNG",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Delay line length value"
            },
            {
                "name": "LNGF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Length valid flag"
            }
        ]
    },
    "1073838080": {
        "name": "CH0CFGR1",
        "address": 1073838080,
        "size": 32,
        "access": "read-write",
        "desc": "channel configuration y\n          register",
        "fields": [
            {
                "name": "DFSDMEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DFSDMEN"
            },
            {
                "name": "CKOUTSRC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CKOUTSRC"
            },
            {
                "name": "CKOUTDIV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "CKOUTDIV"
            },
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838084": {
        "name": "CH0CFGR2",
        "address": 1073838084,
        "size": 32,
        "access": "read-write",
        "desc": "channel configuration y\n          register",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838088": {
        "name": "CH0AWSCDR",
        "address": 1073838088,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog and short-circuit detector\n          register",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838092": {
        "name": "CH0WDATR",
        "address": 1073838092,
        "size": 32,
        "access": "read-write",
        "desc": "channel watchdog filter data\n          register",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838096": {
        "name": "CH0DATINR",
        "address": 1073838096,
        "size": 32,
        "access": "read-write",
        "desc": "channel data input register",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838100": {
        "name": "CH0DLYR",
        "address": 1073838100,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838112": {
        "name": "CH1CFGR1",
        "address": 1073838112,
        "size": 32,
        "access": "read-write",
        "desc": "CH1CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838116": {
        "name": "CH1CFGR2",
        "address": 1073838116,
        "size": 32,
        "access": "read-write",
        "desc": "CH1CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838120": {
        "name": "CH1AWSCDR",
        "address": 1073838120,
        "size": 32,
        "access": "read-write",
        "desc": "CH1AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838124": {
        "name": "CH1WDATR",
        "address": 1073838124,
        "size": 32,
        "access": "read-write",
        "desc": "CH1WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838128": {
        "name": "CH1DATINR",
        "address": 1073838128,
        "size": 32,
        "access": "read-write",
        "desc": "CH1DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838132": {
        "name": "CH1DLYR",
        "address": 1073838132,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838144": {
        "name": "CH2CFGR1",
        "address": 1073838144,
        "size": 32,
        "access": "read-write",
        "desc": "CH2CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838148": {
        "name": "CH2CFGR2",
        "address": 1073838148,
        "size": 32,
        "access": "read-write",
        "desc": "CH2CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838152": {
        "name": "CH2AWSCDR",
        "address": 1073838152,
        "size": 32,
        "access": "read-write",
        "desc": "CH2AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838156": {
        "name": "CH2WDATR",
        "address": 1073838156,
        "size": 32,
        "access": "read-write",
        "desc": "CH2WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838160": {
        "name": "CH2DATINR",
        "address": 1073838160,
        "size": 32,
        "access": "read-write",
        "desc": "CH2DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838164": {
        "name": "CH2DLYR",
        "address": 1073838164,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838176": {
        "name": "CH3CFGR1",
        "address": 1073838176,
        "size": 32,
        "access": "read-write",
        "desc": "CH3CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838180": {
        "name": "CH3CFGR2",
        "address": 1073838180,
        "size": 32,
        "access": "read-write",
        "desc": "CH3CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838184": {
        "name": "CH3AWSCDR",
        "address": 1073838184,
        "size": 32,
        "access": "read-write",
        "desc": "CH3AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838188": {
        "name": "CH3WDATR",
        "address": 1073838188,
        "size": 32,
        "access": "read-write",
        "desc": "CH3WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838192": {
        "name": "CH3DATINR",
        "address": 1073838192,
        "size": 32,
        "access": "read-write",
        "desc": "CH3DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838196": {
        "name": "CH3DLYR",
        "address": 1073838196,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838208": {
        "name": "CH4CFGR1",
        "address": 1073838208,
        "size": 32,
        "access": "read-write",
        "desc": "CH4CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838212": {
        "name": "CH4CFGR2",
        "address": 1073838212,
        "size": 32,
        "access": "read-write",
        "desc": "CH4CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838216": {
        "name": "CH4AWSCDR",
        "address": 1073838216,
        "size": 32,
        "access": "read-write",
        "desc": "CH4AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838220": {
        "name": "CH4WDATR",
        "address": 1073838220,
        "size": 32,
        "access": "read-write",
        "desc": "CH4WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838224": {
        "name": "CH4DATINR",
        "address": 1073838224,
        "size": 32,
        "access": "read-write",
        "desc": "CH4DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838228": {
        "name": "CH4DLYR",
        "address": 1073838228,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838240": {
        "name": "CH5CFGR1",
        "address": 1073838240,
        "size": 32,
        "access": "read-write",
        "desc": "CH5CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838244": {
        "name": "CH5CFGR2",
        "address": 1073838244,
        "size": 32,
        "access": "read-write",
        "desc": "CH5CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838248": {
        "name": "CH5AWSCDR",
        "address": 1073838248,
        "size": 32,
        "access": "read-write",
        "desc": "CH5AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838252": {
        "name": "CH5WDATR",
        "address": 1073838252,
        "size": 32,
        "access": "read-write",
        "desc": "CH5WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838256": {
        "name": "CH5DATINR",
        "address": 1073838256,
        "size": 32,
        "access": "read-write",
        "desc": "CH5DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838260": {
        "name": "CH5DLYR",
        "address": 1073838260,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838272": {
        "name": "CH6CFGR1",
        "address": 1073838272,
        "size": 32,
        "access": "read-write",
        "desc": "CH6CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838276": {
        "name": "CH6CFGR2",
        "address": 1073838276,
        "size": 32,
        "access": "read-write",
        "desc": "CH6CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838280": {
        "name": "CH6AWSCDR",
        "address": 1073838280,
        "size": 32,
        "access": "read-write",
        "desc": "CH6AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838284": {
        "name": "CH6WDATR",
        "address": 1073838284,
        "size": 32,
        "access": "read-write",
        "desc": "CH6WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838288": {
        "name": "CH6DATINR",
        "address": 1073838288,
        "size": 32,
        "access": "read-write",
        "desc": "CH6DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838292": {
        "name": "CH6DLYR",
        "address": 1073838292,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838304": {
        "name": "CH7CFGR1",
        "address": 1073838304,
        "size": 32,
        "access": "read-write",
        "desc": "CH7CFGR1",
        "fields": [
            {
                "name": "DATPACK",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "DATPACK"
            },
            {
                "name": "DATMPX",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "DATMPX"
            },
            {
                "name": "CHINSEL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CHINSEL"
            },
            {
                "name": "CHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CHEN"
            },
            {
                "name": "CKABEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CKABEN"
            },
            {
                "name": "SCDEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCDEN"
            },
            {
                "name": "SPICKSEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SPICKSEL"
            },
            {
                "name": "SITP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SITP"
            }
        ]
    },
    "1073838308": {
        "name": "CH7CFGR2",
        "address": 1073838308,
        "size": 32,
        "access": "read-write",
        "desc": "CH7CFGR2",
        "fields": [
            {
                "name": "OFFSET",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "OFFSET"
            },
            {
                "name": "DTRBS",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "DTRBS"
            }
        ]
    },
    "1073838312": {
        "name": "CH7AWSCDR",
        "address": 1073838312,
        "size": 32,
        "access": "read-write",
        "desc": "CH7AWSCDR",
        "fields": [
            {
                "name": "AWFORD",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "AWFORD"
            },
            {
                "name": "AWFOSR",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "AWFOSR"
            },
            {
                "name": "BKSCD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "BKSCD"
            },
            {
                "name": "SCDT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCDT"
            }
        ]
    },
    "1073838316": {
        "name": "CH7WDATR",
        "address": 1073838316,
        "size": 32,
        "access": "read-write",
        "desc": "CH7WDATR",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WDATA"
            }
        ]
    },
    "1073838320": {
        "name": "CH7DATINR",
        "address": 1073838320,
        "size": 32,
        "access": "read-write",
        "desc": "CH7DATINR",
        "fields": [
            {
                "name": "INDAT1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "INDAT1"
            },
            {
                "name": "INDAT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "INDAT0"
            }
        ]
    },
    "1073838324": {
        "name": "CH7DLYR",
        "address": 1073838324,
        "size": 32,
        "access": "read-write",
        "desc": "channel y delay register",
        "fields": [
            {
                "name": "PLSSKP",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "PLSSKP"
            }
        ]
    },
    "1073838336": {
        "name": "DFSDM_FLT0CR1",
        "address": 1073838336,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073838340": {
        "name": "DFSDM_FLT0CR2",
        "address": 1073838340,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073838344": {
        "name": "DFSDM_FLT0ISR",
        "address": 1073838344,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073838348": {
        "name": "DFSDM_FLT0ICR",
        "address": 1073838348,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073838352": {
        "name": "DFSDM_FLT0JCHGR",
        "address": 1073838352,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073838356": {
        "name": "DFSDM_FLT0FCR",
        "address": 1073838356,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073838360": {
        "name": "DFSDM_FLT0JDATAR",
        "address": 1073838360,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073838364": {
        "name": "DFSDM_FLT0RDATAR",
        "address": 1073838364,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073838368": {
        "name": "DFSDM_FLT0AWHTR",
        "address": 1073838368,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073838372": {
        "name": "DFSDM_FLT0AWLTR",
        "address": 1073838372,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073838376": {
        "name": "DFSDM_FLT0AWSR",
        "address": 1073838376,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838380": {
        "name": "DFSDM_FLT0AWCFR",
        "address": 1073838380,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838384": {
        "name": "DFSDM_FLT0EXMAX",
        "address": 1073838384,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073838388": {
        "name": "DFSDM_FLT0EXMIN",
        "address": 1073838388,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073838392": {
        "name": "DFSDM_FLT0CNVTIMR",
        "address": 1073838392,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073838464": {
        "name": "DFSDM_FLT1CR1",
        "address": 1073838464,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073838468": {
        "name": "DFSDM_FLT1CR2",
        "address": 1073838468,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073838472": {
        "name": "DFSDM_FLT1ISR",
        "address": 1073838472,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073838476": {
        "name": "DFSDM_FLT1ICR",
        "address": 1073838476,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073838480": {
        "name": "DFSDM_FLT1CHGR",
        "address": 1073838480,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073838484": {
        "name": "DFSDM_FLT1FCR",
        "address": 1073838484,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073838488": {
        "name": "DFSDM_FLT1JDATAR",
        "address": 1073838488,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073838492": {
        "name": "DFSDM_FLT1RDATAR",
        "address": 1073838492,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073838496": {
        "name": "DFSDM_FLT1AWHTR",
        "address": 1073838496,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073838500": {
        "name": "DFSDM_FLT1AWLTR",
        "address": 1073838500,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073838504": {
        "name": "DFSDM_FLT1AWSR",
        "address": 1073838504,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838508": {
        "name": "DFSDM_FLT1AWCFR",
        "address": 1073838508,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838512": {
        "name": "DFSDM_FLT1EXMAX",
        "address": 1073838512,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073838516": {
        "name": "DFSDM_FLT1EXMIN",
        "address": 1073838516,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073838520": {
        "name": "DFSDM_FLT1CNVTIMR",
        "address": 1073838520,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073838592": {
        "name": "DFSDM_FLT2CR1",
        "address": 1073838592,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073838596": {
        "name": "DFSDM_FLT2CR2",
        "address": 1073838596,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073838600": {
        "name": "DFSDM_FLT2ISR",
        "address": 1073838600,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073838604": {
        "name": "DFSDM_FLT2ICR",
        "address": 1073838604,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073838608": {
        "name": "DFSDM_FLT2JCHGR",
        "address": 1073838608,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073838612": {
        "name": "DFSDM_FLT2FCR",
        "address": 1073838612,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073838616": {
        "name": "DFSDM_FLT2JDATAR",
        "address": 1073838616,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073838620": {
        "name": "DFSDM_FLT2RDATAR",
        "address": 1073838620,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073838624": {
        "name": "DFSDM_FLT2AWHTR",
        "address": 1073838624,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073838628": {
        "name": "DFSDM_FLT2AWLTR",
        "address": 1073838628,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073838632": {
        "name": "DFSDM_FLT2AWSR",
        "address": 1073838632,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838636": {
        "name": "DFSDM_FLT2AWCFR",
        "address": 1073838636,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838640": {
        "name": "DFSDM_FLT2EXMAX",
        "address": 1073838640,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073838644": {
        "name": "DFSDM_FLT2EXMIN",
        "address": 1073838644,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073838648": {
        "name": "DFSDM_FLT2CNVTIMR",
        "address": 1073838648,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073838720": {
        "name": "DFSDM_FLT3CR1",
        "address": 1073838720,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "AWFSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Analog watchdog fast mode\n              select"
            },
            {
                "name": "FAST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Fast conversion mode selection for\n              regular conversions"
            },
            {
                "name": "RCH",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Regular channel selection"
            },
            {
                "name": "RDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              regular conversion"
            },
            {
                "name": "RSYNC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Launch regular conversion synchronously\n              with DFSDM0"
            },
            {
                "name": "RCONT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Continuous mode selection for regular\n              conversions"
            },
            {
                "name": "RSWSTART",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software start of a conversion on the\n              regular channel"
            },
            {
                "name": "JEXTEN",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Trigger enable and trigger edge\n              selection for injected conversions"
            },
            {
                "name": "JEXTSEL",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Trigger signal selection for launching\n              injected conversions"
            },
            {
                "name": "JDMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA channel enabled to read data for the\n              injected channel group"
            },
            {
                "name": "JSCAN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Scanning conversion mode for injected\n              conversions"
            },
            {
                "name": "JSYNC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
            },
            {
                "name": "JSWSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start a conversion of the injected group\n              of channels"
            },
            {
                "name": "DFEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DFSDM enable"
            }
        ]
    },
    "1073838724": {
        "name": "DFSDM_FLT3CR2",
        "address": 1073838724,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "AWDCH",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Analog watchdog channel\n              selection"
            },
            {
                "name": "EXCH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Extremes detector channel\n              selection"
            },
            {
                "name": "CKABIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clock absence interrupt\n              enable"
            },
            {
                "name": "SCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Short-circuit detector interrupt\n              enable"
            },
            {
                "name": "AWDIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog interrupt\n              enable"
            },
            {
                "name": "ROVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular data overrun interrupt\n              enable"
            },
            {
                "name": "JOVRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected data overrun interrupt\n              enable"
            },
            {
                "name": "REOCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Regular end of conversion interrupt\n              enable"
            },
            {
                "name": "JEOCIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Injected end of conversion interrupt\n              enable"
            }
        ]
    },
    "1073838728": {
        "name": "DFSDM_FLT3ISR",
        "address": 1073838728,
        "size": 32,
        "access": "read-only",
        "desc": "interrupt and status register",
        "fields": [
            {
                "name": "SCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "short-circuit detector\n              flag"
            },
            {
                "name": "CKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clock absence flag"
            },
            {
                "name": "RCIP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Regular conversion in progress\n              status"
            },
            {
                "name": "JCIP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Injected conversion in progress\n              status"
            },
            {
                "name": "AWDF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Analog watchdog"
            },
            {
                "name": "ROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Regular conversion overrun\n              flag"
            },
            {
                "name": "JOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Injected conversion overrun\n              flag"
            },
            {
                "name": "REOCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "End of regular conversion\n              flag"
            },
            {
                "name": "JEOCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "End of injected conversion\n              flag"
            }
        ]
    },
    "1073838732": {
        "name": "DFSDM_FLT3ICR",
        "address": 1073838732,
        "size": 32,
        "access": "read-write",
        "desc": "interrupt flag clear register",
        "fields": [
            {
                "name": "CLRSCDF",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Clear the short-circuit detector\n              flag"
            },
            {
                "name": "CLRCKABF",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Clear the clock absence\n              flag"
            },
            {
                "name": "CLRROVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear the regular conversion overrun\n              flag"
            },
            {
                "name": "CLRJOVRF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the injected conversion overrun\n              flag"
            }
        ]
    },
    "1073838736": {
        "name": "DFSDM_FLT3JCHGR",
        "address": 1073838736,
        "size": 32,
        "access": "read-write",
        "desc": "injected channel group selection\n          register",
        "fields": [
            {
                "name": "JCHG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Injected channel group\n              selection"
            }
        ]
    },
    "1073838740": {
        "name": "DFSDM_FLT3FCR",
        "address": 1073838740,
        "size": 32,
        "access": "read-write",
        "desc": "filter control register",
        "fields": [
            {
                "name": "FORD",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Sinc filter order"
            },
            {
                "name": "FOSR",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Sinc filter oversampling ratio\n              (decimation rate)"
            },
            {
                "name": "IOSR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Integrator oversampling ratio (averaging\n              length)"
            }
        ]
    },
    "1073838744": {
        "name": "DFSDM_FLT3JDATAR",
        "address": 1073838744,
        "size": 32,
        "access": "read-only",
        "desc": "data register for injected\n          group",
        "fields": [
            {
                "name": "JDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Injected group conversion\n              data"
            },
            {
                "name": "JDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Injected channel most recently\n              converted"
            }
        ]
    },
    "1073838748": {
        "name": "DFSDM_FLT3RDATAR",
        "address": 1073838748,
        "size": 32,
        "access": "read-only",
        "desc": "data register for the regular\n          channel",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Regular channel conversion\n              data"
            },
            {
                "name": "RPEND",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Regular channel pending\n              data"
            },
            {
                "name": "RDATACH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Regular channel most recently\n              converted"
            }
        ]
    },
    "1073838752": {
        "name": "DFSDM_FLT3AWHTR",
        "address": 1073838752,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog high threshold\n          register",
        "fields": [
            {
                "name": "AWHT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog high\n              threshold"
            },
            {
                "name": "BKAWH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog high threshold event"
            }
        ]
    },
    "1073838756": {
        "name": "DFSDM_FLT3AWLTR",
        "address": 1073838756,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog low threshold\n          register",
        "fields": [
            {
                "name": "AWLT",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Analog watchdog low\n              threshold"
            },
            {
                "name": "BKAWL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Break signal assignment to analog\n              watchdog low threshold event"
            }
        ]
    },
    "1073838760": {
        "name": "DFSDM_FLT3AWSR",
        "address": 1073838760,
        "size": 32,
        "access": "read-only",
        "desc": "analog watchdog status\n          register",
        "fields": [
            {
                "name": "AWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Analog watchdog high threshold\n              flag"
            },
            {
                "name": "AWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838764": {
        "name": "DFSDM_FLT3AWCFR",
        "address": 1073838764,
        "size": 32,
        "access": "read-write",
        "desc": "analog watchdog clear flag\n          register",
        "fields": [
            {
                "name": "CLRAWHTF",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog high threshold\n              flag"
            },
            {
                "name": "CLRAWLTF",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clear the analog watchdog low threshold\n              flag"
            }
        ]
    },
    "1073838768": {
        "name": "DFSDM_FLT3EXMAX",
        "address": 1073838768,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector maximum\n          register",
        "fields": [
            {
                "name": "EXMAX",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "Extremes detector maximum\n              value"
            },
            {
                "name": "EXMAXCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector maximum data\n              channel"
            }
        ]
    },
    "1073838772": {
        "name": "DFSDM_FLT3EXMIN",
        "address": 1073838772,
        "size": 32,
        "access": "read-only",
        "desc": "Extremes detector minimum\n          register",
        "fields": [
            {
                "name": "EXMIN",
                "bitOffset": 8,
                "bitWidth": 24,
                "desc": "EXMIN"
            },
            {
                "name": "EXMINCH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Extremes detector minimum data\n              channel"
            }
        ]
    },
    "1073838776": {
        "name": "DFSDM_FLT3CNVTIMR",
        "address": 1073838776,
        "size": 32,
        "access": "read-only",
        "desc": "conversion timer register",
        "fields": [
            {
                "name": "CNVCNT",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "28-bit timer counting conversion time t\n              = CNVCNT[27:0] / fDFSDM_CKIN"
            }
        ]
    },
    "1073872896": {
        "name": "LISR",
        "address": 1073872896,
        "size": 32,
        "access": "read-only",
        "desc": "low interrupt status register",
        "fields": [
            {
                "name": "TCIF3",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF3",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TCIF2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TCIF1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TCIF0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "HTIF0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=3..0)"
            },
            {
                "name": "TEIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=3..0)"
            },
            {
                "name": "DMEIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=3..0)"
            },
            {
                "name": "FEIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=3..0)"
            }
        ]
    },
    "1073872900": {
        "name": "HISR",
        "address": 1073872900,
        "size": 32,
        "access": "read-only",
        "desc": "high interrupt status register",
        "fields": [
            {
                "name": "TCIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF7",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF6",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF6",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TCIF5",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF5",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF5",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF5",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF5",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TCIF4",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x transfer complete interrupt\n              flag (x=7..4)"
            },
            {
                "name": "HTIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x half transfer interrupt flag\n              (x=7..4)"
            },
            {
                "name": "TEIF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x transfer error interrupt flag\n              (x=7..4)"
            },
            {
                "name": "DMEIF4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x direct mode error interrupt\n              flag (x=7..4)"
            },
            {
                "name": "FEIF4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x FIFO error interrupt flag\n              (x=7..4)"
            }
        ]
    },
    "1073872904": {
        "name": "LIFCR",
        "address": 1073872904,
        "size": 32,
        "access": "read-write",
        "desc": "low interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTCIF3",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF3",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            },
            {
                "name": "CTCIF0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CHTIF0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CTEIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 3..0)"
            },
            {
                "name": "CDMEIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 3..0)"
            },
            {
                "name": "CFEIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 3..0)"
            }
        ]
    },
    "1073872908": {
        "name": "HIFCR",
        "address": 1073872908,
        "size": 32,
        "access": "read-write",
        "desc": "high interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTCIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF7",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF6",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF5",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF5",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stream x clear transfer complete\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Stream x clear half transfer interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Stream x clear transfer error interrupt\n              flag (x = 7..4)"
            },
            {
                "name": "CDMEIF4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stream x clear direct mode error\n              interrupt flag (x = 7..4)"
            },
            {
                "name": "CFEIF4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream x clear FIFO error interrupt flag\n              (x = 7..4)"
            }
        ]
    },
    "1073872912": {
        "name": "S0CR",
        "address": 1073872912,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073872916": {
        "name": "S0NDTR",
        "address": 1073872916,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073872920": {
        "name": "S0PAR",
        "address": 1073872920,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872924": {
        "name": "S0M0AR",
        "address": 1073872924,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073872928": {
        "name": "S0M1AR",
        "address": 1073872928,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073872932": {
        "name": "S0FCR",
        "address": 1073872932,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073872936": {
        "name": "S1CR",
        "address": 1073872936,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073872940": {
        "name": "S1NDTR",
        "address": 1073872940,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073872944": {
        "name": "S1PAR",
        "address": 1073872944,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872948": {
        "name": "S1M0AR",
        "address": 1073872948,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073872952": {
        "name": "S1M1AR",
        "address": 1073872952,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073872956": {
        "name": "S1FCR",
        "address": 1073872956,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073872960": {
        "name": "S2CR",
        "address": 1073872960,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073872964": {
        "name": "S2NDTR",
        "address": 1073872964,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073872968": {
        "name": "S2PAR",
        "address": 1073872968,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872972": {
        "name": "S2M0AR",
        "address": 1073872972,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073872976": {
        "name": "S2M1AR",
        "address": 1073872976,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073872980": {
        "name": "S2FCR",
        "address": 1073872980,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073872984": {
        "name": "S3CR",
        "address": 1073872984,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073872988": {
        "name": "S3NDTR",
        "address": 1073872988,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073872992": {
        "name": "S3PAR",
        "address": 1073872992,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073872996": {
        "name": "S3M0AR",
        "address": 1073872996,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073873000": {
        "name": "S3M1AR",
        "address": 1073873000,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073873004": {
        "name": "S3FCR",
        "address": 1073873004,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073873008": {
        "name": "S4CR",
        "address": 1073873008,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073873012": {
        "name": "S4NDTR",
        "address": 1073873012,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073873016": {
        "name": "S4PAR",
        "address": 1073873016,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873020": {
        "name": "S4M0AR",
        "address": 1073873020,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073873024": {
        "name": "S4M1AR",
        "address": 1073873024,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073873028": {
        "name": "S4FCR",
        "address": 1073873028,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073873032": {
        "name": "S5CR",
        "address": 1073873032,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073873036": {
        "name": "S5NDTR",
        "address": 1073873036,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073873040": {
        "name": "S5PAR",
        "address": 1073873040,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873044": {
        "name": "S5M0AR",
        "address": 1073873044,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073873048": {
        "name": "S5M1AR",
        "address": 1073873048,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073873052": {
        "name": "S5FCR",
        "address": 1073873052,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073873056": {
        "name": "S6CR",
        "address": 1073873056,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073873060": {
        "name": "S6NDTR",
        "address": 1073873060,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073873064": {
        "name": "S6PAR",
        "address": 1073873064,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873068": {
        "name": "S6M0AR",
        "address": 1073873068,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073873072": {
        "name": "S6M1AR",
        "address": 1073873072,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073873076": {
        "name": "S6FCR",
        "address": 1073873076,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1073873080": {
        "name": "S7CR",
        "address": 1073873080,
        "size": 32,
        "access": "read-write",
        "desc": "stream x configuration\n          register",
        "fields": [
            {
                "name": "MBURST",
                "bitOffset": 23,
                "bitWidth": 2,
                "desc": "Memory burst transfer\n              configuration"
            },
            {
                "name": "PBURST",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Peripheral burst transfer\n              configuration"
            },
            {
                "name": "ACK",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACK"
            },
            {
                "name": "CT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Current target (only in double buffer\n              mode)"
            },
            {
                "name": "DBM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Double buffer mode"
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Priority level"
            },
            {
                "name": "PINCOS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Peripheral increment offset\n              size"
            },
            {
                "name": "MSIZE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Memory data size"
            },
            {
                "name": "PSIZE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Peripheral data size"
            },
            {
                "name": "MINC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Memory increment mode"
            },
            {
                "name": "PINC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Peripheral increment mode"
            },
            {
                "name": "CIRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Circular mode"
            },
            {
                "name": "DIR",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Data transfer direction"
            },
            {
                "name": "PFCTRL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Peripheral flow controller"
            },
            {
                "name": "TCIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "HTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half transfer interrupt\n              enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "DMEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Direct mode error interrupt\n              enable"
            },
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stream enable / flag stream ready when\n              read low"
            }
        ]
    },
    "1073873084": {
        "name": "S7NDTR",
        "address": 1073873084,
        "size": 32,
        "access": "read-write",
        "desc": "stream x number of data\n          register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data items to\n              transfer"
            }
        ]
    },
    "1073873088": {
        "name": "S7PAR",
        "address": 1073873088,
        "size": 32,
        "access": "read-write",
        "desc": "stream x peripheral address\n          register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Peripheral address"
            }
        ]
    },
    "1073873092": {
        "name": "S7M0AR",
        "address": 1073873092,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 0 address\n          register",
        "fields": [
            {
                "name": "M0A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 0 address"
            }
        ]
    },
    "1073873096": {
        "name": "S7M1AR",
        "address": 1073873096,
        "size": 32,
        "access": "read-write",
        "desc": "stream x memory 1 address\n          register",
        "fields": [
            {
                "name": "M1A",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory 1 address (used in case of Double\n              buffer mode)"
            }
        ]
    },
    "1073873100": {
        "name": "S7FCR",
        "address": 1073873100,
        "size": 32,
        "access": "",
        "desc": "stream x FIFO control register",
        "fields": [
            {
                "name": "FEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FIFO error interrupt\n              enable"
            },
            {
                "name": "FS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "FIFO status"
            },
            {
                "name": "DMDIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Direct mode disable"
            },
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIFO threshold selection"
            }
        ]
    },
    "1375735808": {
        "name": "CR",
        "address": 1375735808,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D control register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start This bit can be used to launch the\n              DMA2D according to the parameters loaded in the\n              various configuration registers"
            },
            {
                "name": "SUSP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Suspend This bit can be used to suspend\n              the current transfer. This bit is set and reset by\n              software. It is automatically reset by hardware when\n              the START bit is reset."
            },
            {
                "name": "ABORT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Abort This bit can be used to abort the\n              current transfer. This bit is set by software and is\n              automatically reset by hardware when the START bit is\n              reset."
            },
            {
                "name": "TEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
            },
            {
                "name": "TWIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer watermark interrupt enable This\n              bit is set and cleared by software."
            },
            {
                "name": "CAEIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CLUT access error interrupt enable This\n              bit is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CLUT transfer complete interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "CEIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Configuration Error Interrupt Enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "MODE",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "DMA2D mode This bit is set and cleared\n              by software. It cannot be modified while a transfer\n              is ongoing."
            }
        ]
    },
    "1375735812": {
        "name": "ISR",
        "address": 1375735812,
        "size": 32,
        "access": "read-only",
        "desc": "DMA2D Interrupt Status\n          Register",
        "fields": [
            {
                "name": "TEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer error interrupt flag This bit\n              is set when an error occurs during a DMA transfer\n              (data transfer or automatic CLUT\n              loading)."
            },
            {
                "name": "TCIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt flag This\n              bit is set when a DMA2D transfer operation is\n              complete (data transfer only)."
            },
            {
                "name": "TWIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer watermark interrupt flag This\n              bit is set when the last pixel of the watermarked\n              line has been transferred."
            },
            {
                "name": "CAEIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CLUT access error interrupt flag This\n              bit is set when the CPU accesses the CLUT while the\n              CLUT is being automatically copied from a system\n              memory to the internal DMA2D."
            },
            {
                "name": "CTCIF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLUT transfer complete interrupt flag\n              This bit is set when the CLUT copy from a system\n              memory area to the internal DMA2D memory is\n              complete."
            },
            {
                "name": "CEIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Configuration error interrupt flag This\n              bit is set when the START bit of DMA2D_CR,\n              DMA2DFGPFCCR or DMA2D_BGPFCCR is set and a wrong\n              configuration has been programmed."
            }
        ]
    },
    "1375735816": {
        "name": "IFCR",
        "address": 1375735816,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear Transfer error interrupt flag\n              Programming this bit to 1 clears the TEIF flag in the\n              DMA2D_ISR register"
            },
            {
                "name": "CTCIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transfer complete interrupt flag\n              Programming this bit to 1 clears the TCIF flag in the\n              DMA2D_ISR register"
            },
            {
                "name": "CTWIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear transfer watermark interrupt flag\n              Programming this bit to 1 clears the TWIF flag in the\n              DMA2D_ISR register"
            },
            {
                "name": "CAECIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear CLUT access error interrupt flag\n              Programming this bit to 1 clears the CAEIF flag in\n              the DMA2D_ISR register"
            },
            {
                "name": "CCTCIF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear CLUT transfer complete interrupt\n              flag Programming this bit to 1 clears the CTCIF flag\n              in the DMA2D_ISR register"
            },
            {
                "name": "CCEIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear configuration error interrupt flag\n              Programming this bit to 1 clears the CEIF flag in the\n              DMA2D_ISR register"
            }
        ]
    },
    "1375735820": {
        "name": "FGMAR",
        "address": 1375735820,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D foreground memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address Address of the data used\n              for the foreground image. This register can only be\n              written when data transfers are disabled. Once the\n              data transfer has started, this register is\n              read-only. The address alignment must match the image\n              format selected e.g. a 32-bit per pixel format must\n              be 32-bit aligned, a 16-bit per pixel format must be\n              16-bit aligned and a 4-bit per pixel format must be\n              8-bit aligned."
            }
        ]
    },
    "1375735824": {
        "name": "FGOR",
        "address": 1375735824,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D foreground offset\n          register",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Line offset Line offset used for the\n              foreground expressed in pixel. This value is used to\n              generate the address. It is added at the end of each\n              line to determine the starting address of the next\n              line. These bits can only be written when data\n              transfers are disabled. Once a data transfer has\n              started, they become read-only. If the image format\n              is 4-bit per pixel, the line offset must be\n              even."
            }
        ]
    },
    "1375735828": {
        "name": "BGMAR",
        "address": 1375735828,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D background memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address Address of the data used\n              for the background image. This register can only be\n              written when data transfers are disabled. Once a data\n              transfer has started, this register is read-only. The\n              address alignment must match the image format\n              selected e.g. a 32-bit per pixel format must be\n              32-bit aligned, a 16-bit per pixel format must be\n              16-bit aligned and a 4-bit per pixel format must be\n              8-bit aligned."
            }
        ]
    },
    "1375735832": {
        "name": "BGOR",
        "address": 1375735832,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D background offset\n          register",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Line offset Line offset used for the\n              background image (expressed in pixel). This value is\n              used for the address generation. It is added at the\n              end of each line to determine the starting address of\n              the next line. These bits can only be written when\n              data transfers are disabled. Once data transfer has\n              started, they become read-only. If the image format\n              is 4-bit per pixel, the line offset must be\n              even."
            }
        ]
    },
    "1375735836": {
        "name": "FGPFCCR",
        "address": 1375735836,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D foreground PFC control\n          register",
        "fields": [
            {
                "name": "CM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Color mode These bits defines the color\n              format of the foreground image. They can only be\n              written when data transfers are disabled. Once the\n              transfer has started, they are read-only. others:\n              meaningless"
            },
            {
                "name": "CCM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLUT color mode This bit defines the\n              color format of the CLUT. It can only be written when\n              the transfer is disabled. Once the CLUT transfer has\n              started, this bit is read-only."
            },
            {
                "name": "START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Start This bit can be set to start the\n              automatic loading of the CLUT. It is automatically\n              reset: ** at the end of the transfer ** when the\n              transfer is aborted by the user application by\n              setting the ABORT bit in DMA2D_CR ** when a transfer\n              error occurs ** when the transfer has not started due\n              to a configuration error or another transfer\n              operation already ongoing (data transfer or automatic\n              background CLUT transfer)."
            },
            {
                "name": "CS",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "CLUT size These bits define the size of\n              the CLUT used for the foreground image. Once the CLUT\n              transfer has started, this field is read-only. The\n              number of CLUT entries is equal to CS[7:0] +\n              1."
            },
            {
                "name": "AM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Alpha mode These bits select the alpha\n              channel value to be used for the foreground image.\n              They can only be written data the transfer are\n              disabled. Once the transfer has started, they become\n              read-only. other configurations are\n              meaningless"
            },
            {
                "name": "CSS",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Chroma Sub-Sampling These bits define\n              the chroma sub-sampling mode for YCbCr color mode.\n              Once the transfer has started, these bits are\n              read-only. others: meaningless"
            },
            {
                "name": "AI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Alpha Inverted This bit inverts the\n              alpha value. Once the transfer has started, this bit\n              is read-only."
            },
            {
                "name": "RBS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Red Blue Swap This bit allows to swap\n              the R &amp; B to support BGR or ABGR color\n              formats. Once the transfer has started, this bit is\n              read-only."
            },
            {
                "name": "ALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Alpha value These bits define a fixed\n              alpha channel value which can replace the original\n              alpha value or be multiplied by the original alpha\n              value according to the alpha mode selected through\n              the AM[1:0] bits. These bits can only be written when\n              data transfers are disabled. Once a transfer has\n              started, they become read-only."
            }
        ]
    },
    "1375735840": {
        "name": "FGCOLR",
        "address": 1375735840,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D foreground color\n          register",
        "fields": [
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue Value These bits defines the blue\n              value for the A4 or A8 mode of the foreground image.\n              They can only be written when data transfers are\n              disabled. Once the transfer has started, They are\n              read-only."
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green Value These bits defines the green\n              value for the A4 or A8 mode of the foreground image.\n              They can only be written when data transfers are\n              disabled. Once the transfer has started, They are\n              read-only."
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red Value These bits defines the red\n              value for the A4 or A8 mode of the foreground image.\n              They can only be written when data transfers are\n              disabled. Once the transfer has started, they are\n              read-only."
            }
        ]
    },
    "1375735844": {
        "name": "BGPFCCR",
        "address": 1375735844,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D background PFC control\n          register",
        "fields": [
            {
                "name": "CM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Color mode These bits define the color\n              format of the foreground image. These bits can only\n              be written when data transfers are disabled. Once the\n              transfer has started, they are read-only. others:\n              meaningless"
            },
            {
                "name": "CCM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLUT Color mode These bits define the\n              color format of the CLUT. This register can only be\n              written when the transfer is disabled. Once the CLUT\n              transfer has started, this bit is\n              read-only."
            },
            {
                "name": "START",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Start This bit is set to start the\n              automatic loading of the CLUT. This bit is\n              automatically reset: ** at the end of the transfer **\n              when the transfer is aborted by the user application\n              by setting the ABORT bit in the DMA2D_CR ** when a\n              transfer error occurs ** when the transfer has not\n              started due to a configuration error or another\n              transfer operation already on going (data transfer or\n              automatic BackGround CLUT transfer)."
            },
            {
                "name": "CS",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "CLUT size These bits define the size of\n              the CLUT used for the BG. Once the CLUT transfer has\n              started, this field is read-only. The number of CLUT\n              entries is equal to CS[7:0] + 1."
            },
            {
                "name": "AM",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Alpha mode These bits define which alpha\n              channel value to be used for the background image.\n              These bits can only be written when data transfers\n              are disabled. Once the transfer has started, they are\n              read-only. others: meaningless"
            },
            {
                "name": "AI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Alpha Inverted This bit inverts the\n              alpha value. Once the transfer has started, this bit\n              is read-only."
            },
            {
                "name": "RBS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Red Blue Swap This bit allows to swap\n              the R &amp; B to support BGR or ABGR color\n              formats. Once the transfer has started, this bit is\n              read-only."
            },
            {
                "name": "ALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Alpha value These bits define a fixed\n              alpha channel value which can replace the original\n              alpha value or be multiplied with the original alpha\n              value according to the alpha mode selected with bits\n              AM[1: 0]. These bits can only be written when data\n              transfers are disabled. Once the transfer has\n              started, they are read-only."
            }
        ]
    },
    "1375735848": {
        "name": "BGCOLR",
        "address": 1375735848,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D background color\n          register",
        "fields": [
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue Value These bits define the blue\n              value for the A4 or A8 mode of the background. These\n              bits can only be written when data transfers are\n              disabled. Once the transfer has started, they are\n              read-only."
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green Value These bits define the green\n              value for the A4 or A8 mode of the background. These\n              bits can only be written when data transfers are\n              disabled. Once the transfer has started, they are\n              read-only."
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red Value These bits define the red\n              value for the A4 or A8 mode of the background. These\n              bits can only be written when data transfers are\n              disabled. Once the transfer has started, they are\n              read-only."
            }
        ]
    },
    "1375735852": {
        "name": "FGCMAR",
        "address": 1375735852,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D foreground CLUT memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory Address Address of the data used\n              for the CLUT address dedicated to the foreground\n              image. This register can only be written when no\n              transfer is ongoing. Once the CLUT transfer has\n              started, this register is read-only. If the\n              foreground CLUT format is 32-bit, the address must be\n              32-bit aligned."
            }
        ]
    },
    "1375735856": {
        "name": "BGCMAR",
        "address": 1375735856,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D background CLUT memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory address Address of the data used\n              for the CLUT address dedicated to the background\n              image. This register can only be written when no\n              transfer is on going. Once the CLUT transfer has\n              started, this register is read-only. If the\n              background CLUT format is 32-bit, the address must be\n              32-bit aligned."
            }
        ]
    },
    "1375735860": {
        "name": "OPFCCR",
        "address": 1375735860,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D output PFC control\n          register",
        "fields": [
            {
                "name": "CM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Color mode These bits define the color\n              format of the output image. These bits can only be\n              written when data transfers are disabled. Once the\n              transfer has started, they are read-only. others:\n              meaningless"
            },
            {
                "name": "AI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Alpha Inverted This bit inverts the\n              alpha value. Once the transfer has started, this bit\n              is read-only."
            },
            {
                "name": "RBS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Red Blue Swap This bit allows to swap\n              the R &amp; B to support BGR or ABGR color\n              formats. Once the transfer has started, this bit is\n              read-only."
            }
        ]
    },
    "1375735864": {
        "name": "OCOLR",
        "address": 1375735864,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D output color register",
        "fields": [
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue Value These bits define the blue\n              value of the output image. These bits can only be\n              written when data transfers are disabled. Once the\n              transfer has started, they are\n              read-only."
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green Value These bits define the green\n              value of the output image. These bits can only be\n              written when data transfers are disabled. Once the\n              transfer has started, they are\n              read-only."
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red Value These bits define the red\n              value of the output image. These bits can only be\n              written when data transfers are disabled. Once the\n              transfer has started, they are\n              read-only."
            },
            {
                "name": "ALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Alpha Channel Value These bits define\n              the alpha channel of the output color. These bits can\n              only be written when data transfers are disabled.\n              Once the transfer has started, they are\n              read-only."
            }
        ]
    },
    "1375735868": {
        "name": "OMAR",
        "address": 1375735868,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D output memory address\n          register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Memory Address Address of the data used\n              for the output FIFO. These bits can only be written\n              when data transfers are disabled. Once the transfer\n              has started, they are read-only. The address\n              alignment must match the image format selected e.g. a\n              32-bit per pixel format must be 32-bit aligned and a\n              16-bit per pixel format must be 16-bit\n              aligned."
            }
        ]
    },
    "1375735872": {
        "name": "OOR",
        "address": 1375735872,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D output offset register",
        "fields": [
            {
                "name": "LO",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Line Offset Line offset used for the\n              output (expressed in pixels). This value is used for\n              the address generation. It is added at the end of\n              each line to determine the starting address of the\n              next line. These bits can only be written when data\n              transfers are disabled. Once the transfer has\n              started, they are read-only."
            }
        ]
    },
    "1375735876": {
        "name": "NLR",
        "address": 1375735876,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D number of line register",
        "fields": [
            {
                "name": "NL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of lines Number of lines of the\n              area to be transferred. These bits can only be\n              written when data transfers are disabled. Once the\n              transfer has started, they are\n              read-only."
            },
            {
                "name": "PL",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Pixel per lines Number of pixels per\n              lines of the area to be transferred. These bits can\n              only be written when data transfers are disabled.\n              Once the transfer has started, they are read-only. If\n              any of the input image format is 4-bit per pixel,\n              pixel per lines must be even."
            }
        ]
    },
    "1375735880": {
        "name": "LWR",
        "address": 1375735880,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D line watermark register",
        "fields": [
            {
                "name": "LW",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Line watermark These bits allow to\n              configure the line watermark for interrupt\n              generation. An interrupt is raised when the last\n              pixel of the watermarked line has been transferred.\n              These bits can only be written when data transfers\n              are disabled. Once the transfer has started, they are\n              read-only."
            }
        ]
    },
    "1375735884": {
        "name": "AMTCR",
        "address": 1375735884,
        "size": 32,
        "access": "read-write",
        "desc": "DMA2D AXI master timer configuration\n          register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Enables the dead time\n              functionality."
            },
            {
                "name": "DT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Dead Time Dead time value in the AXI\n              clock cycle inserted between two consecutive accesses\n              on the AXI master port. These bits represent the\n              minimum guaranteed number of cycles between two\n              consecutive AXI accesses."
            }
        ]
    },
    "1073874944": {
        "name": "DMAMUX_C0CR",
        "address": 1073874944,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874948": {
        "name": "DMAMUX_C1CR",
        "address": 1073874948,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874952": {
        "name": "DMAMUX_C2CR",
        "address": 1073874952,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874956": {
        "name": "DMAMUX_C3CR",
        "address": 1073874956,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874960": {
        "name": "DMAMUX_C4CR",
        "address": 1073874960,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874964": {
        "name": "DMAMUX_C5CR",
        "address": 1073874964,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874968": {
        "name": "DMAMUX_C6CR",
        "address": 1073874968,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874972": {
        "name": "DMAMUX_C7CR",
        "address": 1073874972,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874976": {
        "name": "DMAMUX_C8CR",
        "address": 1073874976,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874980": {
        "name": "DMAMUX_C9CR",
        "address": 1073874980,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874984": {
        "name": "DMAMUX_C10CR",
        "address": 1073874984,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874988": {
        "name": "DMAMUX_C11CR",
        "address": 1073874988,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874992": {
        "name": "DMAMUX_C12CR",
        "address": 1073874992,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073874996": {
        "name": "DMAMUX_C13CR",
        "address": 1073874996,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073875000": {
        "name": "DMAMUX_C14CR",
        "address": 1073875000,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073875004": {
        "name": "DMAMUX_C15CR",
        "address": 1073875004,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "DMA request identification\nSelects the input DMA request. See the DMAMUX table about assignments of multiplexer inputs to resources."
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun interrupt enable"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation enable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronization enable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization polarity\nDefines the edge polarity of the selected synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests minus 1 to forward\nDefines the number of DMA requests to forward to the DMA controller after a synchronization event, and/or the number of DMA requests before an output event is generated.\nThis field shall only be written when both SE and EGE bits are low."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Synchronization identification\nSelects the synchronization input (see inputs to resources)."
            }
        ]
    },
    "1073875072": {
        "name": "DMAMUX_CSR",
        "address": 1073875072,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            },
            {
                "name": "SOF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\nThe flag is set when a synchronization event occurs on a DMA request line multiplexer channel x, while the DMA request counter value is lower than NBREQ.\nThe flag is cleared by writing 1 to the corresponding CSOFx bit in DMAMUX_CFR register. For DMAMUX2 bits 15:8 are reserved, keep them at reset value."
            }
        ]
    },
    "1073875076": {
        "name": "DMAMUX_CFR",
        "address": 1073875076,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "CSOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            }
        ]
    },
    "1073875200": {
        "name": "DMAMUX_RG0CR",
        "address": 1073875200,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875204": {
        "name": "DMAMUX_RG1CR",
        "address": 1073875204,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875208": {
        "name": "DMAMUX_RG2CR",
        "address": 1073875208,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875212": {
        "name": "DMAMUX_RG3CR",
        "address": 1073875212,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875216": {
        "name": "DMAMUX_RG4CR",
        "address": 1073875216,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875220": {
        "name": "DMAMUX_RG5CR",
        "address": 1073875220,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875224": {
        "name": "DMAMUX_RG6CR",
        "address": 1073875224,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875228": {
        "name": "DMAMUX_RG7CR",
        "address": 1073875228,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Signal identification\nSelects the DMA request trigger input used for the channel x of the DMA request generator"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger overrun interrupt enable"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel x enable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger polarity\nDefines the edge polarity of the selected trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to be generated (minus 1)\nDefines the number of DMA requests to be generated after a trigger event. The actual number of generated DMA requests is GNBREQ +1.\nNote: This field must be written only when GE bit is disabled."
            }
        ]
    },
    "1073875264": {
        "name": "DMAMUX_RGSR",
        "address": 1073875264,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "OF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            },
            {
                "name": "OF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "[:0]: Trigger overrun event flag\nThe flag is set when a new trigger event occurs on DMA request generator channel x, before the request counter underrun (the internal request counter programmed via the GNBREQ field of the DMAMUX_RGxCR register).\nThe flag is cleared by writing 1 to the corresponding COFx bit in the DMAMUX_RGCFR register."
            }
        ]
    },
    "1073875268": {
        "name": "DMAMUX_RGCFR",
        "address": 1073875268,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "COF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            },
            {
                "name": "COF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag OFx in the DMAMUX_RGSR register."
            }
        ]
    },
    "1476548608": {
        "name": "C0CR",
        "address": 1476548608,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548612": {
        "name": "C1CR",
        "address": 1476548612,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548616": {
        "name": "C2CR",
        "address": 1476548616,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548620": {
        "name": "C3CR",
        "address": 1476548620,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548624": {
        "name": "C4CR",
        "address": 1476548624,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548628": {
        "name": "C5CR",
        "address": 1476548628,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548632": {
        "name": "C6CR",
        "address": 1476548632,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548636": {
        "name": "C7CR",
        "address": 1476548636,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request line multiplexer\n          channel x control register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Input DMA request line\n              selected"
            },
            {
                "name": "SOIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at synchronization\n              event overrun"
            },
            {
                "name": "EGE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Event generation\n              enable/disable"
            },
            {
                "name": "SE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Synchronous operating mode\n              enable/disable"
            },
            {
                "name": "SPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Synchronization event type selector\n              Defines the synchronization event on the selected\n              synchronization input:"
            },
            {
                "name": "NBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to forward\n              Defines the number of DMA requests forwarded before\n              output event is generated. In synchronous mode, it\n              also defines the number of DMA requests to forward\n              after a synchronization event, then stop forwarding.\n              The actual number of DMA requests forwarded is\n              NBREQ+1. Note: This field can only be written when\n              both SE and EGE bits are reset."
            },
            {
                "name": "SYNC_ID",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "Synchronization input\n              selected"
            }
        ]
    },
    "1476548864": {
        "name": "RG0CR",
        "address": 1476548864,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548868": {
        "name": "RG1CR",
        "address": 1476548868,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548872": {
        "name": "RG2CR",
        "address": 1476548872,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548876": {
        "name": "RG3CR",
        "address": 1476548876,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548880": {
        "name": "RG4CR",
        "address": 1476548880,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548884": {
        "name": "RG5CR",
        "address": 1476548884,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548888": {
        "name": "RG6CR",
        "address": 1476548888,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548892": {
        "name": "RG7CR",
        "address": 1476548892,
        "size": 32,
        "access": "read-write",
        "desc": "DMAMux - DMA request generator channel x\n          control register",
        "fields": [
            {
                "name": "SIG_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA request trigger input\n              selected"
            },
            {
                "name": "OIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt enable at trigger event\n              overrun"
            },
            {
                "name": "GE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DMA request generator channel\n              enable/disable"
            },
            {
                "name": "GPOL",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "DMA request generator trigger event type\n              selection Defines the trigger event on the selected\n              DMA request trigger input"
            },
            {
                "name": "GNBREQ",
                "bitOffset": 19,
                "bitWidth": 5,
                "desc": "Number of DMA requests to generate\n              Defines the number of DMA requests generated after a\n              trigger event, then stop generating. The actual\n              number of generated DMA requests is GNBREQ+1. Note:\n              This field can only be written when GE bit is\n              reset."
            }
        ]
    },
    "1476548928": {
        "name": "RGSR",
        "address": 1476548928,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "OF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            },
            {
                "name": "OF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Trigger overrun event flag\n"
            }
        ]
    },
    "1476548932": {
        "name": "RGCFR",
        "address": 1476548932,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "COF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            },
            {
                "name": "COF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear trigger overrun event flag\n"
            }
        ]
    },
    "1476548736": {
        "name": "CSR",
        "address": 1476548736,
        "size": 32,
        "access": "read-only",
        "desc": "",
        "fields": [
            {
                "name": "SOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            },
            {
                "name": "SOF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Synchronization overrun event flag\n"
            }
        ]
    },
    "1476548740": {
        "name": "CFR",
        "address": 1476548740,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "CSOF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            },
            {
                "name": "CSOF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear synchronization overrun event flag\nWriting 1 in each bit clears the corresponding overrun flag SOFx in the DMAMUX_CSR register."
            }
        ]
    },
    "1476395008": {
        "name": "RTSR1",
        "address": 1476395008,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1476395012": {
        "name": "FTSR1",
        "address": 1476395012,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection\n          register",
        "fields": [
            {
                "name": "TR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "TR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1476395016": {
        "name": "SWIER1",
        "address": 1476395016,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event\n          register",
        "fields": [
            {
                "name": "SWIER0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "SWIER21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1476395020": {
        "name": "D3PMR1",
        "address": 1476395020,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending mask register",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1476395024": {
        "name": "D3PCR1L",
        "address": 1476395024,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending clear selection register\n          low",
        "fields": [
            {
                "name": "PCS0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            },
            {
                "name": "PCS15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)"
            }
        ]
    },
    "1476395028": {
        "name": "D3PCR1H",
        "address": 1476395028,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending clear selection register\n          high",
        "fields": [
            {
                "name": "PCS19",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
            },
            {
                "name": "PCS20",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
            },
            {
                "name": "PCS21",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
            },
            {
                "name": "PCS25",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)"
            }
        ]
    },
    "1476395040": {
        "name": "RTSR2",
        "address": 1476395040,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection\n          register",
        "fields": [
            {
                "name": "TR49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input x+32"
            },
            {
                "name": "TR51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input x+32"
            }
        ]
    },
    "1476395044": {
        "name": "FTSR2",
        "address": 1476395044,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection\n          register",
        "fields": [
            {
                "name": "TR49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of Configurable Event input x+32"
            },
            {
                "name": "TR51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of Configurable Event input x+32"
            }
        ]
    },
    "1476395048": {
        "name": "SWIER2",
        "address": 1476395048,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event\n          register",
        "fields": [
            {
                "name": "SWIER49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              x+32"
            },
            {
                "name": "SWIER51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              x+32"
            }
        ]
    },
    "1476395052": {
        "name": "D3PMR2",
        "address": 1476395052,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending mask register",
        "fields": [
            {
                "name": "MR34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            },
            {
                "name": "MR53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+32"
            }
        ]
    },
    "1476395056": {
        "name": "D3PCR2L",
        "address": 1476395056,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending clear selection register\n          low",
        "fields": [
            {
                "name": "PCS35",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)"
            },
            {
                "name": "PCS34",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)"
            },
            {
                "name": "PCS41",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)"
            }
        ]
    },
    "1476395060": {
        "name": "D3PCR2H",
        "address": 1476395060,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending clear selection register\n          high",
        "fields": [
            {
                "name": "PCS48",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
            },
            {
                "name": "PCS49",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
            },
            {
                "name": "PCS50",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
            },
            {
                "name": "PCS51",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
            },
            {
                "name": "PCS52",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
            },
            {
                "name": "PCS53",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)"
            }
        ]
    },
    "1476395072": {
        "name": "RTSR3",
        "address": 1476395072,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI rising trigger selection\n          register",
        "fields": [
            {
                "name": "TR82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
            },
            {
                "name": "TR84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
            },
            {
                "name": "TR85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
            },
            {
                "name": "TR86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
            }
        ]
    },
    "1476395076": {
        "name": "FTSR3",
        "address": 1476395076,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI falling trigger selection\n          register",
        "fields": [
            {
                "name": "TR82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
            },
            {
                "name": "TR84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
            },
            {
                "name": "TR85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
            },
            {
                "name": "TR86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
            }
        ]
    },
    "1476395080": {
        "name": "SWIER3",
        "address": 1476395080,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI software interrupt event\n          register",
        "fields": [
            {
                "name": "SWIER82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              x+64"
            },
            {
                "name": "SWIER84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              x+64"
            },
            {
                "name": "SWIER85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              x+64"
            },
            {
                "name": "SWIER86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Software interrupt on line\n              x+64"
            }
        ]
    },
    "1476395084": {
        "name": "D3PMR3",
        "address": 1476395084,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending mask register",
        "fields": [
            {
                "name": "MR88",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "D3 Pending Mask on Event input\n              x+64"
            }
        ]
    },
    "1476395092": {
        "name": "D3PCR3H",
        "address": 1476395092,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI D3 pending clear selection register\n          high",
        "fields": [
            {
                "name": "PCS88",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "D3 Pending request clear input signal\n              selection on Event input x= truncate\n              N+160/2"
            }
        ]
    },
    "1476395136": {
        "name": "CPUIMR1",
        "address": 1476395136,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI interrupt mask register",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            },
            {
                "name": "MR31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Rising trigger event configuration bit\n              of Configurable Event input"
            }
        ]
    },
    "1476395140": {
        "name": "CPUEMR1",
        "address": 1476395140,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI event mask register",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "MR31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            }
        ]
    },
    "1476395144": {
        "name": "CPUPR1",
        "address": 1476395144,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI pending register",
        "fields": [
            {
                "name": "PR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            },
            {
                "name": "PR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x"
            }
        ]
    },
    "1476395152": {
        "name": "CPUIMR2",
        "address": 1476395152,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI interrupt mask register",
        "fields": [
            {
                "name": "MR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            }
        ]
    },
    "1476395156": {
        "name": "CPUEMR2",
        "address": 1476395156,
        "size": 32,
        "access": "read-write",
        "desc": "EXTI event mask register",
        "fields": [
            {
                "name": "MR32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR58",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR59",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR60",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR61",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR62",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            },
            {
                "name": "MR63",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+32"
            }
        ]
    },
    "1476395160": {
        "name": "CPUPR2",
        "address": 1476395160,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI pending register",
        "fields": [
            {
                "name": "PR49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Configurable event inputs x+32 Pending\n              bit"
            },
            {
                "name": "PR51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Configurable event inputs x+32 Pending\n              bit"
            }
        ]
    },
    "1476395168": {
        "name": "CPUIMR3",
        "address": 1476395168,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI interrupt mask register",
        "fields": [
            {
                "name": "MR64",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR65",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR66",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR67",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR68",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR69",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR70",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR71",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR72",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR73",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR74",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR75",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR76",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR77",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR78",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR79",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR80",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR87",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            },
            {
                "name": "MR88",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU Interrupt Mask on Direct Event input\n              x+64"
            }
        ]
    },
    "1476395172": {
        "name": "CPUEMR3",
        "address": 1476395172,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI event mask register",
        "fields": [
            {
                "name": "MR64",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR65",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR66",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR67",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR68",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR69",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR70",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR71",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR72",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR73",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR74",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR75",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR76",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR77",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR78",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR79",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR80",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR87",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            },
            {
                "name": "MR88",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CPU Event mask on Event input\n              x+64"
            }
        ]
    },
    "1476395176": {
        "name": "CPUPR3",
        "address": 1476395176,
        "size": 32,
        "access": "read-only",
        "desc": "EXTI pending register",
        "fields": [
            {
                "name": "PR82",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configurable event inputs x+64 Pending\n              bit"
            },
            {
                "name": "PR84",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Configurable event inputs x+64 Pending\n              bit"
            },
            {
                "name": "PR85",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Configurable event inputs x+64 Pending\n              bit"
            },
            {
                "name": "PR86",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Configurable event inputs x+64 Pending\n              bit"
            }
        ]
    },
    "1073909760": {
        "name": "DMAMR",
        "address": 1073909760,
        "size": 32,
        "access": "",
        "desc": "DMA mode register",
        "fields": [
            {
                "name": "SWR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Software Reset"
            },
            {
                "name": "DA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA Tx or Rx Arbitration\n              Scheme"
            },
            {
                "name": "TXPR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transmit priority"
            },
            {
                "name": "PR",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Priority ratio"
            },
            {
                "name": "INTM",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt Mode"
            }
        ]
    },
    "1073909764": {
        "name": "DMASBMR",
        "address": 1073909764,
        "size": 32,
        "access": "",
        "desc": "System bus mode register",
        "fields": [
            {
                "name": "FB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Fixed Burst Length"
            },
            {
                "name": "AAL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Address-Aligned Beats"
            },
            {
                "name": "MB",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Mixed Burst"
            },
            {
                "name": "RB",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rebuild INCRx Burst"
            }
        ]
    },
    "1073909768": {
        "name": "DMAISR",
        "address": 1073909768,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt status register",
        "fields": [
            {
                "name": "DC0IS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA Channel Interrupt\n              Status"
            },
            {
                "name": "MTLIS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "MTL Interrupt Status"
            },
            {
                "name": "MACIS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "MAC Interrupt Status"
            }
        ]
    },
    "1073909772": {
        "name": "DMADSR",
        "address": 1073909772,
        "size": 32,
        "access": "read-only",
        "desc": "Debug status register",
        "fields": [
            {
                "name": "AXWHSTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AHB Master Write Channel"
            },
            {
                "name": "RPS0",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "DMA Channel Receive Process\n              State"
            },
            {
                "name": "TPS0",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "DMA Channel Transmit Process\n              State"
            }
        ]
    },
    "1073910016": {
        "name": "DMACCR",
        "address": 1073910016,
        "size": 32,
        "access": "read-write",
        "desc": "Channel control register",
        "fields": [
            {
                "name": "MSS",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Maximum Segment Size"
            },
            {
                "name": "PBLX8",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "8xPBL mode"
            },
            {
                "name": "DSL",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Descriptor Skip Length"
            }
        ]
    },
    "1073910020": {
        "name": "DMACTxCR",
        "address": 1073910020,
        "size": 32,
        "access": "read-write",
        "desc": "Channel transmit control\n          register",
        "fields": [
            {
                "name": "ST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start or Stop Transmission\n              Command"
            },
            {
                "name": "OSF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Operate on Second Packet"
            },
            {
                "name": "TSE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TCP Segmentation Enabled"
            },
            {
                "name": "TXPBL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Transmit Programmable Burst\n              Length"
            }
        ]
    },
    "1073910024": {
        "name": "DMACRxCR",
        "address": 1073910024,
        "size": 32,
        "access": "read-write",
        "desc": "Channel receive control\n          register",
        "fields": [
            {
                "name": "SR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start or Stop Receive\n              Command"
            },
            {
                "name": "RBSZ",
                "bitOffset": 1,
                "bitWidth": 14,
                "desc": "Receive Buffer size"
            },
            {
                "name": "RXPBL",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "RXPBL"
            },
            {
                "name": "RPF",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "DMA Rx Channel Packet\n              Flush"
            }
        ]
    },
    "1073910036": {
        "name": "DMACTxDLAR",
        "address": 1073910036,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Tx descriptor list address\n          register",
        "fields": [
            {
                "name": "TDESLA",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Start of Transmit List"
            }
        ]
    },
    "1073910044": {
        "name": "DMACRxDLAR",
        "address": 1073910044,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Rx descriptor list address\n          register",
        "fields": [
            {
                "name": "RDESLA",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Start of Receive List"
            }
        ]
    },
    "1073910048": {
        "name": "DMACTxDTPR",
        "address": 1073910048,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Tx descriptor tail pointer\n          register",
        "fields": [
            {
                "name": "TDT",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Transmit Descriptor Tail\n              Pointer"
            }
        ]
    },
    "1073910056": {
        "name": "DMACRxDTPR",
        "address": 1073910056,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Rx descriptor tail pointer\n          register",
        "fields": [
            {
                "name": "RDT",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Receive Descriptor Tail\n              Pointer"
            }
        ]
    },
    "1073910060": {
        "name": "DMACTxRLR",
        "address": 1073910060,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Tx descriptor ring length\n          register",
        "fields": [
            {
                "name": "TDRL",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Transmit Descriptor Ring\n              Length"
            }
        ]
    },
    "1073910064": {
        "name": "DMACRxRLR",
        "address": 1073910064,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Rx descriptor ring length\n          register",
        "fields": [
            {
                "name": "RDRL",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Receive Descriptor Ring\n              Length"
            }
        ]
    },
    "1073910068": {
        "name": "DMACIER",
        "address": 1073910068,
        "size": 32,
        "access": "read-write",
        "desc": "Channel interrupt enable\n          register",
        "fields": [
            {
                "name": "TIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit Interrupt Enable"
            },
            {
                "name": "TXSE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit Stopped Enable"
            },
            {
                "name": "TBUE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transmit Buffer Unavailable\n              Enable"
            },
            {
                "name": "RIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Receive Interrupt Enable"
            },
            {
                "name": "RBUE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Receive Buffer Unavailable\n              Enable"
            },
            {
                "name": "RSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Receive Stopped Enable"
            },
            {
                "name": "RWTE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Receive Watchdog Timeout\n              Enable"
            },
            {
                "name": "ETIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Early Transmit Interrupt\n              Enable"
            },
            {
                "name": "ERIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Early Receive Interrupt\n              Enable"
            },
            {
                "name": "FBEE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Fatal Bus Error Enable"
            },
            {
                "name": "CDEE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Context Descriptor Error\n              Enable"
            },
            {
                "name": "AIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Abnormal Interrupt Summary\n              Enable"
            },
            {
                "name": "NIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Normal Interrupt Summary\n              Enable"
            }
        ]
    },
    "1073910072": {
        "name": "DMACRxIWTR",
        "address": 1073910072,
        "size": 32,
        "access": "read-write",
        "desc": "Channel Rx interrupt watchdog timer\n          register",
        "fields": [
            {
                "name": "RWT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Receive Interrupt Watchdog Timer\n              Count"
            }
        ]
    },
    "1073910084": {
        "name": "DMACCATxDR",
        "address": 1073910084,
        "size": 32,
        "access": "read-only",
        "desc": "Channel current application transmit\n          descriptor register",
        "fields": [
            {
                "name": "CURTDESAPTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Application Transmit Descriptor Address\n              Pointer"
            }
        ]
    },
    "1073910092": {
        "name": "DMACCARxDR",
        "address": 1073910092,
        "size": 32,
        "access": "read-only",
        "desc": "Channel current application receive\n          descriptor register",
        "fields": [
            {
                "name": "CURRDESAPTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Application Receive Descriptor Address\n              Pointer"
            }
        ]
    },
    "1073910100": {
        "name": "DMACCATxBR",
        "address": 1073910100,
        "size": 32,
        "access": "read-only",
        "desc": "Channel current application transmit buffer\n          register",
        "fields": [
            {
                "name": "CURTBUFAPTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Application Transmit Buffer Address\n              Pointer"
            }
        ]
    },
    "1073910108": {
        "name": "DMACCARxBR",
        "address": 1073910108,
        "size": 32,
        "access": "read-only",
        "desc": "Channel current application receive buffer\n          register",
        "fields": [
            {
                "name": "CURRBUFAPTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Application Receive Buffer Address\n              Pointer"
            }
        ]
    },
    "1073910112": {
        "name": "DMACSR",
        "address": 1073910112,
        "size": 32,
        "access": "",
        "desc": "Channel status register",
        "fields": [
            {
                "name": "TI",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit Interrupt"
            },
            {
                "name": "TPS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit Process Stopped"
            },
            {
                "name": "TBU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transmit Buffer\n              Unavailable"
            },
            {
                "name": "RI",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Receive Interrupt"
            },
            {
                "name": "RBU",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Receive Buffer Unavailable"
            },
            {
                "name": "RPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Receive Process Stopped"
            },
            {
                "name": "RWT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Receive Watchdog Timeout"
            },
            {
                "name": "ET",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Early Transmit Interrupt"
            },
            {
                "name": "ER",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Early Receive Interrupt"
            },
            {
                "name": "FBE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Fatal Bus Error"
            },
            {
                "name": "CDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Context Descriptor Error"
            },
            {
                "name": "AIS",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Abnormal Interrupt Summary"
            },
            {
                "name": "NIS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Normal Interrupt Summary"
            },
            {
                "name": "TEB",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Tx DMA Error Bits"
            },
            {
                "name": "REB",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "Rx DMA Error Bits"
            }
        ]
    },
    "1073910124": {
        "name": "DMACMFCR",
        "address": 1073910124,
        "size": 32,
        "access": "read-only",
        "desc": "Channel missed frame count\n          register",
        "fields": [
            {
                "name": "MFC",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Dropped Packet Counters"
            },
            {
                "name": "MFCO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Overflow status of the MFC\n              Counter"
            }
        ]
    },
    "1073908736": {
        "name": "MTLOMR",
        "address": 1073908736,
        "size": 32,
        "access": "read-write",
        "desc": "Operating mode Register",
        "fields": [
            {
                "name": "DTXSTS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DTXSTS"
            },
            {
                "name": "CNTPRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CNTPRST"
            },
            {
                "name": "CNTCLR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CNTCLR"
            }
        ]
    },
    "1073908768": {
        "name": "MTLISR",
        "address": 1073908768,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt status Register",
        "fields": [
            {
                "name": "Q0IS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Queue interrupt status"
            }
        ]
    },
    "1073908992": {
        "name": "MTLTxQOMR",
        "address": 1073908992,
        "size": 32,
        "access": "",
        "desc": "Tx queue operating mode\n          Register",
        "fields": [
            {
                "name": "FTQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Flush Transmit Queue"
            },
            {
                "name": "TSF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit Store and Forward"
            },
            {
                "name": "TXQEN",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Transmit Queue Enable"
            },
            {
                "name": "TTC",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Transmit Threshold Control"
            },
            {
                "name": "TQS",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "Transmit Queue Size"
            }
        ]
    },
    "1073908996": {
        "name": "MTLTxQUR",
        "address": 1073908996,
        "size": 32,
        "access": "read-only",
        "desc": "Tx queue underflow register",
        "fields": [
            {
                "name": "UFFRMCNT",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Underflow Packet Counter"
            },
            {
                "name": "UFCNTOVF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UFCNTOVF"
            }
        ]
    },
    "1073909000": {
        "name": "MTLTxQDR",
        "address": 1073909000,
        "size": 32,
        "access": "read-only",
        "desc": "Tx queue debug Register",
        "fields": [
            {
                "name": "TXQPAUSED",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXQPAUSED"
            },
            {
                "name": "TRCSTS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "TRCSTS"
            },
            {
                "name": "TWCSTS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TWCSTS"
            },
            {
                "name": "TXQSTS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXQSTS"
            },
            {
                "name": "TXSTSFSTS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXSTSFSTS"
            },
            {
                "name": "PTXQ",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "PTXQ"
            },
            {
                "name": "STXSTSF",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "STXSTSF"
            }
        ]
    },
    "1073909036": {
        "name": "MTLQICSR",
        "address": 1073909036,
        "size": 32,
        "access": "read-write",
        "desc": "Queue interrupt control status\n          Register",
        "fields": [
            {
                "name": "TXUNFIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TXUNFIS"
            },
            {
                "name": "TXUIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TXUIE"
            },
            {
                "name": "RXOVFIS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RXOVFIS"
            },
            {
                "name": "RXOIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXOIE"
            }
        ]
    },
    "1073909040": {
        "name": "MTLRxQOMR",
        "address": 1073909040,
        "size": 32,
        "access": "",
        "desc": "Rx queue operating mode\n          register",
        "fields": [
            {
                "name": "RTC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "RTC"
            },
            {
                "name": "FUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FUP"
            },
            {
                "name": "FEP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "FEP"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RSF"
            },
            {
                "name": "DIS_TCP_EF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DIS_TCP_EF"
            },
            {
                "name": "EHFC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EHFC"
            },
            {
                "name": "RFA",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "RFA"
            },
            {
                "name": "RFD",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "RFD"
            },
            {
                "name": "RQS",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "RQS"
            }
        ]
    },
    "1073909044": {
        "name": "MTLRxQMPOCR",
        "address": 1073909044,
        "size": 32,
        "access": "read-only",
        "desc": "Rx queue missed packet and overflow counter\n          register",
        "fields": [
            {
                "name": "OVFPKTCNT",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "OVFPKTCNT"
            },
            {
                "name": "OVFCNTOVF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OVFCNTOVF"
            },
            {
                "name": "MISPKTCNT",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "MISPKTCNT"
            },
            {
                "name": "MISCNTOVF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "MISCNTOVF"
            }
        ]
    },
    "1073909048": {
        "name": "MTLRxQDR",
        "address": 1073909048,
        "size": 32,
        "access": "read-only",
        "desc": "Rx queue debug register",
        "fields": [
            {
                "name": "RWCSTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RWCSTS"
            },
            {
                "name": "RRCSTS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "RRCSTS"
            },
            {
                "name": "RXQSTS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "RXQSTS"
            },
            {
                "name": "PRXQ",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "PRXQ"
            }
        ]
    },
    "1073905664": {
        "name": "MACCR",
        "address": 1073905664,
        "size": 32,
        "access": "read-write",
        "desc": "Operating mode configuration\n          register",
        "fields": [
            {
                "name": "RE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receiver Enable"
            },
            {
                "name": "TE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TE"
            },
            {
                "name": "PRELEN",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PRELEN"
            },
            {
                "name": "DC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DC"
            },
            {
                "name": "BL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "BL"
            },
            {
                "name": "DR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DR"
            },
            {
                "name": "DCRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DCRS"
            },
            {
                "name": "DO",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DO"
            },
            {
                "name": "ECRSFD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ECRSFD"
            },
            {
                "name": "LM",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LM"
            },
            {
                "name": "DM",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DM"
            },
            {
                "name": "FES",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "FES"
            },
            {
                "name": "JE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "JE"
            },
            {
                "name": "JD",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "JD"
            },
            {
                "name": "WD",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "WD"
            },
            {
                "name": "ACS",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ACS"
            },
            {
                "name": "CST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CST"
            },
            {
                "name": "S2KP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "S2KP"
            },
            {
                "name": "GPSLCE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "GPSLCE"
            },
            {
                "name": "IPG",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "IPG"
            },
            {
                "name": "IPC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IPC"
            },
            {
                "name": "SARC",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "SARC"
            },
            {
                "name": "ARPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ARPEN"
            }
        ]
    },
    "1073905668": {
        "name": "MACECR",
        "address": 1073905668,
        "size": 32,
        "access": "read-write",
        "desc": "Extended operating mode configuration\n          register",
        "fields": [
            {
                "name": "GPSL",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "GPSL"
            },
            {
                "name": "DCRCC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DCRCC"
            },
            {
                "name": "SPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SPEN"
            },
            {
                "name": "USP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USP"
            },
            {
                "name": "EIPGEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "EIPGEN"
            },
            {
                "name": "EIPG",
                "bitOffset": 25,
                "bitWidth": 5,
                "desc": "EIPG"
            }
        ]
    },
    "1073905672": {
        "name": "MACPFR",
        "address": 1073905672,
        "size": 32,
        "access": "read-write",
        "desc": "Packet filtering control\n          register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PR"
            },
            {
                "name": "HUC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HUC"
            },
            {
                "name": "HMC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HMC"
            },
            {
                "name": "DAIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DAIF"
            },
            {
                "name": "PM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PM"
            },
            {
                "name": "DBF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DBF"
            },
            {
                "name": "PCF",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "PCF"
            },
            {
                "name": "SAIF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SAIF"
            },
            {
                "name": "SAF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SAF"
            },
            {
                "name": "HPF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HPF"
            },
            {
                "name": "VTFE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "VTFE"
            },
            {
                "name": "IPFE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "IPFE"
            },
            {
                "name": "DNTU",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DNTU"
            },
            {
                "name": "RA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RA"
            }
        ]
    },
    "1073905676": {
        "name": "MACWTR",
        "address": 1073905676,
        "size": 32,
        "access": "read-write",
        "desc": "Watchdog timeout register",
        "fields": [
            {
                "name": "WTO",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "WTO"
            },
            {
                "name": "PWE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PWE"
            }
        ]
    },
    "1073905680": {
        "name": "MACHT0R",
        "address": 1073905680,
        "size": 32,
        "access": "read-write",
        "desc": "Hash Table 0 register",
        "fields": [
            {
                "name": "HT31T0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HT31T0"
            }
        ]
    },
    "1073905684": {
        "name": "MACHT1R",
        "address": 1073905684,
        "size": 32,
        "access": "read-write",
        "desc": "Hash Table 1 register",
        "fields": [
            {
                "name": "HT63T32",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "HT63T32"
            }
        ]
    },
    "1073905744": {
        "name": "MACVTR",
        "address": 1073905744,
        "size": 32,
        "access": "read-write",
        "desc": "VLAN tag register",
        "fields": [
            {
                "name": "VL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VL"
            },
            {
                "name": "ETV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "ETV"
            },
            {
                "name": "VTIM",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "VTIM"
            },
            {
                "name": "ESVL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ESVL"
            },
            {
                "name": "ERSVLM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ERSVLM"
            },
            {
                "name": "DOVLTC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "DOVLTC"
            },
            {
                "name": "EVLS",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "EVLS"
            },
            {
                "name": "EVLRXS",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "EVLRXS"
            },
            {
                "name": "VTHM",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "VTHM"
            },
            {
                "name": "EDVLP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "EDVLP"
            },
            {
                "name": "ERIVLT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "ERIVLT"
            },
            {
                "name": "EIVLS",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "EIVLS"
            },
            {
                "name": "EIVLRXS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "EIVLRXS"
            }
        ]
    },
    "1073905752": {
        "name": "MACVHTR",
        "address": 1073905752,
        "size": 32,
        "access": "read-write",
        "desc": "VLAN Hash table register",
        "fields": [
            {
                "name": "VLHT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VLHT"
            }
        ]
    },
    "1073905760": {
        "name": "MACVIR",
        "address": 1073905760,
        "size": 32,
        "access": "read-write",
        "desc": "VLAN inclusion register",
        "fields": [
            {
                "name": "VLT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VLT"
            },
            {
                "name": "VLC",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "VLC"
            },
            {
                "name": "VLP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "VLP"
            },
            {
                "name": "CSVL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CSVL"
            },
            {
                "name": "VLTI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "VLTI"
            }
        ]
    },
    "1073905764": {
        "name": "MACIVIR",
        "address": 1073905764,
        "size": 32,
        "access": "read-write",
        "desc": "Inner VLAN inclusion register",
        "fields": [
            {
                "name": "VLT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "VLT"
            },
            {
                "name": "VLC",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "VLC"
            },
            {
                "name": "VLP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "VLP"
            },
            {
                "name": "CSVL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CSVL"
            },
            {
                "name": "VLTI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "VLTI"
            }
        ]
    },
    "1073905776": {
        "name": "MACQTxFCR",
        "address": 1073905776,
        "size": 32,
        "access": "read-write",
        "desc": "Tx Queue flow control register",
        "fields": [
            {
                "name": "FCB_BPA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FCB_BPA"
            },
            {
                "name": "TFE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TFE"
            },
            {
                "name": "PLT",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "PLT"
            },
            {
                "name": "DZPQ",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DZPQ"
            },
            {
                "name": "PT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "PT"
            }
        ]
    },
    "1073905808": {
        "name": "MACRxFCR",
        "address": 1073905808,
        "size": 32,
        "access": "read-write",
        "desc": "Rx flow control register",
        "fields": [
            {
                "name": "RFE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RFE"
            },
            {
                "name": "UP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UP"
            }
        ]
    },
    "1073905840": {
        "name": "MACISR",
        "address": 1073905840,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt status register",
        "fields": [
            {
                "name": "PHYIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PHYIS"
            },
            {
                "name": "PMTIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PMTIS"
            },
            {
                "name": "LPIIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPIIS"
            },
            {
                "name": "MMCIS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "MMCIS"
            },
            {
                "name": "MMCRXIS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "MMCRXIS"
            },
            {
                "name": "MMCTXIS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "MMCTXIS"
            },
            {
                "name": "TSIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TSIS"
            },
            {
                "name": "TXSTSIS",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TXSTSIS"
            },
            {
                "name": "RXSTSIS",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RXSTSIS"
            }
        ]
    },
    "1073905844": {
        "name": "MACIER",
        "address": 1073905844,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt enable register",
        "fields": [
            {
                "name": "PHYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PHYIE"
            },
            {
                "name": "PMTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PMTIE"
            },
            {
                "name": "LPIIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LPIIE"
            },
            {
                "name": "TSIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TSIE"
            },
            {
                "name": "TXSTSIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TXSTSIE"
            },
            {
                "name": "RXSTSIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RXSTSIE"
            }
        ]
    },
    "1073905848": {
        "name": "MACRxTxSR",
        "address": 1073905848,
        "size": 32,
        "access": "read-only",
        "desc": "Rx Tx status register",
        "fields": [
            {
                "name": "TJT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TJT"
            },
            {
                "name": "NCARR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "NCARR"
            },
            {
                "name": "LCARR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LCARR"
            },
            {
                "name": "EXDEF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EXDEF"
            },
            {
                "name": "LCOL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "LCOL"
            },
            {
                "name": "EXCOL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LCOL"
            },
            {
                "name": "RWT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RWT"
            }
        ]
    },
    "1073905856": {
        "name": "MACPCSR",
        "address": 1073905856,
        "size": 32,
        "access": "",
        "desc": "PMT control status register",
        "fields": [
            {
                "name": "PWRDWN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PWRDWN"
            },
            {
                "name": "MGKPKTEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "MGKPKTEN"
            },
            {
                "name": "RWKPKTEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RWKPKTEN"
            },
            {
                "name": "MGKPRCVD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MGKPRCVD"
            },
            {
                "name": "RWKPRCVD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RWKPRCVD"
            },
            {
                "name": "GLBLUCAST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "GLBLUCAST"
            },
            {
                "name": "RWKPFE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RWKPFE"
            },
            {
                "name": "RWKPTR",
                "bitOffset": 24,
                "bitWidth": 5,
                "desc": "RWKPTR"
            },
            {
                "name": "RWKFILTRST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RWKFILTRST"
            }
        ]
    },
    "1073905860": {
        "name": "MACRWKPFR",
        "address": 1073905860,
        "size": 32,
        "access": "read-write",
        "desc": "Remove wakeup packet filter\n          register",
        "fields": [
            {
                "name": "WKUPFRMFTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "WKUPFRMFTR"
            }
        ]
    },
    "1073905872": {
        "name": "MACLCSR",
        "address": 1073905872,
        "size": 32,
        "access": "",
        "desc": "LPI control status register",
        "fields": [
            {
                "name": "TLPIEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TLPIEN"
            },
            {
                "name": "TLPIEX",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TLPIEX"
            },
            {
                "name": "RLPIEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RLPIEN"
            },
            {
                "name": "RLPIEX",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RLPIEX"
            },
            {
                "name": "TLPIST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TLPIST"
            },
            {
                "name": "RLPIST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "RLPIST"
            },
            {
                "name": "LPIEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LPIEN"
            },
            {
                "name": "PLS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PLS"
            },
            {
                "name": "PLSEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PLSEN"
            },
            {
                "name": "LPITXA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "LPITXA"
            },
            {
                "name": "LPITE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "LPITE"
            },
            {
                "name": "LPITCSE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "LPITCSE"
            }
        ]
    },
    "1073905876": {
        "name": "MACLTCR",
        "address": 1073905876,
        "size": 32,
        "access": "read-write",
        "desc": "LPI timers control register",
        "fields": [
            {
                "name": "TWT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "TWT"
            },
            {
                "name": "LST",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "LST"
            }
        ]
    },
    "1073905880": {
        "name": "MACLETR",
        "address": 1073905880,
        "size": 32,
        "access": "read-write",
        "desc": "LPI entry timer register",
        "fields": [
            {
                "name": "LPIET",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "LPIET"
            }
        ]
    },
    "1073905884": {
        "name": "MAC1USTCR",
        "address": 1073905884,
        "size": 32,
        "access": "read-write",
        "desc": "1-microsecond-tick counter\n          register",
        "fields": [
            {
                "name": "TIC_1US_CNTR",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "TIC_1US_CNTR"
            }
        ]
    },
    "1073905936": {
        "name": "MACVR",
        "address": 1073905936,
        "size": 32,
        "access": "read-only",
        "desc": "Version register",
        "fields": [
            {
                "name": "SNPSVER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SNPSVER"
            },
            {
                "name": "USERVER",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "USERVER"
            }
        ]
    },
    "1073905952": {
        "name": "MACHWF1R",
        "address": 1073905952,
        "size": 32,
        "access": "read-only",
        "desc": "HW feature 1 register",
        "fields": [
            {
                "name": "RXFIFOSIZE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "RXFIFOSIZE"
            },
            {
                "name": "TXFIFOSIZE",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "TXFIFOSIZE"
            },
            {
                "name": "OSTEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OSTEN"
            },
            {
                "name": "PTOEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PTOEN"
            },
            {
                "name": "ADVTHWORD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ADVTHWORD"
            },
            {
                "name": "DCBEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DCBEN"
            },
            {
                "name": "SPHEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "SPHEN"
            },
            {
                "name": "TSOEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TSOEN"
            },
            {
                "name": "DBGMEMA",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DBGMEMA"
            },
            {
                "name": "AVSEL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "AVSEL"
            },
            {
                "name": "HASHTBLSZ",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "HASHTBLSZ"
            },
            {
                "name": "L3L4FNUM",
                "bitOffset": 27,
                "bitWidth": 4,
                "desc": "L3L4FNUM"
            }
        ]
    },
    "1073905956": {
        "name": "MACHWF2R",
        "address": 1073905956,
        "size": 32,
        "access": "read-only",
        "desc": "HW feature 2 register",
        "fields": [
            {
                "name": "RXQCNT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "RXQCNT"
            },
            {
                "name": "TXQCNT",
                "bitOffset": 6,
                "bitWidth": 4,
                "desc": "TXQCNT"
            },
            {
                "name": "RXCHCNT",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "RXCHCNT"
            },
            {
                "name": "TXCHCNT",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "TXCHCNT"
            },
            {
                "name": "PPSOUTNUM",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "PPSOUTNUM"
            },
            {
                "name": "AUXSNAPNUM",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "AUXSNAPNUM"
            }
        ]
    },
    "1073906176": {
        "name": "MACMDIOAR",
        "address": 1073906176,
        "size": 32,
        "access": "read-write",
        "desc": "MDIO address register",
        "fields": [
            {
                "name": "MB",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MB"
            },
            {
                "name": "C45E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "C45E"
            },
            {
                "name": "GOC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "GOC"
            },
            {
                "name": "SKAP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "SKAP"
            },
            {
                "name": "CR",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "CR"
            },
            {
                "name": "NTC",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "NTC"
            },
            {
                "name": "RDA",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "RDA"
            },
            {
                "name": "PA",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "PA"
            },
            {
                "name": "BTB",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BTB"
            },
            {
                "name": "PSE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PSE"
            }
        ]
    },
    "1073906180": {
        "name": "MACMDIODR",
        "address": 1073906180,
        "size": 32,
        "access": "read-write",
        "desc": "MDIO data register",
        "fields": [
            {
                "name": "MD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "MD"
            },
            {
                "name": "RA",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "RA"
            }
        ]
    },
    "1073908448": {
        "name": "MACARPAR",
        "address": 1073908448,
        "size": 32,
        "access": "read-write",
        "desc": "ARP address register",
        "fields": [
            {
                "name": "ARPPA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ARPPA"
            }
        ]
    },
    "1073906432": {
        "name": "MACA0HR",
        "address": 1073906432,
        "size": 32,
        "access": "",
        "desc": "Address 0 high register",
        "fields": [
            {
                "name": "ADDRHI",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ADDRHI"
            },
            {
                "name": "AE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AE"
            }
        ]
    },
    "1073906436": {
        "name": "MACA0LR",
        "address": 1073906436,
        "size": 32,
        "access": "read-write",
        "desc": "Address 0 low register",
        "fields": [
            {
                "name": "ADDRLO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ADDRLO"
            }
        ]
    },
    "1073906444": {
        "name": "MACA1LR",
        "address": 1073906444,
        "size": 32,
        "access": "read-write",
        "desc": "Address 1 low register",
        "fields": [
            {
                "name": "ADDRLO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ADDRLO"
            }
        ]
    },
    "1073906452": {
        "name": "MACA2LR",
        "address": 1073906452,
        "size": 32,
        "access": "read-write",
        "desc": "Address 2 low register",
        "fields": [
            {
                "name": "ADDRLO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ADDRLO"
            }
        ]
    },
    "1073906460": {
        "name": "MACA3LR",
        "address": 1073906460,
        "size": 32,
        "access": "read-write",
        "desc": "Address 3 low register",
        "fields": [
            {
                "name": "ADDRLO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ADDRLO"
            }
        ]
    },
    "1073906440": {
        "name": "MACA1HR",
        "address": 1073906440,
        "size": 32,
        "access": "read-write",
        "desc": "Address 1 high register",
        "fields": [
            {
                "name": "ADDRHI",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ADDRHI"
            },
            {
                "name": "MBC",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "MBC"
            },
            {
                "name": "SA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SA"
            },
            {
                "name": "AE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AE"
            }
        ]
    },
    "1073906448": {
        "name": "MACA2HR",
        "address": 1073906448,
        "size": 32,
        "access": "read-write",
        "desc": "Address 2 high register",
        "fields": [
            {
                "name": "ADDRHI",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ADDRHI"
            },
            {
                "name": "MBC",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "MBC"
            },
            {
                "name": "SA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SA"
            },
            {
                "name": "AE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AE"
            }
        ]
    },
    "1073906456": {
        "name": "MACA3HR",
        "address": 1073906456,
        "size": 32,
        "access": "read-write",
        "desc": "Address 3 high register",
        "fields": [
            {
                "name": "ADDRHI",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ADDRHI"
            },
            {
                "name": "MBC",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "MBC"
            },
            {
                "name": "SA",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SA"
            },
            {
                "name": "AE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AE"
            }
        ]
    },
    "1073907456": {
        "name": "MMC_CONTROL",
        "address": 1073907456,
        "size": 32,
        "access": "read-write",
        "desc": "MMC control register",
        "fields": [
            {
                "name": "CNTRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CNTRST"
            },
            {
                "name": "CNTSTOPRO",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CNTSTOPRO"
            },
            {
                "name": "RSTONRD",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RSTONRD"
            },
            {
                "name": "CNTFREEZ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CNTFREEZ"
            },
            {
                "name": "CNTPRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CNTPRST"
            },
            {
                "name": "CNTPRSTLVL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CNTPRSTLVL"
            },
            {
                "name": "UCDBC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UCDBC"
            }
        ]
    },
    "1073907460": {
        "name": "MMC_RX_INTERRUPT",
        "address": 1073907460,
        "size": 32,
        "access": "read-only",
        "desc": "MMC Rx interrupt register",
        "fields": [
            {
                "name": "RXCRCERPIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXCRCERPIS"
            },
            {
                "name": "RXALGNERPIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RXALGNERPIS"
            },
            {
                "name": "RXUCGPIS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RXUCGPIS"
            },
            {
                "name": "RXLPIUSCIS",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXLPIUSCIS"
            },
            {
                "name": "RXLPITRCIS",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "RXLPITRCIS"
            }
        ]
    },
    "1073907464": {
        "name": "MMC_TX_INTERRUPT",
        "address": 1073907464,
        "size": 32,
        "access": "read-only",
        "desc": "MMC Tx interrupt register",
        "fields": [
            {
                "name": "TXSCOLGPIS",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TXSCOLGPIS"
            },
            {
                "name": "TXMCOLGPIS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TXMCOLGPIS"
            },
            {
                "name": "TXGPKTIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TXGPKTIS"
            },
            {
                "name": "TXLPIUSCIS",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "TXLPIUSCIS"
            },
            {
                "name": "TXLPITRCIS",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXLPITRCIS"
            }
        ]
    },
    "1073907468": {
        "name": "MMC_RX_INTERRUPT_MASK",
        "address": 1073907468,
        "size": 32,
        "access": "",
        "desc": "MMC Rx interrupt mask register",
        "fields": [
            {
                "name": "RXCRCERPIM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXCRCERPIM"
            },
            {
                "name": "RXALGNERPIM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RXALGNERPIM"
            },
            {
                "name": "RXUCGPIM",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RXUCGPIM"
            },
            {
                "name": "RXLPIUSCIM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXLPIUSCIM"
            },
            {
                "name": "RXLPITRCIM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "RXLPITRCIM"
            }
        ]
    },
    "1073907472": {
        "name": "MMC_TX_INTERRUPT_MASK",
        "address": 1073907472,
        "size": 32,
        "access": "",
        "desc": "MMC Tx interrupt mask register",
        "fields": [
            {
                "name": "TXSCOLGPIM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TXSCOLGPIM"
            },
            {
                "name": "TXMCOLGPIM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TXMCOLGPIM"
            },
            {
                "name": "TXGPKTIM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TXGPKTIM"
            },
            {
                "name": "TXLPIUSCIM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "TXLPIUSCIM"
            },
            {
                "name": "TXLPITRCIM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXLPITRCIM"
            }
        ]
    },
    "1073907532": {
        "name": "TX_SINGLE_COLLISION_GOOD_PACKETS",
        "address": 1073907532,
        "size": 32,
        "access": "read-only",
        "desc": "Tx single collision good packets\n          register",
        "fields": [
            {
                "name": "TXSNGLCOLG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TXSNGLCOLG"
            }
        ]
    },
    "1073907536": {
        "name": "TX_MULTIPLE_COLLISION_GOOD_PACKETS",
        "address": 1073907536,
        "size": 32,
        "access": "read-only",
        "desc": "Tx multiple collision good packets\n          register",
        "fields": [
            {
                "name": "TXMULTCOLG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TXMULTCOLG"
            }
        ]
    },
    "1073907560": {
        "name": "TX_PACKET_COUNT_GOOD",
        "address": 1073907560,
        "size": 32,
        "access": "read-only",
        "desc": "Tx packet count good register",
        "fields": [
            {
                "name": "TXPKTG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TXPKTG"
            }
        ]
    },
    "1073907604": {
        "name": "RX_CRC_ERROR_PACKETS",
        "address": 1073907604,
        "size": 32,
        "access": "read-only",
        "desc": "Rx CRC error packets register",
        "fields": [
            {
                "name": "RXCRCERR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RXCRCERR"
            }
        ]
    },
    "1073907608": {
        "name": "RX_ALIGNMENT_ERROR_PACKETS",
        "address": 1073907608,
        "size": 32,
        "access": "read-only",
        "desc": "Rx alignment error packets\n          register",
        "fields": [
            {
                "name": "RXALGNERR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RXALGNERR"
            }
        ]
    },
    "1073907652": {
        "name": "RX_UNICAST_PACKETS_GOOD",
        "address": 1073907652,
        "size": 32,
        "access": "read-only",
        "desc": "Rx unicast packets good\n          register",
        "fields": [
            {
                "name": "RXUCASTG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RXUCASTG"
            }
        ]
    },
    "1073907692": {
        "name": "TX_LPI_USEC_CNTR",
        "address": 1073907692,
        "size": 32,
        "access": "read-only",
        "desc": "Tx LPI microsecond timer\n          register",
        "fields": [
            {
                "name": "TXLPIUSC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TXLPIUSC"
            }
        ]
    },
    "1073907696": {
        "name": "TX_LPI_TRAN_CNTR",
        "address": 1073907696,
        "size": 32,
        "access": "read-only",
        "desc": "Tx LPI transition counter\n          register",
        "fields": [
            {
                "name": "TXLPITRC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TXLPITRC"
            }
        ]
    },
    "1073907700": {
        "name": "RX_LPI_USEC_CNTR",
        "address": 1073907700,
        "size": 32,
        "access": "read-only",
        "desc": "Rx LPI microsecond counter\n          register",
        "fields": [
            {
                "name": "RXLPIUSC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RXLPIUSC"
            }
        ]
    },
    "1073907704": {
        "name": "RX_LPI_TRAN_CNTR",
        "address": 1073907704,
        "size": 32,
        "access": "read-only",
        "desc": "Rx LPI transition counter\n          register",
        "fields": [
            {
                "name": "RXLPITRC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "RXLPITRC"
            }
        ]
    },
    "1073907968": {
        "name": "MACL3L4C0R",
        "address": 1073907968,
        "size": 32,
        "access": "read-write",
        "desc": "L3 and L4 control 0 register",
        "fields": [
            {
                "name": "L3PEN0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L3PEN0"
            },
            {
                "name": "L3SAM0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "L3SAM0"
            },
            {
                "name": "L3SAIM0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "L3SAIM0"
            },
            {
                "name": "L3DAM0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "L3DAM0"
            },
            {
                "name": "L3DAIM0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "L3DAIM0"
            },
            {
                "name": "L3HSBM0",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "L3HSBM0"
            },
            {
                "name": "L3HDBM0",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "L3HDBM0"
            },
            {
                "name": "L4PEN0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "L4PEN0"
            },
            {
                "name": "L4SPM0",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "L4SPM0"
            },
            {
                "name": "L4SPIM0",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "L4SPIM0"
            },
            {
                "name": "L4DPM0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "L4DPM0"
            },
            {
                "name": "L4DPIM0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "L4DPIM0"
            }
        ]
    },
    "1073907972": {
        "name": "MACL4A0R",
        "address": 1073907972,
        "size": 32,
        "access": "read-write",
        "desc": "Layer4 address filter 0\n          register",
        "fields": [
            {
                "name": "L4SP0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "L4SP0"
            },
            {
                "name": "L4DP0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "L4DP0"
            }
        ]
    },
    "1073905940": {
        "name": "MACDR",
        "address": 1073905940,
        "size": 32,
        "access": "read-only",
        "desc": "Debug register",
        "fields": [
            {
                "name": "RPESTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RPESTS"
            },
            {
                "name": "RFCFCSTS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "RFCFCSTS"
            },
            {
                "name": "TPESTS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TPESTS"
            },
            {
                "name": "TFCSTS",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "TFCSTS"
            }
        ]
    },
    "1073907984": {
        "name": "MACL3A00R",
        "address": 1073907984,
        "size": 32,
        "access": "read-write",
        "desc": "MACL3A00R",
        "fields": [
            {
                "name": "L3A00",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A00"
            }
        ]
    },
    "1073907988": {
        "name": "MACL3A10R",
        "address": 1073907988,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 address 1 filter 0\n          register",
        "fields": [
            {
                "name": "L3A10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A10"
            }
        ]
    },
    "1073907992": {
        "name": "MACL3A20",
        "address": 1073907992,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 Address 2 filter 0\n          register",
        "fields": [
            {
                "name": "L3A20",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A20"
            }
        ]
    },
    "1073907996": {
        "name": "MACL3A30",
        "address": 1073907996,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 Address 3 filter 0\n          register",
        "fields": [
            {
                "name": "L3A30",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A30"
            }
        ]
    },
    "1073908016": {
        "name": "MACL3L4C1R",
        "address": 1073908016,
        "size": 32,
        "access": "read-write",
        "desc": "L3 and L4 control 1 register",
        "fields": [
            {
                "name": "L3PEN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "L3PEN1"
            },
            {
                "name": "L3SAM1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "L3SAM1"
            },
            {
                "name": "L3SAIM1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "L3SAIM1"
            },
            {
                "name": "L3DAM1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "L3DAM1"
            },
            {
                "name": "L3DAIM1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "L3DAIM1"
            },
            {
                "name": "L3HSBM1",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "L3HSBM1"
            },
            {
                "name": "L3HDBM1",
                "bitOffset": 11,
                "bitWidth": 5,
                "desc": "L3HDBM1"
            },
            {
                "name": "L4PEN1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "L4PEN1"
            },
            {
                "name": "L4SPM1",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "L4SPM1"
            },
            {
                "name": "L4SPIM1",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "L4SPIM1"
            },
            {
                "name": "L4DPM1",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "L4DPM1"
            },
            {
                "name": "L4DPIM1",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "L4DPIM1"
            }
        ]
    },
    "1073908020": {
        "name": "MACL4A1R",
        "address": 1073908020,
        "size": 32,
        "access": "read-write",
        "desc": "Layer 4 address filter 1\n          register",
        "fields": [
            {
                "name": "L4SP1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "L4SP1"
            },
            {
                "name": "L4DP1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "L4DP1"
            }
        ]
    },
    "1073908032": {
        "name": "MACL3A01R",
        "address": 1073908032,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 address 0 filter 1\n          Register",
        "fields": [
            {
                "name": "L3A01",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A01"
            }
        ]
    },
    "1073908036": {
        "name": "MACL3A11R",
        "address": 1073908036,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 address 1 filter 1\n          register",
        "fields": [
            {
                "name": "L3A11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A11"
            }
        ]
    },
    "1073908040": {
        "name": "MACL3A21R",
        "address": 1073908040,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 address 2 filter 1\n          Register",
        "fields": [
            {
                "name": "L3A21",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A21"
            }
        ]
    },
    "1073908044": {
        "name": "MACL3A31R",
        "address": 1073908044,
        "size": 32,
        "access": "read-write",
        "desc": "Layer3 address 3 filter 1\n          register",
        "fields": [
            {
                "name": "L3A31",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "L3A31"
            }
        ]
    },
    "1073908480": {
        "name": "MACTSCR",
        "address": 1073908480,
        "size": 32,
        "access": "",
        "desc": "Timestamp control Register",
        "fields": [
            {
                "name": "TSENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TSENA"
            },
            {
                "name": "TSCFUPDT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TSCFUPDT"
            },
            {
                "name": "TSINIT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TSINIT"
            },
            {
                "name": "TSUPDT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSUPDT"
            },
            {
                "name": "TSADDREG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TSADDREG"
            },
            {
                "name": "TSENALL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TSENALL"
            },
            {
                "name": "TSCTRLSSR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TSCTRLSSR"
            },
            {
                "name": "TSVER2ENA",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "TSVER2ENA"
            },
            {
                "name": "TSIPENA",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TSIPENA"
            },
            {
                "name": "TSIPV6ENA",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TSIPV6ENA"
            },
            {
                "name": "TSIPV4ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TSIPV4ENA"
            },
            {
                "name": "TSEVNTENA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TSEVNTENA"
            },
            {
                "name": "TSMSTRENA",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TSMSTRENA"
            },
            {
                "name": "SNAPTYPSEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "SNAPTYPSEL"
            },
            {
                "name": "TSENMACADDR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TSENMACADDR"
            },
            {
                "name": "CSC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CSC"
            },
            {
                "name": "TXTSSTSM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TXTSSTSM"
            }
        ]
    },
    "1073908484": {
        "name": "MACSSIR",
        "address": 1073908484,
        "size": 32,
        "access": "read-write",
        "desc": "Sub-second increment register",
        "fields": [
            {
                "name": "SNSINC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SNSINC"
            },
            {
                "name": "SSINC",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "SSINC"
            }
        ]
    },
    "1073908488": {
        "name": "MACSTSR",
        "address": 1073908488,
        "size": 32,
        "access": "read-only",
        "desc": "System time seconds register",
        "fields": [
            {
                "name": "TSS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TSS"
            }
        ]
    },
    "1073908492": {
        "name": "MACSTNR",
        "address": 1073908492,
        "size": 32,
        "access": "read-only",
        "desc": "System time nanoseconds\n          register",
        "fields": [
            {
                "name": "TSSS",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "TSSS"
            }
        ]
    },
    "1073908496": {
        "name": "MACSTSUR",
        "address": 1073908496,
        "size": 32,
        "access": "read-write",
        "desc": "System time seconds update\n          register",
        "fields": [
            {
                "name": "TSS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TSS"
            }
        ]
    },
    "1073908500": {
        "name": "MACSTNUR",
        "address": 1073908500,
        "size": 32,
        "access": "read-write",
        "desc": "System time nanoseconds update\n          register",
        "fields": [
            {
                "name": "TSSS",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "TSSS"
            },
            {
                "name": "ADDSUB",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "ADDSUB"
            }
        ]
    },
    "1073908504": {
        "name": "MACTSAR",
        "address": 1073908504,
        "size": 32,
        "access": "read-write",
        "desc": "Timestamp addend register",
        "fields": [
            {
                "name": "TSAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TSAR"
            }
        ]
    },
    "1073908512": {
        "name": "MACTSSR",
        "address": 1073908512,
        "size": 32,
        "access": "read-only",
        "desc": "Timestamp status register",
        "fields": [
            {
                "name": "TSSOVF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TSSOVF"
            },
            {
                "name": "TSTARGT0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TSTARGT0"
            },
            {
                "name": "AUXTSTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AUXTSTRIG"
            },
            {
                "name": "TSTRGTERR0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TSTRGTERR0"
            },
            {
                "name": "TXTSSIS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TXTSSIS"
            },
            {
                "name": "ATSSTN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "ATSSTN"
            },
            {
                "name": "ATSSTM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ATSSTM"
            },
            {
                "name": "ATSNS",
                "bitOffset": 25,
                "bitWidth": 5,
                "desc": "ATSNS"
            }
        ]
    },
    "1073908528": {
        "name": "MACTxTSSNR",
        "address": 1073908528,
        "size": 32,
        "access": "read-only",
        "desc": "Tx timestamp status nanoseconds\n          register",
        "fields": [
            {
                "name": "TXTSSLO",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "TXTSSLO"
            },
            {
                "name": "TXTSSMIS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TXTSSMIS"
            }
        ]
    },
    "1073908532": {
        "name": "MACTxTSSSR",
        "address": 1073908532,
        "size": 32,
        "access": "read-only",
        "desc": "Tx timestamp status seconds\n          register",
        "fields": [
            {
                "name": "TXTSSHI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TXTSSHI"
            }
        ]
    },
    "1073908544": {
        "name": "MACACR",
        "address": 1073908544,
        "size": 32,
        "access": "read-write",
        "desc": "Auxiliary control register",
        "fields": [
            {
                "name": "ATSFC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ATSFC"
            },
            {
                "name": "ATSEN0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ATSEN0"
            },
            {
                "name": "ATSEN1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ATSEN1"
            },
            {
                "name": "ATSEN2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ATSEN2"
            },
            {
                "name": "ATSEN3",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ATSEN3"
            }
        ]
    },
    "1073908552": {
        "name": "MACATSNR",
        "address": 1073908552,
        "size": 32,
        "access": "read-only",
        "desc": "Auxiliary timestamp nanoseconds\n          register",
        "fields": [
            {
                "name": "AUXTSLO",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "AUXTSLO"
            }
        ]
    },
    "1073908556": {
        "name": "MACATSSR",
        "address": 1073908556,
        "size": 32,
        "access": "read-only",
        "desc": "Auxiliary timestamp seconds\n          register",
        "fields": [
            {
                "name": "AUXTSHI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "AUXTSHI"
            }
        ]
    },
    "1073908560": {
        "name": "MACTSIACR",
        "address": 1073908560,
        "size": 32,
        "access": "read-write",
        "desc": "Timestamp Ingress asymmetric correction\n          register",
        "fields": [
            {
                "name": "OSTIAC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "OSTIAC"
            }
        ]
    },
    "1073908564": {
        "name": "MACTSEACR",
        "address": 1073908564,
        "size": 32,
        "access": "read-write",
        "desc": "Timestamp Egress asymmetric correction\n          register",
        "fields": [
            {
                "name": "OSTEAC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "OSTEAC"
            }
        ]
    },
    "1073908568": {
        "name": "MACTSICNR",
        "address": 1073908568,
        "size": 32,
        "access": "read-write",
        "desc": "Timestamp Ingress correction nanosecond\n          register",
        "fields": [
            {
                "name": "TSIC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TSIC"
            }
        ]
    },
    "1073908572": {
        "name": "MACTSECNR",
        "address": 1073908572,
        "size": 32,
        "access": "read-write",
        "desc": "Timestamp Egress correction nanosecond\n          register",
        "fields": [
            {
                "name": "TSEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "TSEC"
            }
        ]
    },
    "1073908592": {
        "name": "MACPPSCR",
        "address": 1073908592,
        "size": 32,
        "access": "read-write",
        "desc": "PPS control register",
        "fields": [
            {
                "name": "PPSCTRL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PPSCTRL"
            },
            {
                "name": "PPSEN0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PPSEN0"
            },
            {
                "name": "TRGTMODSEL0",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "TRGTMODSEL0"
            }
        ]
    },
    "1073908608": {
        "name": "MACPPSTTSR",
        "address": 1073908608,
        "size": 32,
        "access": "read-write",
        "desc": "PPS target time seconds\n          register",
        "fields": [
            {
                "name": "TSTRH0",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "TSTRH0"
            }
        ]
    },
    "1073908612": {
        "name": "MACPPSTTNR",
        "address": 1073908612,
        "size": 32,
        "access": "read-write",
        "desc": "PPS target time nanoseconds\n          register",
        "fields": [
            {
                "name": "TTSL0",
                "bitOffset": 0,
                "bitWidth": 31,
                "desc": "TTSL0"
            },
            {
                "name": "TRGTBUSY0",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TRGTBUSY0"
            }
        ]
    },
    "1073908616": {
        "name": "MACPPSIR",
        "address": 1073908616,
        "size": 32,
        "access": "read-write",
        "desc": "PPS interval register",
        "fields": [
            {
                "name": "PPSINT0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PPSINT0"
            }
        ]
    },
    "1073908620": {
        "name": "MACPPSWR",
        "address": 1073908620,
        "size": 32,
        "access": "read-write",
        "desc": "PPS width register",
        "fields": [
            {
                "name": "PPSWIDTH0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PPSWIDTH0"
            }
        ]
    },
    "1073908672": {
        "name": "MACPOCR",
        "address": 1073908672,
        "size": 32,
        "access": "read-write",
        "desc": "PTP Offload control register",
        "fields": [
            {
                "name": "PTOEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PTOEN"
            },
            {
                "name": "ASYNCEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ASYNCEN"
            },
            {
                "name": "APDREQEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "APDREQEN"
            },
            {
                "name": "ASYNCTRIG",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ASYNCTRIG"
            },
            {
                "name": "APDREQTRIG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "APDREQTRIG"
            },
            {
                "name": "DRRDIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DRRDIS"
            },
            {
                "name": "DN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "DN"
            }
        ]
    },
    "1073908676": {
        "name": "MACSPI0R",
        "address": 1073908676,
        "size": 32,
        "access": "read-write",
        "desc": "PTP Source Port Identity 0\n          Register",
        "fields": [
            {
                "name": "SPI0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "SPI0"
            }
        ]
    },
    "1073908680": {
        "name": "MACSPI1R",
        "address": 1073908680,
        "size": 32,
        "access": "read-write",
        "desc": "PTP Source port identity 1\n          register",
        "fields": [
            {
                "name": "SPI1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "SPI1"
            }
        ]
    },
    "1073908684": {
        "name": "MACSPI2R",
        "address": 1073908684,
        "size": 32,
        "access": "read-write",
        "desc": "PTP Source port identity 2\n          register",
        "fields": [
            {
                "name": "SPI2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "SPI2"
            }
        ]
    },
    "1073908688": {
        "name": "MACLMIR",
        "address": 1073908688,
        "size": 32,
        "access": "read-write",
        "desc": "Log message interval register",
        "fields": [
            {
                "name": "LSI",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LSI"
            },
            {
                "name": "DRSYNCR",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "DRSYNCR"
            },
            {
                "name": "LMPDRI",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "LMPDRI"
            }
        ]
    },
    "1073782784": {
        "name": "FDCAN_CREL",
        "address": 1073782784,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Core Release Register",
        "fields": [
            {
                "name": "REL",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Core release"
            },
            {
                "name": "STEP",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Step of Core release"
            },
            {
                "name": "SUBSTEP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Sub-step of Core release"
            },
            {
                "name": "YEAR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Timestamp Year"
            },
            {
                "name": "MON",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Timestamp Month"
            },
            {
                "name": "DAY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timestamp Day"
            }
        ]
    },
    "1073782788": {
        "name": "FDCAN_ENDN",
        "address": 1073782788,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Core Release Register",
        "fields": [
            {
                "name": "ETV",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Endiannes Test Value"
            }
        ]
    },
    "1073782796": {
        "name": "FDCAN_DBTP",
        "address": 1073782796,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Data Bit Timing and Prescaler\n          Register",
        "fields": [
            {
                "name": "DSJW",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Synchronization Jump Width"
            },
            {
                "name": "DTSEG2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data time segment after sample\n              point"
            },
            {
                "name": "DTSEG1",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Data time segment after sample\n              point"
            },
            {
                "name": "DBRP",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Data BIt Rate Prescaler"
            },
            {
                "name": "TDC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Transceiver Delay\n              Compensation"
            }
        ]
    },
    "1073782800": {
        "name": "FDCAN_TEST",
        "address": 1073782800,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Test Register",
        "fields": [
            {
                "name": "LBCK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Loop Back mode"
            },
            {
                "name": "TX",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Loop Back mode"
            },
            {
                "name": "RX",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Control of Transmit Pin"
            }
        ]
    },
    "1073782804": {
        "name": "FDCAN_RWD",
        "address": 1073782804,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN RAM Watchdog Register",
        "fields": [
            {
                "name": "WDV",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Watchdog value"
            },
            {
                "name": "WDC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Watchdog configuration"
            }
        ]
    },
    "1073782808": {
        "name": "FDCAN_CCCR",
        "address": 1073782808,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN CC Control Register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Initialization"
            },
            {
                "name": "CCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Configuration Change\n              Enable"
            },
            {
                "name": "ASM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ASM Restricted Operation\n              Mode"
            },
            {
                "name": "CSA",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clock Stop Acknowledge"
            },
            {
                "name": "CSR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clock Stop Request"
            },
            {
                "name": "MON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bus Monitoring Mode"
            },
            {
                "name": "DAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Disable Automatic\n              Retransmission"
            },
            {
                "name": "TEST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Test Mode Enable"
            },
            {
                "name": "FDOE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FD Operation Enable"
            },
            {
                "name": "BSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "FDCAN Bit Rate Switching"
            },
            {
                "name": "PXHD",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Protocol Exception Handling\n              Disable"
            },
            {
                "name": "EFBI",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Edge Filtering during Bus\n              Integration"
            },
            {
                "name": "TXP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TXP"
            },
            {
                "name": "NISO",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Non ISO Operation"
            }
        ]
    },
    "1073782812": {
        "name": "FDCAN_NBTP",
        "address": 1073782812,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Nominal Bit Timing and Prescaler\n          Register",
        "fields": [
            {
                "name": "NSJW",
                "bitOffset": 25,
                "bitWidth": 7,
                "desc": "NSJW: Nominal (Re)Synchronization Jump\n              Width"
            },
            {
                "name": "NBRP",
                "bitOffset": 16,
                "bitWidth": 9,
                "desc": "Bit Rate Prescaler"
            },
            {
                "name": "NTSEG1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Nominal Time segment before sample\n              point"
            },
            {
                "name": "TSEG2",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Nominal Time segment after sample\n              point"
            }
        ]
    },
    "1073782816": {
        "name": "FDCAN_TSCC",
        "address": 1073782816,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Timestamp Counter Configuration\n          Register",
        "fields": [
            {
                "name": "TCP",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Timestamp Counter\n              Prescaler"
            },
            {
                "name": "TSS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Timestamp Select"
            }
        ]
    },
    "1073782820": {
        "name": "FDCAN_TSCV",
        "address": 1073782820,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Timestamp Counter Value\n          Register",
        "fields": [
            {
                "name": "TSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timestamp Counter"
            }
        ]
    },
    "1073782824": {
        "name": "FDCAN_TOCC",
        "address": 1073782824,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Timeout Counter Configuration\n          Register",
        "fields": [
            {
                "name": "ETOC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Timeout Counter"
            },
            {
                "name": "TOS",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Timeout Select"
            },
            {
                "name": "TOP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Timeout Period"
            }
        ]
    },
    "1073782828": {
        "name": "FDCAN_TOCV",
        "address": 1073782828,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Timeout Counter Value\n          Register",
        "fields": [
            {
                "name": "TOC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timeout Counter"
            }
        ]
    },
    "1073782848": {
        "name": "FDCAN_ECR",
        "address": 1073782848,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Error Counter Register",
        "fields": [
            {
                "name": "CEL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "AN Error Logging"
            },
            {
                "name": "RP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive Error Passive"
            },
            {
                "name": "TREC",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Receive Error Counter"
            },
            {
                "name": "TEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Transmit Error Counter"
            }
        ]
    },
    "1073782852": {
        "name": "FDCAN_PSR",
        "address": 1073782852,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Protocol Status Register",
        "fields": [
            {
                "name": "LEC",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Last Error Code"
            },
            {
                "name": "ACT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Activity"
            },
            {
                "name": "EP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error Passive"
            },
            {
                "name": "EW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Warning Status"
            },
            {
                "name": "BO",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Bus_Off Status"
            },
            {
                "name": "DLEC",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Data Last Error Code"
            },
            {
                "name": "RESI",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ESI flag of last received FDCAN\n              Message"
            },
            {
                "name": "RBRS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BRS flag of last received FDCAN\n              Message"
            },
            {
                "name": "REDL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Received FDCAN Message"
            },
            {
                "name": "PXE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Protocol Exception Event"
            },
            {
                "name": "TDCV",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Transmitter Delay Compensation\n              Value"
            }
        ]
    },
    "1073782856": {
        "name": "FDCAN_TDCR",
        "address": 1073782856,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Transmitter Delay Compensation\n          Register",
        "fields": [
            {
                "name": "TDCF",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transmitter Delay Compensation Filter\n              Window Length"
            },
            {
                "name": "TDCO",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Transmitter Delay Compensation\n              Offset"
            }
        ]
    },
    "1073782864": {
        "name": "FDCAN_IR",
        "address": 1073782864,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Interrupt Register",
        "fields": [
            {
                "name": "RF0N",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 New Message"
            },
            {
                "name": "RF0W",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Full"
            },
            {
                "name": "RF0F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Full"
            },
            {
                "name": "RF0L",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Message Lost"
            },
            {
                "name": "RF1N",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 New Message"
            },
            {
                "name": "RF1W",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Watermark\n              Reached"
            },
            {
                "name": "RF1F",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Watermark\n              Reached"
            },
            {
                "name": "RF1L",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Message Lost"
            },
            {
                "name": "HPM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "High Priority Message"
            },
            {
                "name": "TC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transmission Completed"
            },
            {
                "name": "TCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transmission Cancellation\n              Finished"
            },
            {
                "name": "TEF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx FIFO Empty"
            },
            {
                "name": "TEFN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx Event FIFO New Entry"
            },
            {
                "name": "TEFW",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Watermark\n              Reached"
            },
            {
                "name": "TEFF",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Full"
            },
            {
                "name": "TEFL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Element Lost"
            },
            {
                "name": "TSW",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Timestamp Wraparound"
            },
            {
                "name": "MRAF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Message RAM Access Failure"
            },
            {
                "name": "TOO",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Timeout Occurred"
            },
            {
                "name": "DRX",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Message stored to Dedicated Rx\n              Buffer"
            },
            {
                "name": "ELO",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Error Logging Overflow"
            },
            {
                "name": "EP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Error Passive"
            },
            {
                "name": "EW",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Warning Status"
            },
            {
                "name": "BO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Bus_Off Status"
            },
            {
                "name": "WDI",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Watchdog Interrupt"
            },
            {
                "name": "PEA",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Protocol Error in Arbitration Phase\n              (Nominal Bit Time is used)"
            },
            {
                "name": "PED",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Protocol Error in Data Phase (Data Bit\n              Time is used)"
            },
            {
                "name": "ARA",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Access to Reserved Address"
            }
        ]
    },
    "1073782868": {
        "name": "FDCAN_IE",
        "address": 1073782868,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Interrupt Enable\n          Register",
        "fields": [
            {
                "name": "RF0NE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 New Message\n              Enable"
            },
            {
                "name": "RF0WE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Full Enable"
            },
            {
                "name": "RF0FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Full Enable"
            },
            {
                "name": "RF0LE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Message Lost\n              Enable"
            },
            {
                "name": "RF1NE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 New Message\n              Enable"
            },
            {
                "name": "RF1WE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Watermark Reached\n              Enable"
            },
            {
                "name": "RF1FE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Watermark Reached\n              Enable"
            },
            {
                "name": "RF1LE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Message Lost\n              Enable"
            },
            {
                "name": "HPME",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "High Priority Message\n              Enable"
            },
            {
                "name": "TCE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transmission Completed\n              Enable"
            },
            {
                "name": "TCFE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transmission Cancellation Finished\n              Enable"
            },
            {
                "name": "TEFE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx FIFO Empty Enable"
            },
            {
                "name": "TEFNE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx Event FIFO New Entry\n              Enable"
            },
            {
                "name": "TEFWE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Watermark Reached\n              Enable"
            },
            {
                "name": "TEFFE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Full Enable"
            },
            {
                "name": "TEFLE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Element Lost\n              Enable"
            },
            {
                "name": "TSWE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Timestamp Wraparound\n              Enable"
            },
            {
                "name": "MRAFE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Message RAM Access Failure\n              Enable"
            },
            {
                "name": "TOOE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Timeout Occurred Enable"
            },
            {
                "name": "DRXE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Message stored to Dedicated Rx Buffer\n              Enable"
            },
            {
                "name": "BECE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Bit Error Corrected Interrupt\n              Enable"
            },
            {
                "name": "BEUE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Bit Error Uncorrected Interrupt\n              Enable"
            },
            {
                "name": "ELOE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Error Logging Overflow\n              Enable"
            },
            {
                "name": "EPE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Error Passive Enable"
            },
            {
                "name": "EWE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Warning Status Enable"
            },
            {
                "name": "BOE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Bus_Off Status Enable"
            },
            {
                "name": "WDIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Watchdog Interrupt Enable"
            },
            {
                "name": "PEAE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Protocol Error in Arbitration Phase\n              Enable"
            },
            {
                "name": "PEDE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Protocol Error in Data Phase\n              Enable"
            },
            {
                "name": "ARAE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Access to Reserved Address\n              Enable"
            }
        ]
    },
    "1073782872": {
        "name": "FDCAN_ILS",
        "address": 1073782872,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Interrupt Line Select\n          Register",
        "fields": [
            {
                "name": "RF0NL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 New Message Interrupt\n              Line"
            },
            {
                "name": "RF0WL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Watermark Reached Interrupt\n              Line"
            },
            {
                "name": "RF0FL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Full Interrupt\n              Line"
            },
            {
                "name": "RF0LL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Message Lost Interrupt\n              Line"
            },
            {
                "name": "RF1NL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 New Message Interrupt\n              Line"
            },
            {
                "name": "RF1WL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Watermark Reached Interrupt\n              Line"
            },
            {
                "name": "RF1FL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Full Interrupt\n              Line"
            },
            {
                "name": "RF1LL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Message Lost Interrupt\n              Line"
            },
            {
                "name": "HPML",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "High Priority Message Interrupt\n              Line"
            },
            {
                "name": "TCL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transmission Completed Interrupt\n              Line"
            },
            {
                "name": "TCFL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transmission Cancellation Finished\n              Interrupt Line"
            },
            {
                "name": "TEFL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx FIFO Empty Interrupt\n              Line"
            },
            {
                "name": "TEFNL",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Tx Event FIFO New Entry Interrupt\n              Line"
            },
            {
                "name": "TEFWL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Watermark Reached\n              Interrupt Line"
            },
            {
                "name": "TEFFL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Full Interrupt\n              Line"
            },
            {
                "name": "TEFLL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Element Lost Interrupt\n              Line"
            },
            {
                "name": "TSWL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Timestamp Wraparound Interrupt\n              Line"
            },
            {
                "name": "MRAFL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Message RAM Access Failure Interrupt\n              Line"
            },
            {
                "name": "TOOL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Timeout Occurred Interrupt\n              Line"
            },
            {
                "name": "DRXL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Message stored to Dedicated Rx Buffer\n              Interrupt Line"
            },
            {
                "name": "BECL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Bit Error Corrected Interrupt\n              Line"
            },
            {
                "name": "BEUL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Bit Error Uncorrected Interrupt\n              Line"
            },
            {
                "name": "ELOL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Error Logging Overflow Interrupt\n              Line"
            },
            {
                "name": "EPL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Error Passive Interrupt\n              Line"
            },
            {
                "name": "EWL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Warning Status Interrupt\n              Line"
            },
            {
                "name": "BOL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Bus_Off Status"
            },
            {
                "name": "WDIL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Watchdog Interrupt Line"
            },
            {
                "name": "PEAL",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Protocol Error in Arbitration Phase\n              Line"
            },
            {
                "name": "PEDL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Protocol Error in Data Phase\n              Line"
            },
            {
                "name": "ARAL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Access to Reserved Address\n              Line"
            }
        ]
    },
    "1073782876": {
        "name": "FDCAN_ILE",
        "address": 1073782876,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Interrupt Line Enable\n          Register",
        "fields": [
            {
                "name": "EINT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Interrupt Line 0"
            },
            {
                "name": "EINT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable Interrupt Line 1"
            }
        ]
    },
    "1073782912": {
        "name": "FDCAN_GFC",
        "address": 1073782912,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Global Filter Configuration\n          Register",
        "fields": [
            {
                "name": "RRFE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reject Remote Frames\n              Extended"
            },
            {
                "name": "RRFS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reject Remote Frames\n              Standard"
            },
            {
                "name": "ANFE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Accept Non-matching Frames\n              Extended"
            },
            {
                "name": "ANFS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Accept Non-matching Frames\n              Standard"
            }
        ]
    },
    "1073782916": {
        "name": "FDCAN_SIDFC",
        "address": 1073782916,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Standard ID Filter Configuration\n          Register",
        "fields": [
            {
                "name": "FLSSA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Filter List Standard Start\n              Address"
            },
            {
                "name": "LSS",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "List Size Standard"
            }
        ]
    },
    "1073782920": {
        "name": "FDCAN_XIDFC",
        "address": 1073782920,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Extended ID Filter Configuration\n          Register",
        "fields": [
            {
                "name": "FLESA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Filter List Standard Start\n              Address"
            },
            {
                "name": "LSE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "List Size Extended"
            }
        ]
    },
    "1073782928": {
        "name": "FDCAN_XIDAM",
        "address": 1073782928,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Extended ID and Mask\n          Register",
        "fields": [
            {
                "name": "EIDM",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "Extended ID Mask"
            }
        ]
    },
    "1073782932": {
        "name": "FDCAN_HPMS",
        "address": 1073782932,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN High Priority Message Status\n          Register",
        "fields": [
            {
                "name": "BIDX",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Buffer Index"
            },
            {
                "name": "MSI",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Message Storage Indicator"
            },
            {
                "name": "FIDX",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Filter Index"
            },
            {
                "name": "FLST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Filter List"
            }
        ]
    },
    "1073782936": {
        "name": "FDCAN_NDAT1",
        "address": 1073782936,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN New Data 1 Register",
        "fields": [
            {
                "name": "ND0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "New data"
            }
        ]
    },
    "1073782940": {
        "name": "FDCAN_NDAT2",
        "address": 1073782940,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN New Data 2 Register",
        "fields": [
            {
                "name": "ND32",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND33",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND34",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND35",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND36",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND37",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND38",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND39",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND40",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND41",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND42",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND43",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND44",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND45",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND46",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND47",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND48",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND49",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND50",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND51",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND52",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND53",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND54",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND55",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND56",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND57",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND58",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND59",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND60",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND61",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND62",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "New data"
            },
            {
                "name": "ND63",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "New data"
            }
        ]
    },
    "1073782944": {
        "name": "FDCAN_RXF0C",
        "address": 1073782944,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx FIFO 0 Configuration\n          Register",
        "fields": [
            {
                "name": "F0SA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Rx FIFO 0 Start Address"
            },
            {
                "name": "F0S",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Rx FIFO 0 Size"
            },
            {
                "name": "F0WM",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "FIFO 0 Watermark"
            }
        ]
    },
    "1073782948": {
        "name": "FDCAN_RXF0S",
        "address": 1073782948,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx FIFO 0 Status\n          Register",
        "fields": [
            {
                "name": "F0FL",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Rx FIFO 0 Fill Level"
            },
            {
                "name": "F0G",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "Rx FIFO 0 Get Index"
            },
            {
                "name": "F0P",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Rx FIFO 0 Put Index"
            },
            {
                "name": "F0F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Full"
            },
            {
                "name": "RF0L",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rx FIFO 0 Message Lost"
            }
        ]
    },
    "1073782952": {
        "name": "FDCAN_RXF0A",
        "address": 1073782952,
        "size": 32,
        "access": "read-write",
        "desc": "CAN Rx FIFO 0 Acknowledge\n          Register",
        "fields": [
            {
                "name": "FA01",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Rx FIFO 0 Acknowledge\n              Index"
            }
        ]
    },
    "1073782956": {
        "name": "FDCAN_RXBC",
        "address": 1073782956,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx Buffer Configuration\n          Register",
        "fields": [
            {
                "name": "RBSA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Rx Buffer Start Address"
            }
        ]
    },
    "1073782960": {
        "name": "FDCAN_RXF1C",
        "address": 1073782960,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx FIFO 1 Configuration\n          Register",
        "fields": [
            {
                "name": "F1SA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Rx FIFO 1 Start Address"
            },
            {
                "name": "F1S",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Rx FIFO 1 Size"
            },
            {
                "name": "F1WM",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Rx FIFO 1 Watermark"
            }
        ]
    },
    "1073782964": {
        "name": "FDCAN_RXF1S",
        "address": 1073782964,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx FIFO 1 Status\n          Register",
        "fields": [
            {
                "name": "F1FL",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Rx FIFO 1 Fill Level"
            },
            {
                "name": "F1GI",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Rx FIFO 1 Get Index"
            },
            {
                "name": "F1PI",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Rx FIFO 1 Put Index"
            },
            {
                "name": "F1F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Full"
            },
            {
                "name": "RF1L",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Rx FIFO 1 Message Lost"
            },
            {
                "name": "DMS",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Debug Message Status"
            }
        ]
    },
    "1073782968": {
        "name": "FDCAN_RXF1A",
        "address": 1073782968,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx FIFO 1 Acknowledge\n          Register",
        "fields": [
            {
                "name": "F1AI",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Rx FIFO 1 Acknowledge\n              Index"
            }
        ]
    },
    "1073782972": {
        "name": "FDCAN_RXESC",
        "address": 1073782972,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Rx Buffer Element Size Configuration\n          Register",
        "fields": [
            {
                "name": "F0DS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Rx FIFO 1 Data Field Size:"
            },
            {
                "name": "F1DS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Rx FIFO 0 Data Field Size:"
            },
            {
                "name": "RBDS",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Rx Buffer Data Field Size:"
            }
        ]
    },
    "1073782976": {
        "name": "FDCAN_TXBC",
        "address": 1073782976,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Configuration\n          Register",
        "fields": [
            {
                "name": "TBSA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Tx Buffers Start Address"
            },
            {
                "name": "NDTB",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Number of Dedicated Transmit\n              Buffers"
            },
            {
                "name": "TFQS",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Transmit FIFO/Queue Size"
            },
            {
                "name": "TFQM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Tx FIFO/Queue Mode"
            }
        ]
    },
    "1073782980": {
        "name": "FDCAN_TXFQS",
        "address": 1073782980,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx FIFO/Queue Status\n          Register",
        "fields": [
            {
                "name": "TFFL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Tx FIFO Free Level"
            },
            {
                "name": "TFGI",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "TFGI"
            },
            {
                "name": "TFQPI",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Tx FIFO/Queue Put Index"
            },
            {
                "name": "TFQF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Tx FIFO/Queue Full"
            }
        ]
    },
    "1073782984": {
        "name": "FDCAN_TXESC",
        "address": 1073782984,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Element Size Configuration\n          Register",
        "fields": [
            {
                "name": "TBDS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Tx Buffer Data Field Size:"
            }
        ]
    },
    "1073782988": {
        "name": "FDCAN_TXBRP",
        "address": 1073782988,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx Buffer Request Pending\n          Register",
        "fields": [
            {
                "name": "TRP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmission Request\n              Pending"
            }
        ]
    },
    "1073782992": {
        "name": "FDCAN_TXBAR",
        "address": 1073782992,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Add Request\n          Register",
        "fields": [
            {
                "name": "AR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Add Request"
            }
        ]
    },
    "1073782996": {
        "name": "FDCAN_TXBCR",
        "address": 1073782996,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Cancellation Request\n          Register",
        "fields": [
            {
                "name": "CR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cancellation Request"
            }
        ]
    },
    "1073783000": {
        "name": "FDCAN_TXBTO",
        "address": 1073783000,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Transmission Occurred\n          Register",
        "fields": [
            {
                "name": "TO",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmission Occurred."
            }
        ]
    },
    "1073783004": {
        "name": "FDCAN_TXBCF",
        "address": 1073783004,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN Tx Buffer Cancellation Finished\n          Register",
        "fields": [
            {
                "name": "CF",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cancellation Finished"
            }
        ]
    },
    "1073783008": {
        "name": "FDCAN_TXBTIE",
        "address": 1073783008,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Transmission Interrupt\n          Enable Register",
        "fields": [
            {
                "name": "TIE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmission Interrupt\n              Enable"
            }
        ]
    },
    "1073783012": {
        "name": "FDCAN_TXBCIE",
        "address": 1073783012,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Buffer Cancellation Finished\n          Interrupt Enable Register",
        "fields": [
            {
                "name": "CF",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Cancellation Finished Interrupt\n              Enable"
            }
        ]
    },
    "1073783024": {
        "name": "FDCAN_TXEFC",
        "address": 1073783024,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Event FIFO Configuration\n          Register",
        "fields": [
            {
                "name": "EFSA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Event FIFO Start Address"
            },
            {
                "name": "EFS",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Event FIFO Size"
            },
            {
                "name": "EFWM",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Event FIFO Watermark"
            }
        ]
    },
    "1073783028": {
        "name": "FDCAN_TXEFS",
        "address": 1073783028,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Event FIFO Status\n          Register",
        "fields": [
            {
                "name": "EFFL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Event FIFO Fill Level"
            },
            {
                "name": "EFGI",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Event FIFO Get Index."
            },
            {
                "name": "EFPI",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Event FIFO put index."
            },
            {
                "name": "EFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Event FIFO Full."
            },
            {
                "name": "TEFL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Tx Event FIFO Element\n              Lost."
            }
        ]
    },
    "1073783032": {
        "name": "FDCAN_TXEFA",
        "address": 1073783032,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN Tx Event FIFO Acknowledge\n          Register",
        "fields": [
            {
                "name": "EFAI",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Event FIFO Acknowledge\n              Index"
            }
        ]
    },
    "1073783040": {
        "name": "FDCAN_TTTMC",
        "address": 1073783040,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Trigger Memory Configuration\n          Register",
        "fields": [
            {
                "name": "TMSA",
                "bitOffset": 2,
                "bitWidth": 14,
                "desc": "Trigger Memory Start\n              Address"
            },
            {
                "name": "TME",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Trigger Memory Elements"
            }
        ]
    },
    "1073783044": {
        "name": "FDCAN_TTRMC",
        "address": 1073783044,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Reference Message Configuration\n          Register",
        "fields": [
            {
                "name": "RID",
                "bitOffset": 0,
                "bitWidth": 29,
                "desc": "Reference Identifier."
            },
            {
                "name": "XTD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Extended Identifier"
            },
            {
                "name": "RMPS",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Reference Message Payload\n              Select"
            }
        ]
    },
    "1073783048": {
        "name": "FDCAN_TTOCF",
        "address": 1073783048,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Operation Configuration\n          Register",
        "fields": [
            {
                "name": "OM",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Operation Mode"
            },
            {
                "name": "GEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Gap Enable"
            },
            {
                "name": "TM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Time Master"
            },
            {
                "name": "LDSDL",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "LD of Synchronization Deviation\n              Limit"
            },
            {
                "name": "IRTO",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Initial Reference Trigger\n              Offset"
            },
            {
                "name": "EECS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable External Clock\n              Synchronization"
            },
            {
                "name": "AWL",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Application Watchdog Limit"
            },
            {
                "name": "EGTF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable Global Time\n              Filtering"
            },
            {
                "name": "ECC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Enable Clock Calibration"
            },
            {
                "name": "EVTP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Event Trigger Polarity"
            }
        ]
    },
    "1073783052": {
        "name": "FDCAN_TTMLM",
        "address": 1073783052,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Matrix Limits\n          Register",
        "fields": [
            {
                "name": "CCM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Cycle Count Max"
            },
            {
                "name": "CSS",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Cycle Start\n              Synchronization"
            },
            {
                "name": "TXEW",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Tx Enable Window"
            },
            {
                "name": "ENTT",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Expected Number of Tx\n              Triggers"
            }
        ]
    },
    "1073783056": {
        "name": "FDCAN_TURCF",
        "address": 1073783056,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TUR Configuration\n          Register",
        "fields": [
            {
                "name": "NCL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Numerator Configuration\n              Low."
            },
            {
                "name": "DC",
                "bitOffset": 16,
                "bitWidth": 14,
                "desc": "Denominator Configuration."
            },
            {
                "name": "ELT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Enable Local Time"
            }
        ]
    },
    "1073783060": {
        "name": "FDCAN_TTOCN",
        "address": 1073783060,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Operation Control\n          Register",
        "fields": [
            {
                "name": "SGT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set Global time"
            },
            {
                "name": "ECS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "External Clock\n              Synchronization"
            },
            {
                "name": "SWP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stop Watch Polarity"
            },
            {
                "name": "SWS",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Stop Watch Source."
            },
            {
                "name": "RTIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Register Time Mark Interrupt Pulse\n              Enable"
            },
            {
                "name": "TMC",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Register Time Mark Compare"
            },
            {
                "name": "TTIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Trigger Time Mark Interrupt Pulse\n              Enable"
            },
            {
                "name": "GCS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Gap Control Select"
            },
            {
                "name": "FGP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Finish Gap."
            },
            {
                "name": "TMG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Time Mark Gap"
            },
            {
                "name": "NIG",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Next is Gap"
            },
            {
                "name": "ESCN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "External Synchronization\n              Control"
            },
            {
                "name": "LCKC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TT Operation Control Register\n              Locked"
            }
        ]
    },
    "1073783064": {
        "name": "CAN_TTGTP",
        "address": 1073783064,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Global Time Preset\n          Register",
        "fields": [
            {
                "name": "NCL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Time Preset"
            },
            {
                "name": "CTP",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Cycle Time Target Phase"
            }
        ]
    },
    "1073783068": {
        "name": "FDCAN_TTTMK",
        "address": 1073783068,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Time Mark Register",
        "fields": [
            {
                "name": "TM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Time Mark"
            },
            {
                "name": "TICC",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Time Mark Cycle Code"
            },
            {
                "name": "LCKM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TT Time Mark Register\n              Locked"
            }
        ]
    },
    "1073783072": {
        "name": "FDCAN_TTIR",
        "address": 1073783072,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Interrupt Register",
        "fields": [
            {
                "name": "SBC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start of Basic Cycle"
            },
            {
                "name": "SMC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start of Matrix Cycle"
            },
            {
                "name": "CSM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Change of Synchronization\n              Mode"
            },
            {
                "name": "SOG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of Gap"
            },
            {
                "name": "RTMI",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Register Time Mark\n              Interrupt."
            },
            {
                "name": "TTMI",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Trigger Time Mark Event\n              Internal"
            },
            {
                "name": "SWE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stop Watch Event"
            },
            {
                "name": "GTW",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global Time Wrap"
            },
            {
                "name": "GTD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Global Time Discontinuity"
            },
            {
                "name": "GTE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Global Time Error"
            },
            {
                "name": "TXU",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx Count Underflow"
            },
            {
                "name": "TXO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx Count Overflow"
            },
            {
                "name": "SE1",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Scheduling Error 1"
            },
            {
                "name": "SE2",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Scheduling Error 2"
            },
            {
                "name": "ELC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Error Level Changed."
            },
            {
                "name": "IWTG",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Initialization Watch\n              Trigger"
            },
            {
                "name": "WT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Watch Trigger"
            },
            {
                "name": "AW",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Application Watchdog"
            },
            {
                "name": "CER",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configuration Error"
            }
        ]
    },
    "1073783076": {
        "name": "FDCAN_TTIE",
        "address": 1073783076,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Interrupt Enable\n          Register",
        "fields": [
            {
                "name": "SBCE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start of Basic Cycle Interrupt\n              Enable"
            },
            {
                "name": "SMCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start of Matrix Cycle Interrupt\n              Enable"
            },
            {
                "name": "CSME",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Change of Synchronization Mode Interrupt\n              Enable"
            },
            {
                "name": "SOGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of Gap Interrupt\n              Enable"
            },
            {
                "name": "RTMIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Register Time Mark Interrupt\n              Enable"
            },
            {
                "name": "TTMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Trigger Time Mark Event Internal\n              Interrupt Enable"
            },
            {
                "name": "SWEE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stop Watch Event Interrupt\n              Enable"
            },
            {
                "name": "GTWE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global Time Wrap Interrupt\n              Enable"
            },
            {
                "name": "GTDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Global Time Discontinuity Interrupt\n              Enable"
            },
            {
                "name": "GTEE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Global Time Error Interrupt\n              Enable"
            },
            {
                "name": "TXUE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx Count Underflow Interrupt\n              Enable"
            },
            {
                "name": "TXOE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx Count Overflow Interrupt\n              Enable"
            },
            {
                "name": "SE1E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Scheduling Error 1 Interrupt\n              Enable"
            },
            {
                "name": "SE2E",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Scheduling Error 2 Interrupt\n              Enable"
            },
            {
                "name": "ELCE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Change Error Level Interrupt\n              Enable"
            },
            {
                "name": "IWTGE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Initialization Watch Trigger Interrupt\n              Enable"
            },
            {
                "name": "WTE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Watch Trigger Interrupt\n              Enable"
            },
            {
                "name": "AWE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Application Watchdog Interrupt\n              Enable"
            },
            {
                "name": "CERE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configuration Error Interrupt\n              Enable"
            }
        ]
    },
    "1073783080": {
        "name": "FDCAN_TTILS",
        "address": 1073783080,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Interrupt Line Select\n          Register",
        "fields": [
            {
                "name": "SBCL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Start of Basic Cycle Interrupt\n              Line"
            },
            {
                "name": "SMCL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start of Matrix Cycle Interrupt\n              Line"
            },
            {
                "name": "CSML",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Change of Synchronization Mode Interrupt\n              Line"
            },
            {
                "name": "SOGL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of Gap Interrupt\n              Line"
            },
            {
                "name": "RTMIL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Register Time Mark Interrupt\n              Line"
            },
            {
                "name": "TTMIL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Trigger Time Mark Event Internal\n              Interrupt Line"
            },
            {
                "name": "SWEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Stop Watch Event Interrupt\n              Line"
            },
            {
                "name": "GTWL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global Time Wrap Interrupt\n              Line"
            },
            {
                "name": "GTDL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Global Time Discontinuity Interrupt\n              Line"
            },
            {
                "name": "GTEL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Global Time Error Interrupt\n              Line"
            },
            {
                "name": "TXUL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Tx Count Underflow Interrupt\n              Line"
            },
            {
                "name": "TXOL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Tx Count Overflow Interrupt\n              Line"
            },
            {
                "name": "SE1L",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Scheduling Error 1 Interrupt\n              Line"
            },
            {
                "name": "SE2L",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Scheduling Error 2 Interrupt\n              Line"
            },
            {
                "name": "ELCL",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Change Error Level Interrupt\n              Line"
            },
            {
                "name": "IWTGL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Initialization Watch Trigger Interrupt\n              Line"
            },
            {
                "name": "WTL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Watch Trigger Interrupt\n              Line"
            },
            {
                "name": "AWL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Application Watchdog Interrupt\n              Line"
            },
            {
                "name": "CERL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Configuration Error Interrupt\n              Line"
            }
        ]
    },
    "1073783084": {
        "name": "FDCAN_TTOST",
        "address": 1073783084,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Operation Status\n          Register",
        "fields": [
            {
                "name": "EL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Error Level"
            },
            {
                "name": "MS",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Master State."
            },
            {
                "name": "SYS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Synchronization State"
            },
            {
                "name": "GTP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Quality of Global Time\n              Phase"
            },
            {
                "name": "QCS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Quality of Clock Speed"
            },
            {
                "name": "RTO",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Reference Trigger Offset"
            },
            {
                "name": "WGTD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wait for Global Time\n              Discontinuity"
            },
            {
                "name": "GFI",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Gap Finished Indicator."
            },
            {
                "name": "TMP",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Time Master Priority"
            },
            {
                "name": "GSI",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Gap Started Indicator."
            },
            {
                "name": "WFE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Wait for Event"
            },
            {
                "name": "AWE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Application Watchdog Event"
            },
            {
                "name": "WECS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Wait for External Clock\n              Synchronization"
            },
            {
                "name": "SPL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Schedule Phase Lock"
            }
        ]
    },
    "1073783088": {
        "name": "FDCAN_TURNA",
        "address": 1073783088,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN TUR Numerator Actual\n          Register",
        "fields": [
            {
                "name": "NAV",
                "bitOffset": 0,
                "bitWidth": 18,
                "desc": "Numerator Actual Value"
            }
        ]
    },
    "1073783092": {
        "name": "FDCAN_TTLGT",
        "address": 1073783092,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN TT Local and Global Time\n          Register",
        "fields": [
            {
                "name": "LT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Local Time"
            },
            {
                "name": "GT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Global Time"
            }
        ]
    },
    "1073783096": {
        "name": "FDCAN_TTCTC",
        "address": 1073783096,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN TT Cycle Time and Count\n          Register",
        "fields": [
            {
                "name": "CT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Cycle Time"
            },
            {
                "name": "CC",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Cycle Count"
            }
        ]
    },
    "1073783100": {
        "name": "FDCAN_TTCPT",
        "address": 1073783100,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN TT Capture Time Register",
        "fields": [
            {
                "name": "CT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Cycle Count Value"
            },
            {
                "name": "SWV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Stop Watch Value"
            }
        ]
    },
    "1073783104": {
        "name": "FDCAN_TTCSM",
        "address": 1073783104,
        "size": 32,
        "access": "read-only",
        "desc": "FDCAN TT Cycle Sync Mark\n          Register",
        "fields": [
            {
                "name": "CSM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Cycle Sync Mark"
            }
        ]
    },
    "1073783552": {
        "name": "FDCAN_TTTS",
        "address": 1073783552,
        "size": 32,
        "access": "read-write",
        "desc": "FDCAN TT Trigger Select\n          Register",
        "fields": [
            {
                "name": "SWTDEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Stop watch trigger input\n              selection"
            },
            {
                "name": "EVTSEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Event trigger input\n              selection"
            }
        ]
    },
    "1208107008": {
        "name": "FMAC_X1BUFCFG",
        "address": 1208107008,
        "size": 32,
        "access": "",
        "desc": "FMAC X1 buffer configuration register ",
        "fields": [
            {
                "name": "X1_BASE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Base address of X1 buffer"
            },
            {
                "name": "X1_BUF_SIZE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Allocated size of X1 buffer in 16-bit words\nThe minimum buffer size is the number of feed-forward taps in the filter (+ the watermark threshold - 1)."
            },
            {
                "name": "FULL_WM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Watermark for buffer full flag\nDefines the threshold for setting the X1 buffer full flag when operating in circular mode. The flag is set if the number of free spaces in the buffer is less than 2FULL_WM.\n2: Threshold = 4\n3: Threshold = 8\nSetting a threshold greater than 1 allows several data to be transferred into the buffer under one interrupt.\nThreshold should be set to 1 if DMA write requests are enabled (DMAWEN = 1 in FMAC_CR register)."
            }
        ]
    },
    "1208107012": {
        "name": "FMAC_X2BUFCFG",
        "address": 1208107012,
        "size": 32,
        "access": "",
        "desc": "FMAC X2 buffer configuration register ",
        "fields": [
            {
                "name": "X2_BASE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Base address of X2 buffer\nThe X2 buffer base address can be modified while START=1, for example to change coefficient values. The filter should be stalled when doing this, since changing the coefficients while a calculation is ongoing affects the result."
            },
            {
                "name": "X2_BUF_SIZE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Size of X2 buffer in 16-bit words\nThis bitfield can not be modified when a function is ongoing (START = 1)."
            }
        ]
    },
    "1208107016": {
        "name": "FMAC_YBUFCFG",
        "address": 1208107016,
        "size": 32,
        "access": "",
        "desc": "FMAC Y buffer configuration register ",
        "fields": [
            {
                "name": "Y_BASE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Base address of Y buffer"
            },
            {
                "name": "Y_BUF_SIZE",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Size of Y buffer in 16-bit words\nFor FIR filters, the minimum buffer size is 1 (+ the watermark threshold). For IIR filters the minimum buffer size is the number of feedback taps (+ the watermark threshold)."
            },
            {
                "name": "EMPTY_WM",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Watermark for buffer empty flag\nDefines the threshold for setting the Y buffer empty flag when operating in circular mode. The flag is set if the number of unread values in the buffer is less than 2EMPTY_WM.\n2: Threshold = 4\n3: Threshold = 8\nSetting a threshold greater than 1 allows several data to be transferred from the buffer under one interrupt.\nThreshold should be set to 1 if DMA read requests are enabled (DMAREN = 1 in FMAC_CR register)."
            }
        ]
    },
    "1208107020": {
        "name": "FMAC_PARAM",
        "address": 1208107020,
        "size": 32,
        "access": "",
        "desc": "FMAC parameter register ",
        "fields": [
            {
                "name": "P",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Input parameter P.\nThe value of this parameter is dependent on the function\nThis bitfield can not be modified when a function is ongoing (START = 1)"
            },
            {
                "name": "Q",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Input parameter Q.\nThe value of this parameter is dependent on the function.\nThis bitfield can not be modified when a function is ongoing (START = 1)"
            },
            {
                "name": "R",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Input parameter R.\nThe value of this parameter is dependent on the function.\nThis bitfield can not be modified when a function is ongoing (START = 1)"
            },
            {
                "name": "FUNC",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Function\n2: Load X2 buffer\n3: Load Y buffer\n4 to 7: Reserved\n8: Convolution (FIR filter)\n9: IIR filter (direct form 1)\nThis bitfield can not be modified when a function is ongoing (START = 1)"
            },
            {
                "name": "START",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Enable execution\nSetting this bit triggers the execution of the function selected in the FUNC bitfield. Resetting it by software stops any ongoing function. For initialization functions, this bit is reset by hardware."
            }
        ]
    },
    "1208107024": {
        "name": "FMAC_CR",
        "address": 1208107024,
        "size": 32,
        "access": "",
        "desc": "FMAC control register ",
        "fields": [
            {
                "name": "RIEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable read interrupt\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "WIEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable write interrupt\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "OVFLIEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable overflow error interrupts\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "UNFLIEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable underflow error interrupts\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "SATIEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable saturation error interrupts\nThis bit is set and cleared by software. A read returns the current state of the bit."
            },
            {
                "name": "DMAREN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable DMA read channel requests\nThis bit can only be modified when START= 0 in the FMAC_PARAM register. A read returns\nthe current state of the bit."
            },
            {
                "name": "DMAWEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable DMA write channel requests\nThis bit can only be modified when START= 0 in the FMAC_PARAM register. A read returns the current state of the bit."
            },
            {
                "name": "CLIPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable clipping"
            },
            {
                "name": "RESET",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Reset FMAC unit\nThis resets the write and read pointers, the internal control logic, the FMAC_SR register and the FMAC_PARAM register, including the START bit if active. Other register settings are not affected. This bit is reset by hardware."
            }
        ]
    },
    "1208107028": {
        "name": "FMAC_SR",
        "address": 1208107028,
        "size": 32,
        "access": "",
        "desc": "FMAC status register ",
        "fields": [
            {
                "name": "YEMPTY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Y buffer empty flag\nThe buffer is flagged as empty if the number of unread data is less than the EMPTY_WM threshold. The number of unread data is the difference between the read pointer and the current output destination address.\nThis flag is set and cleared by hardware, or by a reset.\nNote: after the last sample is read from the Y buffer there is a delay of 3 clock cycles before the YEMPTY flag goes high. To avoid any risk of underflow it is recommended to insert a software delay after reading from the Y buffer before reading the FMAC_SR. Alternatively, an EMPTY_WM threshold of 2 can be used."
            },
            {
                "name": "X1FULL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "X1 buffer full flag\nThe buffer is flagged as full if the number of available spaces is less than the FULL_WM threshold. The number of available spaces is the difference between the write pointer and the least recent sample currently in use.\nThis flag is set and cleared by hardware, or by a reset.\nNote: after the last available space in the X1 buffer is filled there is a delay of 3 clock cycles before the X1FULL flag goes high. To avoid any risk of overflow it is recommended to insert a software delay after writing to the X1 buffer before reading the FMAC_SR. Alternatively, a FULL_WM threshold of 2 can be used."
            },
            {
                "name": "OVFL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Overflow error flag\nAn overflow occurs when a write is made to FMAC_WDATA when no free space is available in the X1 buffer.\nThis flag is cleared by a reset of the unit."
            },
            {
                "name": "UNFL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Underflow error flag\nAn underflow occurs when a read is made from FMAC_RDATA when no valid data is available in the Y buffer.\nThis flag is cleared by a reset of the unit."
            },
            {
                "name": "SAT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Saturation error flag\nSaturation occurs when the result of an accumulation exceeds the numeric range of the accumulator.\nThis flag is cleared by a reset of the unit."
            }
        ]
    },
    "1208107032": {
        "name": "FMAC_WDATA",
        "address": 1208107032,
        "size": 32,
        "access": "",
        "desc": "FMAC write data register ",
        "fields": [
            {
                "name": "WDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Write data\nWhen a write access to this register occurs, the write data are transferred to the address offset indicated by the write pointer. The pointer address is automatically incremented after each write access."
            }
        ]
    },
    "1208107036": {
        "name": "FMAC_RDATA",
        "address": 1208107036,
        "size": 32,
        "access": "",
        "desc": "FMAC read data register ",
        "fields": [
            {
                "name": "RDATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Read data\nWhen a read access to this register occurs, the read data are the contents of the Y output buffer at the address offset indicated by the READ pointer. The pointer address is automatically incremented after each read access."
            }
        ]
    },
    "1375748096": {
        "name": "BCR1",
        "address": 1375748096,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories."
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable This bit enables NOR\n              Flash memory access operations."
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved."
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "BMAP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
            }
        ]
    },
    "1375748100": {
        "name": "BTR1",
        "address": 1375748100,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers).",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.\n              ..."
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748104": {
        "name": "BCR2",
        "address": 1375748104,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories."
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable This bit enables NOR\n              Flash memory access operations."
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved."
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "BMAP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
            }
        ]
    },
    "1375748108": {
        "name": "BTR2",
        "address": 1375748108,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers).",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 1.\n              ..."
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748112": {
        "name": "BCR3",
        "address": 1375748112,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories."
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable This bit enables NOR\n              Flash memory access operations."
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved."
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "BMAP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
            }
        ]
    },
    "1375748116": {
        "name": "BTR3",
        "address": 1375748116,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers).",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1.\n              ..."
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748120": {
        "name": "BCR4",
        "address": 1375748120,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.",
        "fields": [
            {
                "name": "MBKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
            },
            {
                "name": "MUXEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
            },
            {
                "name": "MTYP",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:"
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories."
            },
            {
                "name": "FACCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash access enable This bit enables NOR\n              Flash memory access operations."
            },
            {
                "name": "BURSTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
            },
            {
                "name": "WAITPOL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
            },
            {
                "name": "WAITCFG",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
            },
            {
                "name": "WREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
            },
            {
                "name": "WAITEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
            },
            {
                "name": "EXTMOD",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
            },
            {
                "name": "ASYNCWAIT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
            },
            {
                "name": "CPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved."
            },
            {
                "name": "CBURSTRW",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
            },
            {
                "name": "CCLKEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
            },
            {
                "name": "WFDIS",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "BMAP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register."
            },
            {
                "name": "FMCEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
            }
        ]
    },
    "1375748124": {
        "name": "BTR4",
        "address": 1375748124,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers).",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care."
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1.\n              ..."
            },
            {
                "name": "CLKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)"
            },
            {
                "name": "DATLAT",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles"
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748224": {
        "name": "PCR",
        "address": 1375748224,
        "size": 32,
        "access": "read-write",
        "desc": "NAND Flash control registers",
        "fields": [
            {
                "name": "PWAITEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wait feature enable bit. This bit\n              enables the Wait feature for the NAND Flash memory\n              bank:"
            },
            {
                "name": "PBKEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NAND Flash memory bank enable bit. This\n              bit enables the memory bank. Accessing a disabled\n              memory bank causes an ERROR on AXI bus"
            },
            {
                "name": "PWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Data bus width. These bits define the\n              external memory device width."
            },
            {
                "name": "ECCEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ECC computation logic enable\n              bit"
            },
            {
                "name": "TCLR",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "CLE to RE delay. These bits set time\n              from CLE low to RE low in number of KCK_FMC clock\n              cycles. The time is give by the following formula:\n              t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is\n              the KCK_FMC clock period Note: Set is MEMSET or\n              ATTSET according to the addressed\n              space."
            },
            {
                "name": "TAR",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "ALE to RE delay. These bits set time\n              from ALE low to RE low in number of KCK_FMC clock\n              cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC\n              where TKCK_FMC is the FMC clock period Note: Set is\n              MEMSET or ATTSET according to the addressed\n              space."
            },
            {
                "name": "ECCPS",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "ECC page size. These bits define the\n              page size for the extended ECC:"
            }
        ]
    },
    "1375748228": {
        "name": "SR",
        "address": 1375748228,
        "size": 32,
        "access": "",
        "desc": "This register contains information about the\n          FIFO status and interrupt. The FMC features a FIFO that\n          is used when writing to memories to transfer up to 16\n          words of data.This is used to quickly write to the FIFO\n          and free the AXI bus for transactions to peripherals\n          other than the FMC, while the FMC is draining its FIFO\n          into the memory. One of these register bits indicates the\n          status of the FIFO, for ECC purposes.The ECC is\n          calculated while the data are written to the memory. To\n          read the correct ECC, the software must consequently wait\n          until the FIFO is empty.",
        "fields": [
            {
                "name": "IRS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt rising edge status The flag is\n              set by hardware and reset by software. Note: If this\n              bit is written by software to 1 it will be\n              set."
            },
            {
                "name": "ILS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt high-level status The flag is\n              set by hardware and reset by software."
            },
            {
                "name": "IFS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt falling edge status The flag\n              is set by hardware and reset by software. Note: If\n              this bit is written by software to 1 it will be\n              set."
            },
            {
                "name": "IREN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt rising edge detection enable\n              bit"
            },
            {
                "name": "ILEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt high-level detection enable\n              bit"
            },
            {
                "name": "IFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt falling edge detection enable\n              bit"
            },
            {
                "name": "FEMPT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "FIFO empty. Read-only bit that provides\n              the status of the FIFO"
            }
        ]
    },
    "1375748232": {
        "name": "PMEM",
        "address": 1375748232,
        "size": 32,
        "access": "read-write",
        "desc": "The FMC_PMEM read/write register contains\n          the timing information for NAND Flash memory bank. This\n          information is used to access either the common memory\n          space of the NAND Flash for command, address write access\n          and data read/write access.",
        "fields": [
            {
                "name": "MEMSET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Common memory x setup time These bits\n              define the number of KCK_FMC (+1) clock cycles to set\n              up the address before the command assertion (NWE,\n              NOE), for NAND Flash read or write access to common\n              memory space:"
            },
            {
                "name": "MEMWAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Common memory wait time These bits\n              define the minimum number of KCK_FMC (+1) clock\n              cycles to assert the command (NWE, NOE), for NAND\n              Flash read or write access to common memory space.\n              The duration of command assertion is extended if the\n              wait signal (NWAIT) is active (low) at the end of the\n              programmed value of KCK_FMC:"
            },
            {
                "name": "MEMHOLD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Common memory hold time These bits\n              define the number of KCK_FMC clock cycles for write\n              accesses and KCK_FMC+1 clock cycles for read accesses\n              during which the address is held (and data for write\n              accesses) after the command is de-asserted (NWE,\n              NOE), for NAND Flash read or write access to common\n              memory space:"
            },
            {
                "name": "MEMHIZ",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Common memory x data bus Hi-Z time These\n              bits define the number of KCK_FMC clock cycles during\n              which the data bus is kept Hi-Z after the start of a\n              NAND Flash write access to common memory space. This\n              is only valid for write transactions:"
            }
        ]
    },
    "1375748236": {
        "name": "PATT",
        "address": 1375748236,
        "size": 32,
        "access": "read-write",
        "desc": "The FMC_PATT read/write register contains\n          the timing information for NAND Flash memory bank. It is\n          used for 8-bit accesses to the attribute memory space of\n          the NAND Flash for the last address write access if the\n          timing must differ from that of previous accesses (for\n          Ready/Busy management, refer to Section20.8.5: NAND Flash\n          prewait feature).",
        "fields": [
            {
                "name": "ATTSET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Attribute memory setup time These bits\n              define the number of KCK_FMC (+1) clock cycles to set\n              up address before the command assertion (NWE, NOE),\n              for NAND Flash read or write access to attribute\n              memory space:"
            },
            {
                "name": "ATTWAIT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Attribute memory wait time These bits\n              define the minimum number of x KCK_FMC (+1) clock\n              cycles to assert the command (NWE, NOE), for NAND\n              Flash read or write access to attribute memory space.\n              The duration for command assertion is extended if the\n              wait signal (NWAIT) is active (low) at the end of the\n              programmed value of KCK_FMC:"
            },
            {
                "name": "ATTHOLD",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Attribute memory hold time These bits\n              define the number of KCK_FMC clock cycles during\n              which the address is held (and data for write access)\n              after the command de-assertion (NWE, NOE), for NAND\n              Flash read or write access to attribute memory\n              space:"
            },
            {
                "name": "ATTHIZ",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Attribute memory data bus Hi-Z time\n              These bits define the number of KCK_FMC clock cycles\n              during which the data bus is kept in Hi-Z after the\n              start of a NAND Flash write access to attribute\n              memory space on socket. Only valid for writ\n              transaction:"
            }
        ]
    },
    "1375748244": {
        "name": "ECCR",
        "address": 1375748244,
        "size": 32,
        "access": "read-only",
        "desc": "This register contain the current error\n          correction code value computed by the ECC computation\n          modules of the FMC NAND controller. When the CPU\n          reads/writes the data from a NAND Flash memory page at\n          the correct address (refer to Section20.8.6: Computation\n          of the error correction code (ECC) in NAND Flash memory),\n          the data read/written from/to the NAND Flash memory are\n          processed automatically by the ECC computation module.\n          When X bytes have been read (according to the ECCPS field\n          in the FMC_PCR registers), the CPU must read the computed\n          ECC value from the FMC_ECC registers. It then verifies if\n          these computed parity data are the same as the parity\n          value recorded in the spare area, to determine whether a\n          page is valid, and, to correct it otherwise. The FMC_ECCR\n          register should be cleared after being read by setting\n          the ECCEN bit to 0. To compute a new data block, the\n          ECCEN bit must be set to 1.",
        "fields": [
            {
                "name": "ECC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC result This field contains the value\n              computed by the ECC computation logic. Table167\n              describes the contents of these bit\n              fields."
            }
        ]
    },
    "1375748356": {
        "name": "BWTR1",
        "address": 1375748356,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access.",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ..."
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748364": {
        "name": "BWTR2",
        "address": 1375748364,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access.",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ..."
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748372": {
        "name": "BWTR3",
        "address": 1375748372,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access.",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ..."
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748380": {
        "name": "BWTR4",
        "address": 1375748380,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access.",
        "fields": [
            {
                "name": "ADDSET",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1."
            },
            {
                "name": "ADDHLD",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration."
            },
            {
                "name": "DATAST",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:"
            },
            {
                "name": "BUSTURN",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ..."
            },
            {
                "name": "ACCMOD",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1."
            }
        ]
    },
    "1375748416": {
        "name": "SDCR1",
        "address": 1375748416,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          parameters for each SDRAM memory bank",
        "fields": [
            {
                "name": "NC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Number of column address bits These bits\n              define the number of bits of a column\n              address."
            },
            {
                "name": "NR",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Number of row address bits These bits\n              define the number of bits of a row\n              address."
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width. These bits define\n              the memory device width."
            },
            {
                "name": "NB",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Number of internal banks This bit sets\n              the number of internal banks."
            },
            {
                "name": "CAS",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "CAS Latency This bits sets the SDRAM CAS\n              latency in number of memory clock\n              cycles"
            },
            {
                "name": "WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write protection This bit enables write\n              mode access to the SDRAM bank."
            },
            {
                "name": "SDCLK",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "SDRAM clock configuration These bits\n              define the SDRAM clock period for both SDRAM banks\n              and allow disabling the clock before changing the\n              frequency. In this case the SDRAM must be\n              re-initialized. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only."
            },
            {
                "name": "RBURST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Burst read This bit enables burst read\n              mode. The SDRAM controller anticipates the next read\n              commands during the CAS latency and stores data in\n              the Read FIFO. Note: The corresponding bit in the\n              FMC_SDCR2 register is read only."
            },
            {
                "name": "RPIPE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Read pipe These bits define the delay,\n              in KCK_FMC clock cycles, for reading data after CAS\n              latency. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only."
            }
        ]
    },
    "1375748420": {
        "name": "SDCR2",
        "address": 1375748420,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the control\n          parameters for each SDRAM memory bank",
        "fields": [
            {
                "name": "NC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Number of column address bits These bits\n              define the number of bits of a column\n              address."
            },
            {
                "name": "NR",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Number of row address bits These bits\n              define the number of bits of a row\n              address."
            },
            {
                "name": "MWID",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Memory data bus width. These bits define\n              the memory device width."
            },
            {
                "name": "NB",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Number of internal banks This bit sets\n              the number of internal banks."
            },
            {
                "name": "CAS",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "CAS Latency This bits sets the SDRAM CAS\n              latency in number of memory clock\n              cycles"
            },
            {
                "name": "WP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Write protection This bit enables write\n              mode access to the SDRAM bank."
            },
            {
                "name": "SDCLK",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "SDRAM clock configuration These bits\n              define the SDRAM clock period for both SDRAM banks\n              and allow disabling the clock before changing the\n              frequency. In this case the SDRAM must be\n              re-initialized. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only."
            },
            {
                "name": "RBURST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Burst read This bit enables burst read\n              mode. The SDRAM controller anticipates the next read\n              commands during the CAS latency and stores data in\n              the Read FIFO. Note: The corresponding bit in the\n              FMC_SDCR2 register is read only."
            },
            {
                "name": "RPIPE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Read pipe These bits define the delay,\n              in KCK_FMC clock cycles, for reading data after CAS\n              latency. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only."
            }
        ]
    },
    "1375748424": {
        "name": "SDTR1",
        "address": 1375748424,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the timing parameters\n          of each SDRAM bank",
        "fields": [
            {
                "name": "TMRD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Load Mode Register to Active These bits\n              define the delay between a Load Mode Register command\n              and an Active or Refresh command in number of memory\n              clock cycles. ...."
            },
            {
                "name": "TXSR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Exit Self-refresh delay These bits\n              define the delay from releasing the Self-refresh\n              command to issuing the Activate command in number of\n              memory clock cycles. .... Note: If two SDRAM devices\n              are used, the FMC_SDTR1 and FMC_SDTR2 must be\n              programmed with the same TXSR timing corresponding to\n              the slowest SDRAM device."
            },
            {
                "name": "TRAS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Self refresh time These bits define the\n              minimum Self-refresh period in number of memory clock\n              cycles. ...."
            },
            {
                "name": "TRC",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Row cycle delay These bits define the\n              delay between the Refresh command and the Activate\n              command, as well as the delay between two consecutive\n              Refresh commands. It is expressed in number of memory\n              clock cycles. The TRC timing is only configured in\n              the FMC_SDTR1 register. If two SDRAM devices are\n              used, the TRC must be programmed with the timings of\n              the slowest device. .... Note: TRC must match the TRC\n              and TRFC (Auto Refresh period) timings defined in the\n              SDRAM device datasheet. Note: The corresponding bits\n              in the FMC_SDTR2 register are dont\n              care."
            },
            {
                "name": "TWR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Recovery delay These bits define the\n              delay between a Write and a Precharge command in\n              number of memory clock cycles. .... Note: TWR must be\n              programmed to match the write recovery time (tWR)\n              defined in the SDRAM datasheet, and to guarantee\n              that: TWR &#8805; TRAS - TRCD and TWR\n              &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,\n              TRCD= 2 cycles. So, TWR &gt;= 2 cycles. TWR must\n              be programmed to 0x1. If two SDRAM devices are used,\n              the FMC_SDTR1 and FMC_SDTR2 must be programmed with\n              the same TWR timing corresponding to the slowest\n              SDRAM device."
            },
            {
                "name": "TRP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Row precharge delay These bits define\n              the delay between a Precharge command and another\n              command in number of memory clock cycles. The TRP\n              timing is only configured in the FMC_SDTR1 register.\n              If two SDRAM devices are used, the TRP must be\n              programmed with the timing of the slowest device.\n              .... Note: The corresponding bits in the FMC_SDTR2\n              register are dont care."
            },
            {
                "name": "TRCD",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Row to column delay These bits define\n              the delay between the Activate command and a\n              Read/Write command in number of memory clock cycles.\n              ...."
            }
        ]
    },
    "1375748428": {
        "name": "SDTR2",
        "address": 1375748428,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the timing parameters\n          of each SDRAM bank",
        "fields": [
            {
                "name": "TMRD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Load Mode Register to Active These bits\n              define the delay between a Load Mode Register command\n              and an Active or Refresh command in number of memory\n              clock cycles. ...."
            },
            {
                "name": "TXSR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Exit Self-refresh delay These bits\n              define the delay from releasing the Self-refresh\n              command to issuing the Activate command in number of\n              memory clock cycles. .... Note: If two SDRAM devices\n              are used, the FMC_SDTR1 and FMC_SDTR2 must be\n              programmed with the same TXSR timing corresponding to\n              the slowest SDRAM device."
            },
            {
                "name": "TRAS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Self refresh time These bits define the\n              minimum Self-refresh period in number of memory clock\n              cycles. ...."
            },
            {
                "name": "TRC",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Row cycle delay These bits define the\n              delay between the Refresh command and the Activate\n              command, as well as the delay between two consecutive\n              Refresh commands. It is expressed in number of memory\n              clock cycles. The TRC timing is only configured in\n              the FMC_SDTR1 register. If two SDRAM devices are\n              used, the TRC must be programmed with the timings of\n              the slowest device. .... Note: TRC must match the TRC\n              and TRFC (Auto Refresh period) timings defined in the\n              SDRAM device datasheet. Note: The corresponding bits\n              in the FMC_SDTR2 register are dont\n              care."
            },
            {
                "name": "TWR",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Recovery delay These bits define the\n              delay between a Write and a Precharge command in\n              number of memory clock cycles. .... Note: TWR must be\n              programmed to match the write recovery time (tWR)\n              defined in the SDRAM datasheet, and to guarantee\n              that: TWR &#8805; TRAS - TRCD and TWR\n              &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,\n              TRCD= 2 cycles. So, TWR &gt;= 2 cycles. TWR must\n              be programmed to 0x1. If two SDRAM devices are used,\n              the FMC_SDTR1 and FMC_SDTR2 must be programmed with\n              the same TWR timing corresponding to the slowest\n              SDRAM device."
            },
            {
                "name": "TRP",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Row precharge delay These bits define\n              the delay between a Precharge command and another\n              command in number of memory clock cycles. The TRP\n              timing is only configured in the FMC_SDTR1 register.\n              If two SDRAM devices are used, the TRP must be\n              programmed with the timing of the slowest device.\n              .... Note: The corresponding bits in the FMC_SDTR2\n              register are dont care."
            },
            {
                "name": "TRCD",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Row to column delay These bits define\n              the delay between the Activate command and a\n              Read/Write command in number of memory clock cycles.\n              ...."
            }
        ]
    },
    "1375748432": {
        "name": "SDCMR",
        "address": 1375748432,
        "size": 32,
        "access": "read-write",
        "desc": "This register contains the command issued\n          when the SDRAM device is accessed. This register is used\n          to initialize the SDRAM device, and to activate the\n          Self-refresh and the Power-down modes. As soon as the\n          MODE field is written, the command will be issued only to\n          one or to both SDRAM banks according to CTB1 and CTB2\n          command bits. This register is the same for both SDRAM\n          banks.",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Command mode These bits define the\n              command issued to the SDRAM device. Note: When a\n              command is issued, at least one Command Target Bank\n              bit ( CTB1 or CTB2) must be set otherwise the command\n              will be ignored. Note: If two SDRAM banks are used,\n              the Auto-refresh and PALL command must be issued\n              simultaneously to the two devices with CTB1 and CTB2\n              bits set otherwise the command will be ignored. Note:\n              If only one SDRAM bank is used and a command is\n              issued with its associated CTB bit set, the other CTB\n              bit of the unused bank must be kept to\n              0."
            },
            {
                "name": "CTB2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Command Target Bank 2 This bit indicates\n              whether the command will be issued to SDRAM Bank 2 or\n              not."
            },
            {
                "name": "CTB1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Command Target Bank 1 This bit indicates\n              whether the command will be issued to SDRAM Bank 1 or\n              not."
            },
            {
                "name": "NRFS",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "Number of Auto-refresh These bits define\n              the number of consecutive Auto-refresh commands\n              issued when MODE = 011. ...."
            },
            {
                "name": "MRD",
                "bitOffset": 9,
                "bitWidth": 14,
                "desc": "Mode Register definition This 14-bit\n              field defines the SDRAM Mode Register content. The\n              Mode Register is programmed using the Load Mode\n              Register command. The MRD[13:0] bits are also used to\n              program the extended mode register for mobile\n              SDRAM."
            }
        ]
    },
    "1375748436": {
        "name": "SDRTR",
        "address": 1375748436,
        "size": 32,
        "access": "",
        "desc": "This register sets the refresh rate in\n          number of SDCLK clock cycles between the refresh cycles\n          by configuring the Refresh Timer Count value.Examplewhere\n          64 ms is the SDRAM refresh period.The refresh rate must\n          be increased by 20 SDRAM clock cycles (as in the above\n          example) to obtain a safe margin if an internal refresh\n          request occurs when a read request has been accepted. It\n          corresponds to a COUNT value of 0000111000000 (448). This\n          13-bit field is loaded into a timer which is decremented\n          using the SDRAM clock. This timer generates a refresh\n          pulse when zero is reached. The COUNT value must be set\n          at least to 41 SDRAM clock cycles.As soon as the\n          FMC_SDRTR register is programmed, the timer starts\n          counting. If the value programmed in the register is 0,\n          no refresh is carried out. This register must not be\n          reprogrammed after the initialization procedure to avoid\n          modifying the refresh rate.Each time a refresh pulse is\n          generated, this 13-bit COUNT field is reloaded into the\n          counter.If a memory access is in progress, the\n          Auto-refresh request is delayed. However, if the memory\n          access and Auto-refresh requests are generated\n          simultaneously, the Auto-refresh takes precedence. If the\n          memory access occurs during a refresh operation, the\n          request is buffered to be processed when the refresh is\n          complete.This register is common to SDRAM bank 1 and bank\n          2.",
        "fields": [
            {
                "name": "CRE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear Refresh error flag This bit is\n              used to clear the Refresh Error Flag (RE) in the\n              Status Register."
            },
            {
                "name": "COUNT",
                "bitOffset": 1,
                "bitWidth": 13,
                "desc": "Refresh Timer Count This 13-bit field\n              defines the refresh rate of the SDRAM device. It is\n              expressed in number of memory clock cycles. It must\n              be set at least to 41 SDRAM clock cycles (0x29).\n              Refresh rate = (COUNT + 1) x SDRAM frequency clock\n              COUNT = (SDRAM refresh period / Number of rows) -\n              20"
            },
            {
                "name": "REIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RES Interrupt Enable"
            }
        ]
    },
    "1375748440": {
        "name": "SDSR",
        "address": 1375748440,
        "size": 32,
        "access": "read-only",
        "desc": "SDRAM Status register",
        "fields": [
            {
                "name": "RE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Refresh error flag An interrupt is\n              generated if REIE = 1 and RE = 1"
            },
            {
                "name": "MODES1",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Status Mode for Bank 1 These bits define\n              the Status Mode of SDRAM Bank 1."
            },
            {
                "name": "MODES2",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Status Mode for Bank 2 These bits define\n              the Status Mode of SDRAM Bank 2."
            }
        ]
    },
    "1375739904": {
        "name": "ACR",
        "address": 1375739904,
        "size": 32,
        "access": "read-write",
        "desc": "Access control register",
        "fields": [
            {
                "name": "LATENCY",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Read latency"
            },
            {
                "name": "WRHIGHFREQ",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Flash signal delay"
            }
        ]
    },
    "1375739908": {
        "name": "KEYR",
        "address": 1375739908,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH key register",
        "fields": [
            {
                "name": "KEYKEYRR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "access configuration unlock\n              key"
            }
        ]
    },
    "1375739912": {
        "name": "OPTKEYR",
        "address": 1375739912,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option key register",
        "fields": [
            {
                "name": "OPTKEYR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Unlock key option bytes"
            }
        ]
    },
    "1375739916": {
        "name": "CR",
        "address": 1375739916,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH control register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "configuration lock bit"
            },
            {
                "name": "PG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "program enable bit"
            },
            {
                "name": "SER",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "sector erase request"
            },
            {
                "name": "BER",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "erase request"
            },
            {
                "name": "PSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": " program size"
            },
            {
                "name": "FW",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": " write forcing control\n              bit"
            },
            {
                "name": "START",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": " bank or sector erase start\n              control bit"
            },
            {
                "name": "SNB",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "sector erase selection\n              number"
            },
            {
                "name": "CRC_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CRC control bit"
            },
            {
                "name": "EOPIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "end-of-program interrupt control\n              bit"
            },
            {
                "name": "WRPERRIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write protection error interrupt\n              enable bit"
            },
            {
                "name": "PGSERRIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "programming sequence error\n              interrupt enable bit"
            },
            {
                "name": "STRBERRIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "strobe error interrupt enable\n              bit"
            },
            {
                "name": "INCERRIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "inconsistency error interrupt\n              enable bit"
            },
            {
                "name": "OPERRIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "write/erase error interrupt\n              enable bit"
            },
            {
                "name": "RDPERRIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "read protection error interrupt\n              enable bit"
            },
            {
                "name": "RDSERRIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "secure error interrupt enable\n              bit"
            },
            {
                "name": "SNECCERRIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "ECC single correction error\n              interrupt enable bit"
            },
            {
                "name": "DBECCERRIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "ECC double detection error\n              interrupt enable bit"
            },
            {
                "name": "CRCENDIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "end of CRC calculation interrupt\n              enable bit"
            },
            {
                "name": "CRCRDERRIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CRC read error interrupt enable bit\nWhen CRCRDERRIE1 bit is set to 1, an interrupt is generated when a protected area (PCROP or secure-only) has been detected during the last CRC computation on bank 1. CRCRDERRIE1 can be programmed only when LOCK1 is cleared to 0."
            }
        ]
    },
    "1375739920": {
        "name": "SR",
        "address": 1375739920,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH status register for bank\n          1",
        "fields": [
            {
                "name": "BSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ongoing program\n              flag"
            },
            {
                "name": "WBNE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "write buffer not empty\n              flag"
            },
            {
                "name": "QW",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "wait queue flag"
            },
            {
                "name": "CRC_BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CRC busy flag"
            },
            {
                "name": "EOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "end-of-program flag"
            },
            {
                "name": "WRPERR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "write protection error\n              flag"
            },
            {
                "name": "PGSERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "programming sequence error\n              flag"
            },
            {
                "name": "STRBERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "strobe error flag"
            },
            {
                "name": "INCERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "inconsistency error\n              flag"
            },
            {
                "name": "OPERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "write/erase error\n              flag"
            },
            {
                "name": "RDPERR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "read protection error\n              flag"
            },
            {
                "name": "RDSERR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "secure error flag"
            },
            {
                "name": "SNECCERR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "single correction error\n              flag"
            },
            {
                "name": "DBECCERR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "ECC double detection error\n              flag"
            },
            {
                "name": "CRCEND",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CRC-complete flag"
            },
            {
                "name": "CRCRDERR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CRC read error flag\nCRCRDERR1 flag is raised when a word is found read protected during a CRC operation on bank 1. An interrupt is generated if CRCRDIE1 and CRCEND1 are set to 1. Writing 1 to CLR_CRCRDERR1 bit in FLASH_CCR1 register clears CRCRDERR1.\nNote: This flag is valid only when CRCEND1 bit is set to 1"
            }
        ]
    },
    "1375739924": {
        "name": "CCR",
        "address": 1375739924,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH clear control register for bank\n          1",
        "fields": [
            {
                "name": "CLR_EOP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "EOP1 flag clear bit"
            },
            {
                "name": "CLR_WRPERR",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "WRPERR1 flag clear\n              bit"
            },
            {
                "name": "CLR_PGSERR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PGSERR flag clear\n              bi"
            },
            {
                "name": "CLR_STRBERR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "STRBERR flag clear\n              bit"
            },
            {
                "name": "CLR_INCERR",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "INCERR flag clear\n              bit"
            },
            {
                "name": "CLR_OPERR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OPERR flag clear\n              bit"
            },
            {
                "name": "CLR_RDPERR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "RDPERR flag clear\n              bit"
            },
            {
                "name": "CLR_RDSERR",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RDSERR flag clear\n              bit"
            },
            {
                "name": "CLR_SNECCERR",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "SNECCERR flag clear\n              bit"
            },
            {
                "name": "CLR_DBECCERR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "DBECCERR flag clear\n              bit"
            },
            {
                "name": "CLR_CRCEND",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CRCEND flag clear\n              bit"
            },
            {
                "name": "CLR_CRCRDERR",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CRCRDERR1 flag clear bit\nSetting this bit to 1 resets to 0 CRCRDERR1 flag in FLASH_SR1 register."
            }
        ]
    },
    "1375739928": {
        "name": "OPTCR",
        "address": 1375739928,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option control register",
        "fields": [
            {
                "name": "OPTLOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "FLASH_OPTCR lock option configuration\n              bit"
            },
            {
                "name": "OPTSTART",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Option byte start change option\n              configuration bit"
            },
            {
                "name": "OPTCHANGEERRIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Option byte change error interrupt\n              enable bit"
            }
        ]
    },
    "1375739932": {
        "name": "OPTSR_CUR",
        "address": 1375739932,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option status register",
        "fields": [
            {
                "name": "OPT_BUSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Option byte change ongoing\n              flag"
            },
            {
                "name": "BOR_LEV",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Brownout level option status\n              bit"
            },
            {
                "name": "IWDG1_SW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IWDG1 control option status\n              bit"
            },
            {
                "name": "NRST_STOP_D1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "D1 DStop entry reset option status\n              bit"
            },
            {
                "name": "NRST_STBY_D1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "D1 DStandby entry reset option status\n              bit"
            },
            {
                "name": "RDP",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Readout protection level option status\n              byte"
            },
            {
                "name": "IWDG_FZ_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IWDG Stop mode freeze option status\n              bit"
            },
            {
                "name": "IWDG_FZ_SDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IWDG Standby mode freeze option status\n              bit"
            },
            {
                "name": "ST_RAM_SIZE",
                "bitOffset": 19,
                "bitWidth": 2,
                "desc": "DTCM RAM size option\n              status"
            },
            {
                "name": "SECURITY",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Security enable option status\n              bit"
            },
            {
                "name": "IO_HSLV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
            },
            {
                "name": "OPTCHANGEERR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Option byte change error\n              flag"
            }
        ]
    },
    "1375739936": {
        "name": "OPTSR_PRG",
        "address": 1375739936,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH option status register",
        "fields": [
            {
                "name": "BOR_LEV",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "BOR reset level option configuration\n              bits"
            },
            {
                "name": "IWDG1_SW",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IWDG1 option configuration\n              bit"
            },
            {
                "name": "NRST_STOP_D1",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Option byte erase after D1 DStop option\n              configuration bit"
            },
            {
                "name": "NRST_STBY_D1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Option byte erase after D1 DStandby\n              option configuration bit"
            },
            {
                "name": "RDP",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Readout protection level option\n              configuration byte"
            },
            {
                "name": "IWDG_FZ_STOP",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IWDG Stop mode freeze option\n              configuration bit"
            },
            {
                "name": "IWDG_FZ_SDBY",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IWDG Standby mode freeze option\n              configuration bit"
            },
            {
                "name": "ST_RAM_SIZE",
                "bitOffset": 19,
                "bitWidth": 2,
                "desc": "DTCM size select option configuration\n              bits"
            },
            {
                "name": "SECURITY",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Security option configuration\n              bit"
            },
            {
                "name": "IO_HSLV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
            }
        ]
    },
    "1375739940": {
        "name": "OPTCCR",
        "address": 1375739940,
        "size": 32,
        "access": "write-only",
        "desc": "FLASH option clear control\n          register",
        "fields": [
            {
                "name": "CLR_OPTCHANGEERR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "OPTCHANGEERR reset bit"
            }
        ]
    },
    "1375739944": {
        "name": "PRAR_CUR",
        "address": 1375739944,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH protection address for bank\n          1",
        "fields": [
            {
                "name": "PROT_AREA_START",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "lowest PCROP protected\n              address"
            },
            {
                "name": "PROT_AREA_END",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "highest PCROP protected\n              address"
            },
            {
                "name": "DMEP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP protected erase enable\n              option status bit"
            }
        ]
    },
    "1375739948": {
        "name": "PRAR_PRG",
        "address": 1375739948,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH protection address for bank\n          1",
        "fields": [
            {
                "name": "PROT_AREA_START",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "lowest PCROP protected address\n              configuration"
            },
            {
                "name": "PROT_AREA_END",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "highest PCROP protected address\n              configuration"
            },
            {
                "name": "DMEP",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PCROP protected erase enable\n              option configuration bit"
            }
        ]
    },
    "1375739952": {
        "name": "SCAR_CUR",
        "address": 1375739952,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure address for bank\n          1",
        "fields": [
            {
                "name": "SEC_AREA_START",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "lowest secure protected\n              address"
            },
            {
                "name": "SEC_AREA_END",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "highest secure protected\n              address"
            },
            {
                "name": "DMES",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "secure protected erase enable\n              option status bit"
            }
        ]
    },
    "1375739956": {
        "name": "SCAR_PRG",
        "address": 1375739956,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH secure address for bank\n          1",
        "fields": [
            {
                "name": "SEC_AREA_START",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "lowest secure protected address\n              configuration"
            },
            {
                "name": "SEC_AREA_END",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "highest secure protected address\n              configuration"
            },
            {
                "name": "DMES",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "secure protected erase enable\n              option configuration bit"
            }
        ]
    },
    "1375739960": {
        "name": "WPSN_CUR",
        "address": 1375739960,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH write sector protection for bank\n          1",
        "fields": [
            {
                "name": "WRPSn",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "sector write protection option\n              status byte"
            }
        ]
    },
    "1375739964": {
        "name": "WPSN_PRG",
        "address": 1375739964,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH write sector protection for bank\n          1",
        "fields": [
            {
                "name": "WRPSn",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "sector write protection\n              configuration byte"
            }
        ]
    },
    "1375739968": {
        "name": "BOOT_CUR",
        "address": 1375739968,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH register with boot\n          address",
        "fields": [
            {
                "name": "BOOT_CM_ADD0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Boot address 0"
            },
            {
                "name": "BOOT_CM_ADD1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Boot address 1"
            }
        ]
    },
    "1375739972": {
        "name": "BOOT_PRG",
        "address": 1375739972,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH register with boot\n          address",
        "fields": [
            {
                "name": "BOOT_CM_ADD0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Boot address 0"
            },
            {
                "name": "BOOT_CM_ADD1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Boot address 1"
            }
        ]
    },
    "1375739984": {
        "name": "CRCCR",
        "address": 1375739984,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH CRC control register for bank\n          1",
        "fields": [
            {
                "name": "CRC_SECT",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "CRC sector number"
            },
            {
                "name": "CRC_BY_SECT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CRC sector mode select\n              bit"
            },
            {
                "name": "ADD_SECT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CRC sector select\n              bit"
            },
            {
                "name": "CLEAN_SECT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CRC sector list clear\n              bit"
            },
            {
                "name": "START_CRC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CRC start bit"
            },
            {
                "name": "CLEAN_CRC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CRC clear bit"
            },
            {
                "name": "CRC_BURST",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "CRC burst size"
            },
            {
                "name": "ALL_BANK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Bank 1 CRC select bit"
            }
        ]
    },
    "1375739988": {
        "name": "CRCSADDR",
        "address": 1375739988,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH CRC start address register for bank\n          1",
        "fields": [
            {
                "name": "CRC_START_ADDR",
                "bitOffset": 2,
                "bitWidth": 18,
                "desc": "CRC start address on bank 1"
            }
        ]
    },
    "1375739992": {
        "name": "CRCEADDR",
        "address": 1375739992,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH CRC end address register for bank\n          1",
        "fields": [
            {
                "name": "CRC_END_ADDR",
                "bitOffset": 2,
                "bitWidth": 18,
                "desc": "CRC end address on bank 1"
            }
        ]
    },
    "1375739996": {
        "name": "CRCDATAR",
        "address": 1375739996,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH CRC data register",
        "fields": [
            {
                "name": "CRC_DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC result"
            }
        ]
    },
    "1375740000": {
        "name": "ECC_FAR",
        "address": 1375740000,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH ECC fail address for bank\n          1",
        "fields": [
            {
                "name": "FAIL_ECC_ADDR",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "ECC error address"
            }
        ]
    },
    "1375740016": {
        "name": "OPTSR2_CUR",
        "address": 1375740016,
        "size": 32,
        "access": "read-only",
        "desc": "FLASH ECC fail address for bank\n          1",
        "fields": [
            {
                "name": "TCM_AXI_SHARED",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "TCM RAM sharing status bit"
            },
            {
                "name": "CPUFREQ_BOOST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU frequency boost status bit"
            }
        ]
    },
    "1375740020": {
        "name": "OPTSR2_PRG",
        "address": 1375740020,
        "size": 32,
        "access": "read-write",
        "desc": "FLASH ECC fail address for bank\n          1",
        "fields": [
            {
                "name": "TCM_AXI_SHARED",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "TCM RAM sharing status bit"
            },
            {
                "name": "CPUFREQ_BOOST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU frequency boost status bit"
            }
        ]
    },
    "1476526080": {
        "name": "MODER",
        "address": 1476526080,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port mode register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode."
            }
        ]
    },
    "1476526084": {
        "name": "OTYPER",
        "address": 1476526084,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output type register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
            }
        ]
    },
    "1476526088": {
        "name": "OSPEEDR",
        "address": 1476526088,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output speed\n          register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed."
            }
        ]
    },
    "1476526092": {
        "name": "PUPDR",
        "address": 1476526092,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port pull-up/pull-down\n          register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down"
            }
        ]
    },
    "1476526096": {
        "name": "IDR",
        "address": 1476526096,
        "size": 32,
        "access": "read-only",
        "desc": "GPIO port input data register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
            }
        ]
    },
    "1476526100": {
        "name": "ODR",
        "address": 1476526100,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO port output data register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
            }
        ]
    },
    "1476526104": {
        "name": "BSRR",
        "address": 1476526104,
        "size": 32,
        "access": "write-only",
        "desc": "GPIO port bit set/reset\n          register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
            }
        ]
    },
    "1476526108": {
        "name": "LCKR",
        "address": 1476526108,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to lock the\n          configuration of the port bits when a correct write\n          sequence is applied to bit 16 (LCKK). The value of bits\n          [15:0] is used to lock the configuration of the GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n          not change. When the LOCK sequence has been applied on a\n          port bit, the value of this port bit can no longer be\n          modified until the next MCU reset or peripheral reset.A\n          specific write sequence is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit long) is\n          allowed during this locking sequence.Each lock bit\n          freezes a specific configuration register (control and\n          alternate function registers).",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Lock key This bit can be read any time.\n              It can only be modified using the lock key write\n              sequence. LOCK key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read\n              operation is optional but it confirms that the lock\n              is active) Note: During the LOCK key write sequence,\n              the value of LCK[15:0] must not change. Any error in\n              the lock sequence aborts the lock. After the first\n              lock sequence on any bit of the port, any read access\n              on the LCKK bit will return 1 until the next MCU\n              reset or peripheral reset."
            }
        ]
    },
    "1476526112": {
        "name": "AFRL",
        "address": 1476526112,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function low\n          register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:"
            }
        ]
    },
    "1476526116": {
        "name": "AFRH",
        "address": 1476526116,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO alternate function high\n          register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os"
            }
        ]
    },
    "1476551680": {
        "name": "HSEM_R0",
        "address": 1476551680,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551684": {
        "name": "HSEM_R1",
        "address": 1476551684,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551688": {
        "name": "HSEM_R2",
        "address": 1476551688,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551692": {
        "name": "HSEM_R3",
        "address": 1476551692,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551696": {
        "name": "HSEM_R4",
        "address": 1476551696,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551700": {
        "name": "HSEM_R5",
        "address": 1476551700,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551704": {
        "name": "HSEM_R6",
        "address": 1476551704,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551708": {
        "name": "HSEM_R7",
        "address": 1476551708,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551712": {
        "name": "HSEM_R8",
        "address": 1476551712,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551716": {
        "name": "HSEM_R9",
        "address": 1476551716,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551720": {
        "name": "HSEM_R10",
        "address": 1476551720,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551724": {
        "name": "HSEM_R11",
        "address": 1476551724,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551728": {
        "name": "HSEM_R12",
        "address": 1476551728,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551732": {
        "name": "HSEM_R13",
        "address": 1476551732,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551736": {
        "name": "HSEM_R14",
        "address": 1476551736,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551740": {
        "name": "HSEM_R15",
        "address": 1476551740,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551744": {
        "name": "HSEM_R16",
        "address": 1476551744,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551748": {
        "name": "HSEM_R17",
        "address": 1476551748,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551752": {
        "name": "HSEM_R18",
        "address": 1476551752,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551756": {
        "name": "HSEM_R19",
        "address": 1476551756,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551760": {
        "name": "HSEM_R20",
        "address": 1476551760,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551764": {
        "name": "HSEM_R21",
        "address": 1476551764,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551768": {
        "name": "HSEM_R22",
        "address": 1476551768,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551772": {
        "name": "HSEM_R23",
        "address": 1476551772,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551776": {
        "name": "HSEM_R24",
        "address": 1476551776,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551780": {
        "name": "HSEM_R25",
        "address": 1476551780,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551784": {
        "name": "HSEM_R26",
        "address": 1476551784,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551788": {
        "name": "HSEM_R27",
        "address": 1476551788,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551792": {
        "name": "HSEM_R28",
        "address": 1476551792,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551796": {
        "name": "HSEM_R29",
        "address": 1476551796,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551800": {
        "name": "HSEM_R30",
        "address": 1476551800,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551804": {
        "name": "HSEM_R31",
        "address": 1476551804,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM register HSEM_R0 HSEM_R31",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551808": {
        "name": "HSEM_RLR0",
        "address": 1476551808,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551812": {
        "name": "HSEM_RLR1",
        "address": 1476551812,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551816": {
        "name": "HSEM_RLR2",
        "address": 1476551816,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551820": {
        "name": "HSEM_RLR3",
        "address": 1476551820,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551824": {
        "name": "HSEM_RLR4",
        "address": 1476551824,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551828": {
        "name": "HSEM_RLR5",
        "address": 1476551828,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551832": {
        "name": "HSEM_RLR6",
        "address": 1476551832,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551836": {
        "name": "HSEM_RLR7",
        "address": 1476551836,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551840": {
        "name": "HSEM_RLR8",
        "address": 1476551840,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551844": {
        "name": "HSEM_RLR9",
        "address": 1476551844,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551848": {
        "name": "HSEM_RLR10",
        "address": 1476551848,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551852": {
        "name": "HSEM_RLR11",
        "address": 1476551852,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551856": {
        "name": "HSEM_RLR12",
        "address": 1476551856,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551860": {
        "name": "HSEM_RLR13",
        "address": 1476551860,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551864": {
        "name": "HSEM_RLR14",
        "address": 1476551864,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551868": {
        "name": "HSEM_RLR15",
        "address": 1476551868,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551872": {
        "name": "HSEM_RLR16",
        "address": 1476551872,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551876": {
        "name": "HSEM_RLR17",
        "address": 1476551876,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551880": {
        "name": "HSEM_RLR18",
        "address": 1476551880,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551884": {
        "name": "HSEM_RLR19",
        "address": 1476551884,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551888": {
        "name": "HSEM_RLR20",
        "address": 1476551888,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551892": {
        "name": "HSEM_RLR21",
        "address": 1476551892,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551896": {
        "name": "HSEM_RLR22",
        "address": 1476551896,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551900": {
        "name": "HSEM_RLR23",
        "address": 1476551900,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551904": {
        "name": "HSEM_RLR24",
        "address": 1476551904,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551908": {
        "name": "HSEM_RLR25",
        "address": 1476551908,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551912": {
        "name": "HSEM_RLR26",
        "address": 1476551912,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551916": {
        "name": "HSEM_RLR27",
        "address": 1476551916,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551920": {
        "name": "HSEM_RLR28",
        "address": 1476551920,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551924": {
        "name": "HSEM_RLR29",
        "address": 1476551924,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551928": {
        "name": "HSEM_RLR30",
        "address": 1476551928,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551932": {
        "name": "HSEM_RLR31",
        "address": 1476551932,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Read lock register",
        "fields": [
            {
                "name": "PROCID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Semaphore ProcessID"
            },
            {
                "name": "MASTERID",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Semaphore MasterID"
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Lock indication"
            }
        ]
    },
    "1476551936": {
        "name": "HSEM_C1IER",
        "address": 1476551936,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM Interrupt enable register",
        "fields": [
            {
                "name": "ISEM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Interrupt semaphore n enable\n              bit"
            },
            {
                "name": "ISEM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n enable\n              bit."
            }
        ]
    },
    "1476551940": {
        "name": "HSEM_C1ICR",
        "address": 1476551940,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Interrupt clear register",
        "fields": [
            {
                "name": "ISEM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            },
            {
                "name": "ISEM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n clear\n              bit"
            }
        ]
    },
    "1476551944": {
        "name": "HSEM_C1ISR",
        "address": 1476551944,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Interrupt status register",
        "fields": [
            {
                "name": "ISEM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            },
            {
                "name": "ISEM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
            }
        ]
    },
    "1476551948": {
        "name": "HSEM_C1MISR",
        "address": 1476551948,
        "size": 32,
        "access": "read-only",
        "desc": "HSEM Masked interrupt status\n          register",
        "fields": [
            {
                "name": "ISEM0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM16",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM17",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM18",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM19",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM20",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM21",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM22",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM23",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM24",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM25",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM26",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM27",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM28",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM29",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM30",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            },
            {
                "name": "ISEM31",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
            }
        ]
    },
    "1476552000": {
        "name": "HSEM_CR",
        "address": 1476552000,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM Clear register",
        "fields": [
            {
                "name": "COREID",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "MasterID of semaphores to be\n              cleared"
            },
            {
                "name": "KEY",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Semaphore clear Key"
            }
        ]
    },
    "1476552004": {
        "name": "HSEM_KEYR",
        "address": 1476552004,
        "size": 32,
        "access": "read-write",
        "desc": "HSEM Interrupt clear register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Semaphore Clear Key"
            }
        ]
    },
    "1208095744": {
        "name": "HASH_CR",
        "address": 1208095744,
        "size": 32,
        "access": "read-write",
        "desc": "HASH control register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Initialize message digest calculation\n"
            },
            {
                "name": "DMAE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DMA enable\n"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Data type selection\n"
            },
            {
                "name": "MODE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mode selection\n"
            },
            {
                "name": "ALGO0",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Algorithm selection\n"
            },
            {
                "name": "NBW",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of words already pushed\n"
            },
            {
                "name": "DINNE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DIN not empty\n"
            },
            {
                "name": "MDMAT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Multiple DMA transfers\n"
            },
            {
                "name": "LKEY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Long key selection\n"
            },
            {
                "name": "ALGO1",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Algorithm selection\n"
            }
        ]
    },
    "1208095748": {
        "name": "HASH_DIN",
        "address": 1208095748,
        "size": 32,
        "access": "read-write",
        "desc": "HASH data input register",
        "fields": [
            {
                "name": "DATAIN",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data input\n"
            }
        ]
    },
    "1208095752": {
        "name": "HASH_STR",
        "address": 1208095752,
        "size": 32,
        "access": "read-write",
        "desc": "HASH start register",
        "fields": [
            {
                "name": "NBLW",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of valid bits in the last word\n"
            },
            {
                "name": "DCAL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Digest calculation\n"
            }
        ]
    },
    "1208095756": {
        "name": "HASH_HRA0",
        "address": 1208095756,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 0",
        "fields": [
            {
                "name": "H0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208095760": {
        "name": "HASH_HRA1",
        "address": 1208095760,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 1",
        "fields": [
            {
                "name": "H1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208095764": {
        "name": "HASH_HRA2",
        "address": 1208095764,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 2",
        "fields": [
            {
                "name": "H2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208095768": {
        "name": "HASH_HRA3",
        "address": 1208095768,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 3",
        "fields": [
            {
                "name": "H3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208095772": {
        "name": "HASH_HRA4",
        "address": 1208095772,
        "size": 32,
        "access": "read-only",
        "desc": "HASH aliased digest register 4",
        "fields": [
            {
                "name": "H4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208095776": {
        "name": "HASH_IMR",
        "address": 1208095776,
        "size": 32,
        "access": "read-write",
        "desc": "HASH interrupt enable register",
        "fields": [
            {
                "name": "DINIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data input interrupt enable"
            },
            {
                "name": "DCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Digest calculation completion interrupt enable"
            }
        ]
    },
    "1208095780": {
        "name": "HASH_SR",
        "address": 1208095780,
        "size": 32,
        "access": "read-write",
        "desc": "HASH status register",
        "fields": [
            {
                "name": "DINIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data input interrupt status\n"
            },
            {
                "name": "DCIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Digest calculation completion interrupt status\n"
            },
            {
                "name": "DMAS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA Status\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Busy bit"
            }
        ]
    },
    "1208095992": {
        "name": "HASH_CSR0",
        "address": 1208095992,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 0",
        "fields": [
            {
                "name": "CS0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208095996": {
        "name": "HASH_CSR1",
        "address": 1208095996,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 1",
        "fields": [
            {
                "name": "CS1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096000": {
        "name": "HASH_CSR2",
        "address": 1208096000,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 2",
        "fields": [
            {
                "name": "CS2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096004": {
        "name": "HASH_CSR3",
        "address": 1208096004,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 3",
        "fields": [
            {
                "name": "CS3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096008": {
        "name": "HASH_CSR4",
        "address": 1208096008,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 4",
        "fields": [
            {
                "name": "CS4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096012": {
        "name": "HASH_CSR5",
        "address": 1208096012,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 5",
        "fields": [
            {
                "name": "CS5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096016": {
        "name": "HASH_CSR6",
        "address": 1208096016,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 6",
        "fields": [
            {
                "name": "CS6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096020": {
        "name": "HASH_CSR7",
        "address": 1208096020,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 7",
        "fields": [
            {
                "name": "CS7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096024": {
        "name": "HASH_CSR8",
        "address": 1208096024,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 8",
        "fields": [
            {
                "name": "CS8",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096028": {
        "name": "HASH_CSR9",
        "address": 1208096028,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 9",
        "fields": [
            {
                "name": "CS9",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096032": {
        "name": "HASH_CSR10",
        "address": 1208096032,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 10",
        "fields": [
            {
                "name": "CS10",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096036": {
        "name": "HASH_CSR11",
        "address": 1208096036,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 11",
        "fields": [
            {
                "name": "CS11",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096040": {
        "name": "HASH_CSR12",
        "address": 1208096040,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 12",
        "fields": [
            {
                "name": "CS12",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096044": {
        "name": "HASH_CSR13",
        "address": 1208096044,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 13",
        "fields": [
            {
                "name": "CS13",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096048": {
        "name": "HASH_CSR14",
        "address": 1208096048,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 14",
        "fields": [
            {
                "name": "CS14",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096052": {
        "name": "HASH_CSR15",
        "address": 1208096052,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 15",
        "fields": [
            {
                "name": "CS15",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096056": {
        "name": "HASH_CSR16",
        "address": 1208096056,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 16",
        "fields": [
            {
                "name": "CS16",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096060": {
        "name": "HASH_CSR17",
        "address": 1208096060,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 17",
        "fields": [
            {
                "name": "CS17",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096064": {
        "name": "HASH_CSR18",
        "address": 1208096064,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 18",
        "fields": [
            {
                "name": "CS18",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096068": {
        "name": "HASH_CSR19",
        "address": 1208096068,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 19",
        "fields": [
            {
                "name": "CS19",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096072": {
        "name": "HASH_CSR20",
        "address": 1208096072,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 20",
        "fields": [
            {
                "name": "CS20",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096076": {
        "name": "HASH_CSR21",
        "address": 1208096076,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 21",
        "fields": [
            {
                "name": "CS21",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096080": {
        "name": "HASH_CSR22",
        "address": 1208096080,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 22",
        "fields": [
            {
                "name": "CS22",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096084": {
        "name": "HASH_CSR23",
        "address": 1208096084,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 23",
        "fields": [
            {
                "name": "CS23",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096088": {
        "name": "HASH_CSR24",
        "address": 1208096088,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 24",
        "fields": [
            {
                "name": "CS24",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096092": {
        "name": "HASH_CSR25",
        "address": 1208096092,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 25",
        "fields": [
            {
                "name": "CS25",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096096": {
        "name": "HASH_CSR26",
        "address": 1208096096,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 26",
        "fields": [
            {
                "name": "CS26",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096100": {
        "name": "HASH_CSR27",
        "address": 1208096100,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 27",
        "fields": [
            {
                "name": "CS27",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096104": {
        "name": "HASH_CSR28",
        "address": 1208096104,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 28",
        "fields": [
            {
                "name": "CS28",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096108": {
        "name": "HASH_CSR29",
        "address": 1208096108,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 29",
        "fields": [
            {
                "name": "CS29",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096112": {
        "name": "HASH_CSR30",
        "address": 1208096112,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 30",
        "fields": [
            {
                "name": "CS30",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096116": {
        "name": "HASH_CSR31",
        "address": 1208096116,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 31",
        "fields": [
            {
                "name": "CS31",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096120": {
        "name": "HASH_CSR32",
        "address": 1208096120,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 32",
        "fields": [
            {
                "name": "CS32",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096124": {
        "name": "HASH_CSR33",
        "address": 1208096124,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 33",
        "fields": [
            {
                "name": "CS33",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096128": {
        "name": "HASH_CSR34",
        "address": 1208096128,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 34",
        "fields": [
            {
                "name": "CS34",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096132": {
        "name": "HASH_CSR35",
        "address": 1208096132,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 35",
        "fields": [
            {
                "name": "CS35",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096136": {
        "name": "HASH_CSR36",
        "address": 1208096136,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 36",
        "fields": [
            {
                "name": "CS36",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096140": {
        "name": "HASH_CSR37",
        "address": 1208096140,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 37",
        "fields": [
            {
                "name": "CS37",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096144": {
        "name": "HASH_CSR38",
        "address": 1208096144,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 38",
        "fields": [
            {
                "name": "CS38",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096148": {
        "name": "HASH_CSR39",
        "address": 1208096148,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 39",
        "fields": [
            {
                "name": "CS39",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096152": {
        "name": "HASH_CSR40",
        "address": 1208096152,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 40",
        "fields": [
            {
                "name": "CS40",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096156": {
        "name": "HASH_CSR41",
        "address": 1208096156,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 41",
        "fields": [
            {
                "name": "CS41",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096160": {
        "name": "HASH_CSR42",
        "address": 1208096160,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 42",
        "fields": [
            {
                "name": "CS42",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096164": {
        "name": "HASH_CSR43",
        "address": 1208096164,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 43",
        "fields": [
            {
                "name": "CS43",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096168": {
        "name": "HASH_CSR44",
        "address": 1208096168,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 44",
        "fields": [
            {
                "name": "CS44",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096172": {
        "name": "HASH_CSR45",
        "address": 1208096172,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 45",
        "fields": [
            {
                "name": "CS45",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096176": {
        "name": "HASH_CSR46",
        "address": 1208096176,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 46",
        "fields": [
            {
                "name": "CS46",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096180": {
        "name": "HASH_CSR47",
        "address": 1208096180,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 47",
        "fields": [
            {
                "name": "CS47",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096184": {
        "name": "HASH_CSR48",
        "address": 1208096184,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 48",
        "fields": [
            {
                "name": "CS48",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096188": {
        "name": "HASH_CSR49",
        "address": 1208096188,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 49",
        "fields": [
            {
                "name": "CS49",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096192": {
        "name": "HASH_CSR50",
        "address": 1208096192,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 50",
        "fields": [
            {
                "name": "CS50",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096196": {
        "name": "HASH_CSR51",
        "address": 1208096196,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 51",
        "fields": [
            {
                "name": "CS51",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096200": {
        "name": "HASH_CSR52",
        "address": 1208096200,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 52",
        "fields": [
            {
                "name": "CS52",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096204": {
        "name": "HASH_CSR53",
        "address": 1208096204,
        "size": 32,
        "access": "read-write",
        "desc": "HASH context swap register 53",
        "fields": [
            {
                "name": "CS53",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Context swap x\n"
            }
        ]
    },
    "1208096528": {
        "name": "HASH_HR0",
        "address": 1208096528,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 0",
        "fields": [
            {
                "name": "H0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096532": {
        "name": "HASH_HR1",
        "address": 1208096532,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 1",
        "fields": [
            {
                "name": "H1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096536": {
        "name": "HASH_HR2",
        "address": 1208096536,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 2",
        "fields": [
            {
                "name": "H2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096540": {
        "name": "HASH_HR3",
        "address": 1208096540,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 3",
        "fields": [
            {
                "name": "H3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096544": {
        "name": "HASH_HR4",
        "address": 1208096544,
        "size": 32,
        "access": "read-only",
        "desc": "HASH digest register 4",
        "fields": [
            {
                "name": "H4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096548": {
        "name": "HASH_HR5",
        "address": 1208096548,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 5",
        "fields": [
            {
                "name": "H5",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096552": {
        "name": "HASH_HR6",
        "address": 1208096552,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 6",
        "fields": [
            {
                "name": "H6",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1208096556": {
        "name": "HASH_HR7",
        "address": 1208096556,
        "size": 32,
        "access": "read-only",
        "desc": "HASH supplementary digest register 7",
        "fields": [
            {
                "name": "H7",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Hash data x\n"
            }
        ]
    },
    "1073763328": {
        "name": "CR1",
        "address": 1073763328,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK.",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable Note: When PE=0, the\n              I2C SCL and SDA lines are released. Internal state\n              machines and status bits are put back to their reset\n              value. When cleared, PE must be kept low for at least\n              3 APB clock cycles."
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match Interrupt enable (slave\n              only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received Interrupt\n              enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt enable Note:\n              Any of these events will generate an interrupt:\n              Transfer Complete (TC) Transfer Complete Reload\n              (TCR)"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable Note: Any of\n              these errors generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n              (ALERT)"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter These bits are used\n              to configure the digital noise filter on SDA and SCL\n              input. The digital filter will filter spikes with a\n              length of up to DNF[3:0] * tI2CCLK ... Note: If the\n              analog filter is also enabled, the digital filter is\n              added to the analog filter. This filter can only be\n              programmed when the I2C is disabled (PE =\n              0)."
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF Note: This bit\n              can only be programmed when the I2C is disabled (PE =\n              0)."
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests\n              enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests\n              enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control This bit is used to\n              enable hardware byte control in slave\n              mode."
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable This bit is\n              used to disable clock stretching in slave mode. It\n              must be kept cleared in master mode. Note: This bit\n              can only be programmed when the I2C is disabled (PE =\n              0)."
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode enable Note: If\n              the Wakeup from Stop mode feature is not supported,\n              this bit is reserved and forced by hardware to 0.\n              Please refer to Section25.3: I2C implementation.\n              Note: WUPEN can be set only when DNF =\n              0000"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable Note: If the\n              SMBus feature is not supported, this bit is reserved\n              and forced by hardware to 0. Please refer to\n              Section25.3: I2C implementation."
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address enable\n              Note: If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBus alert enable Device mode\n              (SMBHEN=0): Host mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be used as a standard\n              GPIO. If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable Note: If the SMBus feature is\n              not supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
            }
        ]
    },
    "1073763332": {
        "name": "CR2",
        "address": 1073763332,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK.",
        "fields": [
            {
                "name": "SADD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Slave address bit 0 (master mode) In\n              7-bit addressing mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing mode (ADD10 = 1): This bit\n              should be written with bit 0 of the slave address to\n              be sent Note: Changing these bits when the START bit\n              is set is not allowed."
            },
            {
                "name": "SADD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
            },
            {
                "name": "SADD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Slave address bit 9:8 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing mode (ADD10 = 1):\n              These bits should be written with bits 9:8 of the\n              slave address to be sent Note: Changing these bits\n              when the START bit is set is not\n              allowed."
            },
            {
                "name": "SADD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Slave address bit 9:8 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing mode (ADD10 = 1):\n              These bits should be written with bits 9:8 of the\n              slave address to be sent Note: Changing these bits\n              when the START bit is set is not\n              allowed."
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master mode) Note:\n              Changing this bit when the START bit is set is not\n              allowed."
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master mode)\n              Note: Changing this bit when the START bit is set is\n              not allowed."
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read\n              direction (master receiver mode) Note: Changing this\n              bit when the START bit is set is not\n              allowed."
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation This bit is set by\n              software, and cleared by hardware after the Start\n              followed by the address sequence is sent, by an\n              arbitration loss, by a timeout error detection, or\n              when PE = 0. It can also be cleared by software by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n              If the I2C is already in master mode with AUTOEND =\n              0, setting this bit generates a Repeated Start\n              condition when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise setting this bit will generate a\n              START condition once the bus is free. Note: Writing 0\n              to this bit has no effect. The START bit can be set\n              even if the bus is BUSY or I2C is in slave mode. This\n              bit has no effect when RELOAD is set."
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master mode) The bit is\n              set by software, cleared by hardware when a Stop\n              condition is detected, or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit has no\n              effect."
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave mode) The bit is\n              set by software, cleared by hardware when the NACK is\n              sent, or when a STOP condition or an Address matched\n              is received, or when PE=0. Note: Writing 0 to this\n              bit has no effect. This bit is used in slave mode\n              only: in master receiver mode, NACK is automatically\n              generated after last byte preceding STOP or RESTART\n              condition, whatever the NACK bit value. When an\n              overrun occurs in slave receiver NOSTRETCH mode, a\n              NACK is automatically generated whatever the NACK bit\n              value. When hardware PEC checking is enabled\n              (PECBYTE=1), the PEC acknowledge value does not\n              depend on the NACK value."
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes The number of bytes to\n              be transmitted/received is programmed there. This\n              field is dont care in slave mode with SBC=0. Note:\n              Changing these bits when the START bit is set is not\n              allowed."
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode This bit is set and\n              cleared by software."
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master mode) This\n              bit is set and cleared by software. Note: This bit\n              has no effect in slave mode or when the RELOAD bit is\n              set."
            },
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte This bit is\n              set by software, and cleared by hardware when the PEC\n              is transferred, or when a STOP condition or an\n              Address matched is received, also when PE=0. Note:\n              Writing 0 to this bit has no effect. This bit has no\n              effect when RELOAD is set. This bit has no effect is\n              slave mode when SBC=0. If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
            }
        ]
    },
    "1073763336": {
        "name": "OAR1",
        "address": 1073763336,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK.",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface address 7-bit addressing mode:\n              dont care 10-bit addressing mode: bits 9:8 of address\n              Note: These bits can be written only when OA1EN=0.\n              OA1[7:1]: Interface address Bits 7:1 of address Note:\n              These bits can be written only when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing mode: dont care\n              10-bit addressing mode: bit 0 of address Note: This\n              bit can be written only when OA1EN=0."
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode Note: This bit\n              can be written only when OA1EN=0."
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable"
            }
        ]
    },
    "1073763340": {
        "name": "OAR2",
        "address": 1073763340,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK.",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address bits 7:1 of address\n              Note: These bits can be written only when\n              OA2EN=0."
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks Note: These bits can\n              be written only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not acknowledged even if the\n              comparison matches."
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable"
            }
        ]
    },
    "1073763344": {
        "name": "TIMINGR",
        "address": 1073763344,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master mode) This field\n              is used to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n              timings."
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master mode) This field\n              is used to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also\n              used to generate tSU:STO and tHD:STA\n              timing."
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time This field is used to\n              generate the delay tSDADEL between SCL falling edge\n              and SDA edge. In master mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is\n              used to generate tHD:DAT timing."
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time This field is used to\n              generate a delay tSCLDEL between SDA edge and SCL\n              rising edge. In master mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing."
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler This field is used to\n              prescale I2CCLK in order to generate the clock period\n              tPRESC used for data setup and hold counters (refer\n              to I2C timings on page9) and for SCL high and low\n              level counters (refer to I2C master initialization on\n              page24). tPRESC = (PRESC+1) x tI2CCLK"
            }
        ]
    },
    "1073763348": {
        "name": "TIMEOUTR",
        "address": 1073763348,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK.",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus Timeout A This field is used to\n              configure: The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These\n              bits can be written only when\n              TIMOUTEN=0."
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout detection Note: This\n              bit can be written only when\n              TIMOUTEN=0."
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B This field is used to\n              configure the cumulative clock extension timeout: In\n              master mode, the master cumulative clock low extend\n              time (tLOW:MEXT) is detected In slave mode, the slave\n              cumulative clock low extend time (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n              Note: These bits can be written only when\n              TEXTEN=0."
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout\n              enable"
            }
        ]
    },
    "1073763352": {
        "name": "ISR",
        "address": 1073763352,
        "size": 32,
        "access": "",
        "desc": "Access: No wait states",
        "fields": [
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty\n              (transmitters) This bit is set by hardware when the\n              I2C_TXDR register is empty. It is cleared when the\n              next data to be sent is written in the I2C_TXDR\n              register. This bit can be written to 1 by software in\n              order to flush the transmit data register I2C_TXDR.\n              Note: This bit is set by hardware when\n              PE=0."
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status (transmitters)\n              This bit is set by hardware when the I2C_TXDR\n              register is empty and the data to be transmitted must\n              be written in the I2C_TXDR register. It is cleared\n              when the next data to be sent is written in the\n              I2C_TXDR register. This bit can be written to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n              a TXIS event (interrupt if TXIE=1 or DMA request if\n              TXDMAEN=1). Note: This bit is cleared by hardware\n              when PE=0."
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty\n              (receivers) This bit is set by hardware when the\n              received data is copied into the I2C_RXDR register,\n              and is ready to be read. It is cleared when I2C_RXDR\n              is read. Note: This bit is cleared by hardware when\n              PE=0."
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave mode) This bit is\n              set by hardware as soon as the received slave address\n              matched with one of the enabled slave addresses. It\n              is cleared by software by setting ADDRCF bit. Note:\n              This bit is cleared by hardware when\n              PE=0."
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge received flag This flag\n              is set by hardware when a NACK is received after a\n              byte transmission. It is cleared by software by\n              setting the NACKCF bit. Note: This bit is cleared by\n              hardware when PE=0."
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag This flag is set by\n              hardware when a Stop condition is detected on the bus\n              and the peripheral is involved in this transfer:\n              either as a master, provided that the STOP condition\n              is generated by the peripheral. or as a slave,\n              provided that the peripheral has been addressed\n              previously during this transfer. It is cleared by\n              software by setting the STOPCF bit. Note: This bit is\n              cleared by hardware when PE=0."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master mode) This\n              flag is set by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have been transferred. It is cleared by\n              software when START bit or STOP bit is set. Note:\n              This bit is cleared by hardware when\n              PE=0."
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload This flag is\n              set by hardware when RELOAD=1 and NBYTES data have\n              been transferred. It is cleared by software when\n              NBYTES is written to a non-zero value. Note: This bit\n              is cleared by hardware when PE=0. This flag is only\n              for master mode, or for slave mode when the SBC bit\n              is set."
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error This flag is set by hardware\n              when a misplaced Start or Stop condition is detected\n              whereas the peripheral is involved in the transfer.\n              The flag is not set during the address phase in slave\n              mode. It is cleared by software by setting BERRCF\n              bit. Note: This bit is cleared by hardware when\n              PE=0."
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost This flag is set by\n              hardware in case of arbitration loss. It is cleared\n              by software by setting the ARLOCF bit. Note: This bit\n              is cleared by hardware when PE=0."
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave mode) This flag\n              is set by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun error occurs. It is cleared\n              by software by setting the OVRCF bit. Note: This bit\n              is cleared by hardware when PE=0."
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception This flag is set\n              by hardware when the received PEC does not match with\n              the PEC register content. A NACK is automatically\n              sent after the wrong PEC reception. It is cleared by\n              software by setting the PECCF bit. Note: This bit is\n              cleared by hardware when PE=0. If the SMBus feature\n              is not supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or tLOW detection flag This flag\n              is set by hardware when a timeout or extended clock\n              timeout occurred. It is cleared by software by\n              setting the TIMEOUTCF bit. Note: This bit is cleared\n              by hardware when PE=0. If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert This flag is set by hardware\n              when SMBHEN=1 (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event (falling edge) is detected on\n              SMBA pin. It is cleared by software by setting the\n              ALERTCF bit. Note: This bit is cleared by hardware\n              when PE=0. If the SMBus feature is not supported,\n              this bit is reserved and forced by hardware to 0.\n              Please refer to Section25.3: I2C\n              implementation."
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy This flag indicates that a\n              communication is in progress on the bus. It is set by\n              hardware when a START condition is detected. It is\n              cleared by hardware when a Stop condition is\n              detected, or when PE=0."
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave mode) This\n              flag is updated when an address match event occurs\n              (ADDR=1)."
            },
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave mode) These\n              bits are updated with the received address when an\n              address match event occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE provides the 10-bit header\n              followed by the 2 MSBs of the address."
            }
        ]
    },
    "1073763356": {
        "name": "ICR",
        "address": 1073763356,
        "size": 32,
        "access": "write-only",
        "desc": "Access: No wait states",
        "fields": [
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched flag clear Writing 1 to\n              this bit clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to this bit also clears the START\n              bit in the I2C_CR2 register."
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear Writing 1 to\n              this bit clears the ACKF flag in I2C_ISR\n              register."
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear Writing 1 to\n              this bit clears the STOPF flag in the I2C_ISR\n              register."
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear Writing 1 to this\n              bit clears the BERRF flag in the I2C_ISR\n              register."
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration Lost flag clear Writing 1 to\n              this bit clears the ARLO flag in the I2C_ISR\n              register."
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag clear Writing 1 to\n              this bit clears the OVR flag in the I2C_ISR\n              register."
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear Writing 1 to this\n              bit clears the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag clear Writing 1\n              to this bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note: If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
            },
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear Writing 1 to this bit\n              clears the ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature is not supported, this bit is\n              reserved and forced by hardware to 0. Please refer to\n              Section25.3: I2C implementation."
            }
        ]
    },
    "1073763360": {
        "name": "PECR",
        "address": 1073763360,
        "size": 32,
        "access": "read-only",
        "desc": "Access: No wait states",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking register This\n              field contains the internal PEC when PECEN=1. The PEC\n              is cleared by hardware when PE=0."
            }
        ]
    },
    "1073763364": {
        "name": "RXDR",
        "address": 1073763364,
        "size": 32,
        "access": "read-only",
        "desc": "Access: No wait states",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data Data byte received\n              from the I2C bus."
            }
        ]
    },
    "1073763368": {
        "name": "TXDR",
        "address": 1073763368,
        "size": 32,
        "access": "read-write",
        "desc": "Access: No wait states",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data Data byte to be\n              transmitted to the I2C bus. Note: These bits can be\n              written only when TXE=1."
            }
        ]
    },
    "1476413440": {
        "name": "KR",
        "address": 1476413440,
        "size": 32,
        "access": "write-only",
        "desc": "Key register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value (write only, read 0x0000)\n              These bits must be written by software at regular\n              intervals with the key value 0xAAAA, otherwise the\n              watchdog generates a reset when the counter reaches\n              0. Writing the key value 0x5555 to enable access to\n              the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see\n              Section23.3.6: Register access protection) Writing\n              the key value CCCCh starts the watchdog (except if\n              the hardware watchdog option is\n              selected)"
            }
        ]
    },
    "1476413444": {
        "name": "PR",
        "address": 1476413444,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider These bits are write\n              access protected see Section23.3.6: Register access\n              protection. They are written by software to select\n              the prescaler divider feeding the counter clock. PVU\n              bit of IWDG_SR must be reset in order to be able to\n              change the prescaler divider. Note: Reading this\n              register returns the prescaler value from the VDD\n              voltage domain. This value may not be up to\n              date/valid if a write operation to this register is\n              ongoing. For this reason the value read from this\n              register is valid only when the PVU bit in the\n              IWDG_SR register is reset."
            }
        ]
    },
    "1476413448": {
        "name": "RLR",
        "address": 1476413448,
        "size": 32,
        "access": "read-write",
        "desc": "Reload register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload value These bits\n              are write access protected see Section23.3.6. They\n              are written by software to define the value to be\n              loaded in the watchdog counter each time the value\n              0xAAAA is written in the IWDG_KR register. The\n              watchdog counter counts down from this value. The\n              timeout period is a function of this value and the\n              clock prescaler. Refer to the datasheet for the\n              timeout information. The RVU bit in the IWDG_SR\n              register must be reset in order to be able to change\n              the reload value. Note: Reading this register returns\n              the reload value from the VDD voltage domain. This\n              value may not be up to date/valid if a write\n              operation to this register is ongoing on this\n              register. For this reason the value read from this\n              register is valid only when the RVU bit in the\n              IWDG_SR register is reset."
            }
        ]
    },
    "1476413452": {
        "name": "SR",
        "address": 1476413452,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value update This bit\n              is set by hardware to indicate that an update of the\n              prescaler value is ongoing. It is reset by hardware\n              when the prescaler update operation is completed in\n              the VDD voltage domain (takes up to 5 RC 40 kHz\n              cycles). Prescaler value can be updated only when PVU\n              bit is reset."
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value update\n              This bit is set by hardware to indicate that an\n              update of the reload value is ongoing. It is reset by\n              hardware when the reload value update operation is\n              completed in the VDD voltage domain (takes up to 5 RC\n              40 kHz cycles). Reload value can be updated only when\n              RVU bit is reset."
            },
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value update\n              This bit is set by hardware to indicate that an\n              update of the window value is ongoing. It is reset by\n              hardware when the reload value update operation is\n              completed in the VDD voltage domain (takes up to 5 RC\n              40 kHz cycles). Window value can be updated only when\n              WVU bit is reset. This bit is generated only if\n              generic window = 1"
            }
        ]
    },
    "1476413456": {
        "name": "WINR",
        "address": 1476413456,
        "size": 32,
        "access": "read-write",
        "desc": "Window register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window value These bits\n              are write access protected see Section23.3.6. These\n              bits contain the high limit of the window value to be\n              compared to the downcounter. To prevent a reset, the\n              downcounter must be reloaded when its value is lower\n              than the window register value and greater than 0x0\n              The WVU bit in the IWDG_SR register must be reset in\n              order to be able to change the reload value. Note:\n              Reading this register returns the reload value from\n              the VDD voltage domain. This value may not be valid\n              if a write operation to this register is ongoing. For\n              this reason the value read from this register is\n              valid only when the WVU bit in the IWDG_SR register\n              is reset."
            }
        ]
    },
    "1073751040": {
        "name": "ISR",
        "address": 1073751040,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to\n              down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to\n              up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update\n              OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge\n              event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1073751044": {
        "name": "ICR",
        "address": 1073751044,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear\n              Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear\n              Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear\n              Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear\n              Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear\n              Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear\n              Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1073751048": {
        "name": "IER",
        "address": 1073751048,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt\n              Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt\n              Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt\n              Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt\n              Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt\n              Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt\n              Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt\n              Enable"
            }
        ]
    },
    "1073751052": {
        "name": "CFGR",
        "address": 1073751052,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and\n              polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for\n              trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external\n              clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1073751056": {
        "name": "CR",
        "address": 1073751056,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous\n              mode"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Counter reset"
            },
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset after read enable"
            }
        ]
    },
    "1073751060": {
        "name": "CMP",
        "address": 1073751060,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1073751064": {
        "name": "ARR",
        "address": 1073751064,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1073751068": {
        "name": "CNT",
        "address": 1073751068,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1073751076": {
        "name": "CFGR2",
        "address": 1073751076,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register 2",
        "fields": [
            {
                "name": "IN1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "LPTIM Input 1 selection"
            },
            {
                "name": "IN2SEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "LPTIM Input 2 selection"
            }
        ]
    },
    "1476405248": {
        "name": "ISR",
        "address": 1476405248,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt and Status Register",
        "fields": [
            {
                "name": "DOWN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Counter direction change up to\n              down"
            },
            {
                "name": "UP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Counter direction change down to\n              up"
            },
            {
                "name": "ARROK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update\n              OK"
            },
            {
                "name": "CMPOK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK"
            },
            {
                "name": "EXTTRIG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger edge\n              event"
            },
            {
                "name": "ARRM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match"
            },
            {
                "name": "CMPM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match"
            }
        ]
    },
    "1476405252": {
        "name": "ICR",
        "address": 1476405252,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "DOWNCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Clear\n              Flag"
            },
            {
                "name": "UPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Clear\n              Flag"
            },
            {
                "name": "ARROKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Clear\n              Flag"
            },
            {
                "name": "CMPOKCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Clear\n              Flag"
            },
            {
                "name": "EXTTRIGCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Clear\n              Flag"
            },
            {
                "name": "ARRMCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Clear\n              Flag"
            },
            {
                "name": "CMPMCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "compare match Clear Flag"
            }
        ]
    },
    "1476405256": {
        "name": "IER",
        "address": 1476405256,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "DOWNIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Direction change to down Interrupt\n              Enable"
            },
            {
                "name": "UPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Direction change to UP Interrupt\n              Enable"
            },
            {
                "name": "ARROKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Autoreload register update OK Interrupt\n              Enable"
            },
            {
                "name": "CMPOKIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Compare register update OK Interrupt\n              Enable"
            },
            {
                "name": "EXTTRIGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "External trigger valid edge Interrupt\n              Enable"
            },
            {
                "name": "ARRMIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Autoreload match Interrupt\n              Enable"
            },
            {
                "name": "CMPMIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Compare match Interrupt\n              Enable"
            }
        ]
    },
    "1476405260": {
        "name": "CFGR",
        "address": 1476405260,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration Register",
        "fields": [
            {
                "name": "ENC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Encoder mode enable"
            },
            {
                "name": "COUNTMODE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "counter mode enabled"
            },
            {
                "name": "PRELOAD",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Registers update mode"
            },
            {
                "name": "WAVPOL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Waveform shape polarity"
            },
            {
                "name": "WAVE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Waveform shape"
            },
            {
                "name": "TIMOUT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Timeout enable"
            },
            {
                "name": "TRIGEN",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Trigger enable and\n              polarity"
            },
            {
                "name": "TRIGSEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Trigger selector"
            },
            {
                "name": "PRESC",
                "bitOffset": 9,
                "bitWidth": 3,
                "desc": "Clock prescaler"
            },
            {
                "name": "TRGFLT",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Configurable digital filter for\n              trigger"
            },
            {
                "name": "CKFLT",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Configurable digital filter for external\n              clock"
            },
            {
                "name": "CKPOL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Clock Polarity"
            },
            {
                "name": "CKSEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock selector"
            }
        ]
    },
    "1476405264": {
        "name": "CR",
        "address": 1476405264,
        "size": 32,
        "access": "read-write",
        "desc": "Control Register",
        "fields": [
            {
                "name": "ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPTIM Enable"
            },
            {
                "name": "SNGSTRT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPTIM start in single mode"
            },
            {
                "name": "CNTSTRT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Timer start in continuous\n              mode"
            },
            {
                "name": "COUNTRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Counter reset"
            },
            {
                "name": "RSTARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Reset after read enable"
            }
        ]
    },
    "1476405268": {
        "name": "CMP",
        "address": 1476405268,
        "size": 32,
        "access": "read-write",
        "desc": "Compare Register",
        "fields": [
            {
                "name": "CMP",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Compare value"
            }
        ]
    },
    "1476405272": {
        "name": "ARR",
        "address": 1476405272,
        "size": 32,
        "access": "read-write",
        "desc": "Autoreload Register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto reload value"
            }
        ]
    },
    "1476405276": {
        "name": "CNT",
        "address": 1476405276,
        "size": 32,
        "access": "read-only",
        "desc": "Counter Register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Counter value"
            }
        ]
    },
    "1476405284": {
        "name": "CFGR2",
        "address": 1476405284,
        "size": 32,
        "access": "read-write",
        "desc": "LPTIM configuration register 2",
        "fields": [
            {
                "name": "IN1SEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "LPTIM Input 1 selection"
            }
        ]
    },
    "1476398080": {
        "name": "CR1",
        "address": 1476398080,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt\n              enable"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt\n              enable"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "Driver Enable assertion\n              time"
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Driver Enable deassertion\n              time"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt\n              enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1476398084": {
        "name": "CR2",
        "address": 1476398084,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Address of the USART node"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level\n              inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level\n              inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address\n              Detection"
            }
        ]
    },
    "1476398088": {
        "name": "CR3",
        "address": 1476398088,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold\n              configuration"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold\n              configuration"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt\n              enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag\n              selection"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity\n              selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception\n              Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1476398092": {
        "name": "BRR",
        "address": 1476398092,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "BRR"
            }
        ]
    },
    "1476398096": {
        "name": "GTPR",
        "address": 1476398096,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler\n          register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1476398100": {
        "name": "RTOR",
        "address": 1476398100,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver timeout register",
        "fields": [
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length"
            },
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value"
            }
        ]
    },
    "1476398104": {
        "name": "RQR",
        "address": 1476398104,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush\n              request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1476398108": {
        "name": "ISR",
        "address": 1476398108,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status\n          register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NE"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1476398112": {
        "name": "ICR",
        "address": 1476398112,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear\n              flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear\n              flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear\n              flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1476398116": {
        "name": "RDR",
        "address": 1476398116,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1476398120": {
        "name": "TDR",
        "address": 1476398120,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1476398124": {
        "name": "PRESC",
        "address": 1476398124,
        "size": 32,
        "access": "read-write",
        "desc": "Prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler"
            }
        ]
    },
    "1342181384": {
        "name": "SSCR",
        "address": 1342181384,
        "size": 32,
        "access": "read-write",
        "desc": "Synchronization Size Configuration\n          Register",
        "fields": [
            {
                "name": "HSW",
                "bitOffset": 16,
                "bitWidth": 10,
                "desc": "Horizontal Synchronization Width (in\n              units of pixel clock period)"
            },
            {
                "name": "VSH",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Vertical Synchronization Height (in\n              units of horizontal scan line)"
            }
        ]
    },
    "1342181388": {
        "name": "BPCR",
        "address": 1342181388,
        "size": 32,
        "access": "read-write",
        "desc": "Back Porch Configuration\n          Register",
        "fields": [
            {
                "name": "AHBP",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Accumulated Horizontal back porch (in\n              units of pixel clock period)"
            },
            {
                "name": "AVBP",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Accumulated Vertical back porch (in\n              units of horizontal scan line)"
            }
        ]
    },
    "1342181392": {
        "name": "AWCR",
        "address": 1342181392,
        "size": 32,
        "access": "read-write",
        "desc": "Active Width Configuration\n          Register",
        "fields": [
            {
                "name": "AAV",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "AAV"
            },
            {
                "name": "AAH",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Accumulated Active Height (in units of\n              horizontal scan line)"
            }
        ]
    },
    "1342181396": {
        "name": "TWCR",
        "address": 1342181396,
        "size": 32,
        "access": "read-write",
        "desc": "Total Width Configuration\n          Register",
        "fields": [
            {
                "name": "TOTALW",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Total Width (in units of pixel clock\n              period)"
            },
            {
                "name": "TOTALH",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Total Height (in units of horizontal\n              scan line)"
            }
        ]
    },
    "1342181400": {
        "name": "GCR",
        "address": 1342181400,
        "size": 32,
        "access": "",
        "desc": "Global Control Register",
        "fields": [
            {
                "name": "HSPOL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Horizontal Synchronization\n              Polarity"
            },
            {
                "name": "VSPOL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Vertical Synchronization\n              Polarity"
            },
            {
                "name": "DEPOL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Data Enable Polarity"
            },
            {
                "name": "PCPOL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Pixel Clock Polarity"
            },
            {
                "name": "DEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Dither Enable"
            },
            {
                "name": "DRW",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Dither Red Width"
            },
            {
                "name": "DGW",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Dither Green Width"
            },
            {
                "name": "DBW",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Dither Blue Width"
            },
            {
                "name": "LTDCEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCD-TFT controller enable\n              bit"
            }
        ]
    },
    "1342181412": {
        "name": "SRCR",
        "address": 1342181412,
        "size": 32,
        "access": "read-write",
        "desc": "Shadow Reload Configuration\n          Register",
        "fields": [
            {
                "name": "VBR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Vertical Blanking Reload"
            },
            {
                "name": "IMR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Immediate Reload"
            }
        ]
    },
    "1342181420": {
        "name": "BCCR",
        "address": 1342181420,
        "size": 32,
        "access": "read-write",
        "desc": "Background Color Configuration\n          Register",
        "fields": [
            {
                "name": "BCBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Background Color Blue\n              value"
            },
            {
                "name": "BCGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Background Color Green\n              value"
            },
            {
                "name": "BCRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Background Color Red value"
            }
        ]
    },
    "1342181428": {
        "name": "IER",
        "address": 1342181428,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "RRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Register Reload interrupt\n              enable"
            },
            {
                "name": "TERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer Error Interrupt\n              Enable"
            },
            {
                "name": "FUIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FIFO Underrun Interrupt\n              Enable"
            },
            {
                "name": "LIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Line Interrupt Enable"
            }
        ]
    },
    "1342181432": {
        "name": "ISR",
        "address": 1342181432,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt Status Register",
        "fields": [
            {
                "name": "RRIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Register Reload Interrupt\n              Flag"
            },
            {
                "name": "TERRIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Transfer Error interrupt\n              flag"
            },
            {
                "name": "FUIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FIFO Underrun Interrupt\n              flag"
            },
            {
                "name": "LIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Line Interrupt flag"
            }
        ]
    },
    "1342181436": {
        "name": "ICR",
        "address": 1342181436,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Clear Register",
        "fields": [
            {
                "name": "CRRIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clears Register Reload Interrupt\n              Flag"
            },
            {
                "name": "CTERRIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clears the Transfer Error Interrupt\n              Flag"
            },
            {
                "name": "CFUIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clears the FIFO Underrun Interrupt\n              flag"
            },
            {
                "name": "CLIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clears the Line Interrupt\n              Flag"
            }
        ]
    },
    "1342181440": {
        "name": "LIPCR",
        "address": 1342181440,
        "size": 32,
        "access": "read-write",
        "desc": "Line Interrupt Position Configuration\n          Register",
        "fields": [
            {
                "name": "LIPOS",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Line Interrupt Position"
            }
        ]
    },
    "1342181444": {
        "name": "CPSR",
        "address": 1342181444,
        "size": 32,
        "access": "read-only",
        "desc": "Current Position Status\n          Register",
        "fields": [
            {
                "name": "CXPOS",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Current X Position"
            },
            {
                "name": "CYPOS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Current Y Position"
            }
        ]
    },
    "1342181448": {
        "name": "CDSR",
        "address": 1342181448,
        "size": 32,
        "access": "read-only",
        "desc": "Current Display Status\n          Register",
        "fields": [
            {
                "name": "HSYNCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Horizontal Synchronization display\n              Status"
            },
            {
                "name": "VSYNCS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Vertical Synchronization display\n              Status"
            },
            {
                "name": "HDES",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Horizontal Data Enable display\n              Status"
            },
            {
                "name": "VDES",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Vertical Data Enable display\n              Status"
            }
        ]
    },
    "1342181508": {
        "name": "L1CR",
        "address": 1342181508,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Control Register",
        "fields": [
            {
                "name": "CLUTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Color Look-Up Table Enable"
            },
            {
                "name": "COLKEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Color Keying Enable"
            },
            {
                "name": "LEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Layer Enable"
            }
        ]
    },
    "1342181512": {
        "name": "L1WHPCR",
        "address": 1342181512,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Window Horizontal Position\n          Configuration Register",
        "fields": [
            {
                "name": "WHSPPOS",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Window Horizontal Stop\n              Position"
            },
            {
                "name": "WHSTPOS",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Window Horizontal Start\n              Position"
            }
        ]
    },
    "1342181516": {
        "name": "L1WVPCR",
        "address": 1342181516,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Window Vertical Position\n          Configuration Register",
        "fields": [
            {
                "name": "WVSPPOS",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Window Vertical Stop\n              Position"
            },
            {
                "name": "WVSTPOS",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Window Vertical Start\n              Position"
            }
        ]
    },
    "1342181520": {
        "name": "L1CKCR",
        "address": 1342181520,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Color Keying Configuration\n          Register",
        "fields": [
            {
                "name": "CKRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Color Key Red value"
            },
            {
                "name": "CKGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Color Key Green value"
            },
            {
                "name": "CKBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Color Key Blue value"
            }
        ]
    },
    "1342181524": {
        "name": "L1PFCR",
        "address": 1342181524,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Pixel Format Configuration\n          Register",
        "fields": [
            {
                "name": "PF",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Pixel Format"
            }
        ]
    },
    "1342181528": {
        "name": "L1CACR",
        "address": 1342181528,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Constant Alpha Configuration\n          Register",
        "fields": [
            {
                "name": "CONSTA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Constant Alpha"
            }
        ]
    },
    "1342181532": {
        "name": "L1DCCR",
        "address": 1342181532,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Default Color Configuration\n          Register",
        "fields": [
            {
                "name": "DCALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Default Color Alpha"
            },
            {
                "name": "DCRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Default Color Red"
            },
            {
                "name": "DCGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Default Color Green"
            },
            {
                "name": "DCBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Default Color Blue"
            }
        ]
    },
    "1342181536": {
        "name": "L1BFCR",
        "address": 1342181536,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Blending Factors Configuration\n          Register",
        "fields": [
            {
                "name": "BF1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Blending Factor 1"
            },
            {
                "name": "BF2",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Blending Factor 2"
            }
        ]
    },
    "1342181548": {
        "name": "L1CFBAR",
        "address": 1342181548,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Color Frame Buffer Address\n          Register",
        "fields": [
            {
                "name": "CFBADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Color Frame Buffer Start\n              Address"
            }
        ]
    },
    "1342181552": {
        "name": "L1CFBLR",
        "address": 1342181552,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Color Frame Buffer Length\n          Register",
        "fields": [
            {
                "name": "CFBP",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Pitch in\n              bytes"
            },
            {
                "name": "CFBLL",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Line\n              Length"
            }
        ]
    },
    "1342181556": {
        "name": "L1CFBLNR",
        "address": 1342181556,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx ColorFrame Buffer Line Number\n          Register",
        "fields": [
            {
                "name": "CFBLNBR",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Frame Buffer Line Number"
            }
        ]
    },
    "1342181572": {
        "name": "L1CLUTWR",
        "address": 1342181572,
        "size": 32,
        "access": "write-only",
        "desc": "Layerx CLUT Write Register",
        "fields": [
            {
                "name": "CLUTADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "CLUT Address"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green value"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue value"
            }
        ]
    },
    "1342181636": {
        "name": "L2CR",
        "address": 1342181636,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Control Register",
        "fields": [
            {
                "name": "CLUTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Color Look-Up Table Enable"
            },
            {
                "name": "COLKEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Color Keying Enable"
            },
            {
                "name": "LEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Layer Enable"
            }
        ]
    },
    "1342181640": {
        "name": "L2WHPCR",
        "address": 1342181640,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Window Horizontal Position\n          Configuration Register",
        "fields": [
            {
                "name": "WHSPPOS",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Window Horizontal Stop\n              Position"
            },
            {
                "name": "WHSTPOS",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Window Horizontal Start\n              Position"
            }
        ]
    },
    "1342181644": {
        "name": "L2WVPCR",
        "address": 1342181644,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Window Vertical Position\n          Configuration Register",
        "fields": [
            {
                "name": "WVSPPOS",
                "bitOffset": 16,
                "bitWidth": 11,
                "desc": "Window Vertical Stop\n              Position"
            },
            {
                "name": "WVSTPOS",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Window Vertical Start\n              Position"
            }
        ]
    },
    "1342181648": {
        "name": "L2CKCR",
        "address": 1342181648,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Color Keying Configuration\n          Register",
        "fields": [
            {
                "name": "CKRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Color Key Red value"
            },
            {
                "name": "CKGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Color Key Green value"
            },
            {
                "name": "CKBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Color Key Blue value"
            }
        ]
    },
    "1342181652": {
        "name": "L2PFCR",
        "address": 1342181652,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Pixel Format Configuration\n          Register",
        "fields": [
            {
                "name": "PF",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Pixel Format"
            }
        ]
    },
    "1342181656": {
        "name": "L2CACR",
        "address": 1342181656,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Constant Alpha Configuration\n          Register",
        "fields": [
            {
                "name": "CONSTA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Constant Alpha"
            }
        ]
    },
    "1342181660": {
        "name": "L2DCCR",
        "address": 1342181660,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Default Color Configuration\n          Register",
        "fields": [
            {
                "name": "DCALPHA",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Default Color Alpha"
            },
            {
                "name": "DCRED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Default Color Red"
            },
            {
                "name": "DCGREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Default Color Green"
            },
            {
                "name": "DCBLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Default Color Blue"
            }
        ]
    },
    "1342181664": {
        "name": "L2BFCR",
        "address": 1342181664,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Blending Factors Configuration\n          Register",
        "fields": [
            {
                "name": "BF1",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Blending Factor 1"
            },
            {
                "name": "BF2",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Blending Factor 2"
            }
        ]
    },
    "1342181676": {
        "name": "L2CFBAR",
        "address": 1342181676,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Color Frame Buffer Address\n          Register",
        "fields": [
            {
                "name": "CFBADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Color Frame Buffer Start\n              Address"
            }
        ]
    },
    "1342181680": {
        "name": "L2CFBLR",
        "address": 1342181680,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx Color Frame Buffer Length\n          Register",
        "fields": [
            {
                "name": "CFBP",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Pitch in\n              bytes"
            },
            {
                "name": "CFBLL",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Color Frame Buffer Line\n              Length"
            }
        ]
    },
    "1342181684": {
        "name": "L2CFBLNR",
        "address": 1342181684,
        "size": 32,
        "access": "read-write",
        "desc": "Layerx ColorFrame Buffer Line Number\n          Register",
        "fields": [
            {
                "name": "CFBLNBR",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Frame Buffer Line Number"
            }
        ]
    },
    "1342181700": {
        "name": "L2CLUTWR",
        "address": 1342181700,
        "size": 32,
        "access": "write-only",
        "desc": "Layerx CLUT Write Register",
        "fields": [
            {
                "name": "CLUTADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "CLUT Address"
            },
            {
                "name": "RED",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Red value"
            },
            {
                "name": "GREEN",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Green value"
            },
            {
                "name": "BLUE",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Blue value"
            }
        ]
    },
    "1073779712": {
        "name": "MDIOS_CR",
        "address": 1073779712,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS configuration register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable"
            },
            {
                "name": "WRIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Register write interrupt\n              enable"
            },
            {
                "name": "RDIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Register Read Interrupt\n              Enable"
            },
            {
                "name": "EIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            },
            {
                "name": "DPC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Disable Preamble Check"
            },
            {
                "name": "PORT_ADDRESS",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Slaves's address"
            }
        ]
    },
    "1073779716": {
        "name": "MDIOS_WRFR",
        "address": 1073779716,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS write flag register",
        "fields": [
            {
                "name": "WRF",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Write flags for MDIO registers 0 to\n              31"
            }
        ]
    },
    "1073779720": {
        "name": "MDIOS_CWRFR",
        "address": 1073779720,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS clear write flag\n          register",
        "fields": [
            {
                "name": "CWRF",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Clear the write flag"
            }
        ]
    },
    "1073779724": {
        "name": "MDIOS_RDFR",
        "address": 1073779724,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS read flag register",
        "fields": [
            {
                "name": "RDF",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Read flags for MDIO registers 0 to\n              31"
            }
        ]
    },
    "1073779728": {
        "name": "MDIOS_CRDFR",
        "address": 1073779728,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS clear read flag register",
        "fields": [
            {
                "name": "CRDF",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Clear the read flag"
            }
        ]
    },
    "1073779732": {
        "name": "MDIOS_SR",
        "address": 1073779732,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS status register",
        "fields": [
            {
                "name": "PERF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Preamble error flag"
            },
            {
                "name": "SERF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start error flag"
            },
            {
                "name": "TERF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Turnaround error flag"
            }
        ]
    },
    "1073779736": {
        "name": "MDIOS_CLRFR",
        "address": 1073779736,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS clear flag register",
        "fields": [
            {
                "name": "CPERF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear the preamble error\n              flag"
            },
            {
                "name": "CSERF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear the start error flag"
            },
            {
                "name": "CTERF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear the turnaround error\n              flag"
            }
        ]
    },
    "1073779740": {
        "name": "MDIOS_DINR0",
        "address": 1073779740,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 0",
        "fields": [
            {
                "name": "DIN0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779744": {
        "name": "MDIOS_DINR1",
        "address": 1073779744,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 1",
        "fields": [
            {
                "name": "DIN1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779748": {
        "name": "MDIOS_DINR2",
        "address": 1073779748,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 2",
        "fields": [
            {
                "name": "DIN2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779752": {
        "name": "MDIOS_DINR3",
        "address": 1073779752,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 3",
        "fields": [
            {
                "name": "DIN3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779756": {
        "name": "MDIOS_DINR4",
        "address": 1073779756,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 4",
        "fields": [
            {
                "name": "DIN4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779760": {
        "name": "MDIOS_DINR5",
        "address": 1073779760,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 5",
        "fields": [
            {
                "name": "DIN5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779764": {
        "name": "MDIOS_DINR6",
        "address": 1073779764,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 6",
        "fields": [
            {
                "name": "DIN6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779768": {
        "name": "MDIOS_DINR7",
        "address": 1073779768,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 7",
        "fields": [
            {
                "name": "DIN7",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779772": {
        "name": "MDIOS_DINR8",
        "address": 1073779772,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 8",
        "fields": [
            {
                "name": "DIN8",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779776": {
        "name": "MDIOS_DINR9",
        "address": 1073779776,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 9",
        "fields": [
            {
                "name": "DIN9",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779780": {
        "name": "MDIOS_DINR10",
        "address": 1073779780,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 10",
        "fields": [
            {
                "name": "DIN10",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779784": {
        "name": "MDIOS_DINR11",
        "address": 1073779784,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 11",
        "fields": [
            {
                "name": "DIN11",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779788": {
        "name": "MDIOS_DINR12",
        "address": 1073779788,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 12",
        "fields": [
            {
                "name": "DIN12",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779792": {
        "name": "MDIOS_DINR13",
        "address": 1073779792,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 13",
        "fields": [
            {
                "name": "DIN13",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779796": {
        "name": "MDIOS_DINR14",
        "address": 1073779796,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 14",
        "fields": [
            {
                "name": "DIN14",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779800": {
        "name": "MDIOS_DINR15",
        "address": 1073779800,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 15",
        "fields": [
            {
                "name": "DIN15",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779804": {
        "name": "MDIOS_DINR16",
        "address": 1073779804,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 16",
        "fields": [
            {
                "name": "DIN16",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779808": {
        "name": "MDIOS_DINR17",
        "address": 1073779808,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 17",
        "fields": [
            {
                "name": "DIN17",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779812": {
        "name": "MDIOS_DINR18",
        "address": 1073779812,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 18",
        "fields": [
            {
                "name": "DIN18",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779816": {
        "name": "MDIOS_DINR19",
        "address": 1073779816,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 19",
        "fields": [
            {
                "name": "DIN19",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779820": {
        "name": "MDIOS_DINR20",
        "address": 1073779820,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 20",
        "fields": [
            {
                "name": "DIN20",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779824": {
        "name": "MDIOS_DINR21",
        "address": 1073779824,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 21",
        "fields": [
            {
                "name": "DIN21",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779828": {
        "name": "MDIOS_DINR22",
        "address": 1073779828,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 22",
        "fields": [
            {
                "name": "DIN22",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779832": {
        "name": "MDIOS_DINR23",
        "address": 1073779832,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 23",
        "fields": [
            {
                "name": "DIN23",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779836": {
        "name": "MDIOS_DINR24",
        "address": 1073779836,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 24",
        "fields": [
            {
                "name": "DIN24",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779840": {
        "name": "MDIOS_DINR25",
        "address": 1073779840,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 25",
        "fields": [
            {
                "name": "DIN25",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779844": {
        "name": "MDIOS_DINR26",
        "address": 1073779844,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 26",
        "fields": [
            {
                "name": "DIN26",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779848": {
        "name": "MDIOS_DINR27",
        "address": 1073779848,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 27",
        "fields": [
            {
                "name": "DIN27",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779852": {
        "name": "MDIOS_DINR28",
        "address": 1073779852,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 28",
        "fields": [
            {
                "name": "DIN28",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779856": {
        "name": "MDIOS_DINR29",
        "address": 1073779856,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 29",
        "fields": [
            {
                "name": "DIN29",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779860": {
        "name": "MDIOS_DINR30",
        "address": 1073779860,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 30",
        "fields": [
            {
                "name": "DIN30",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779864": {
        "name": "MDIOS_DINR31",
        "address": 1073779864,
        "size": 32,
        "access": "read-only",
        "desc": "MDIOS input data register 31",
        "fields": [
            {
                "name": "DIN31",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Input data received from MDIO Master\n              during write frames"
            }
        ]
    },
    "1073779868": {
        "name": "MDIOS_DOUTR0",
        "address": 1073779868,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 0",
        "fields": [
            {
                "name": "DOUT0",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779872": {
        "name": "MDIOS_DOUTR1",
        "address": 1073779872,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 1",
        "fields": [
            {
                "name": "DOUT1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779876": {
        "name": "MDIOS_DOUTR2",
        "address": 1073779876,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 2",
        "fields": [
            {
                "name": "DOUT2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779880": {
        "name": "MDIOS_DOUTR3",
        "address": 1073779880,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 3",
        "fields": [
            {
                "name": "DOUT3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779884": {
        "name": "MDIOS_DOUTR4",
        "address": 1073779884,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 4",
        "fields": [
            {
                "name": "DOUT4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779888": {
        "name": "MDIOS_DOUTR5",
        "address": 1073779888,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 5",
        "fields": [
            {
                "name": "DOUT5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779892": {
        "name": "MDIOS_DOUTR6",
        "address": 1073779892,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 6",
        "fields": [
            {
                "name": "DOUT6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779896": {
        "name": "MDIOS_DOUTR7",
        "address": 1073779896,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 7",
        "fields": [
            {
                "name": "DOUT7",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779900": {
        "name": "MDIOS_DOUTR8",
        "address": 1073779900,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 8",
        "fields": [
            {
                "name": "DOUT8",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779904": {
        "name": "MDIOS_DOUTR9",
        "address": 1073779904,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 9",
        "fields": [
            {
                "name": "DOUT9",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779908": {
        "name": "MDIOS_DOUTR10",
        "address": 1073779908,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 10",
        "fields": [
            {
                "name": "DOUT10",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779912": {
        "name": "MDIOS_DOUTR11",
        "address": 1073779912,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 11",
        "fields": [
            {
                "name": "DOUT11",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779916": {
        "name": "MDIOS_DOUTR12",
        "address": 1073779916,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 12",
        "fields": [
            {
                "name": "DOUT12",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779920": {
        "name": "MDIOS_DOUTR13",
        "address": 1073779920,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 13",
        "fields": [
            {
                "name": "DOUT13",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779924": {
        "name": "MDIOS_DOUTR14",
        "address": 1073779924,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 14",
        "fields": [
            {
                "name": "DOUT14",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779928": {
        "name": "MDIOS_DOUTR15",
        "address": 1073779928,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 15",
        "fields": [
            {
                "name": "DOUT15",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779932": {
        "name": "MDIOS_DOUTR16",
        "address": 1073779932,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 16",
        "fields": [
            {
                "name": "DOUT16",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779936": {
        "name": "MDIOS_DOUTR17",
        "address": 1073779936,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 17",
        "fields": [
            {
                "name": "DOUT17",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779940": {
        "name": "MDIOS_DOUTR18",
        "address": 1073779940,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 18",
        "fields": [
            {
                "name": "DOUT18",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779944": {
        "name": "MDIOS_DOUTR19",
        "address": 1073779944,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 19",
        "fields": [
            {
                "name": "DOUT19",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779948": {
        "name": "MDIOS_DOUTR20",
        "address": 1073779948,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 20",
        "fields": [
            {
                "name": "DOUT20",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779952": {
        "name": "MDIOS_DOUTR21",
        "address": 1073779952,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 21",
        "fields": [
            {
                "name": "DOUT21",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779956": {
        "name": "MDIOS_DOUTR22",
        "address": 1073779956,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 22",
        "fields": [
            {
                "name": "DOUT22",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779960": {
        "name": "MDIOS_DOUTR23",
        "address": 1073779960,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 23",
        "fields": [
            {
                "name": "DOUT23",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779964": {
        "name": "MDIOS_DOUTR24",
        "address": 1073779964,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 24",
        "fields": [
            {
                "name": "DOUT24",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779968": {
        "name": "MDIOS_DOUTR25",
        "address": 1073779968,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 25",
        "fields": [
            {
                "name": "DOUT25",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779972": {
        "name": "MDIOS_DOUTR26",
        "address": 1073779972,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 26",
        "fields": [
            {
                "name": "DOUT26",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779976": {
        "name": "MDIOS_DOUTR27",
        "address": 1073779976,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 27",
        "fields": [
            {
                "name": "DOUT27",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779980": {
        "name": "MDIOS_DOUTR28",
        "address": 1073779980,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 28",
        "fields": [
            {
                "name": "DOUT28",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779984": {
        "name": "MDIOS_DOUTR29",
        "address": 1073779984,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 29",
        "fields": [
            {
                "name": "DOUT29",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779988": {
        "name": "MDIOS_DOUTR30",
        "address": 1073779988,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 30",
        "fields": [
            {
                "name": "DOUT30",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1073779992": {
        "name": "MDIOS_DOUTR31",
        "address": 1073779992,
        "size": 32,
        "access": "read-write",
        "desc": "MDIOS output data register 31",
        "fields": [
            {
                "name": "DOUT31",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Output data sent to MDIO Master during\n              read frames"
            }
        ]
    },
    "1375731712": {
        "name": "MDMA_GISR0",
        "address": 1375731712,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Global Interrupt/Status\n          Register",
        "fields": [
            {
                "name": "GIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            },
            {
                "name": "GIF15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Channel x global interrupt flag (x=...)\n              This bit is set and reset by hardware. It is a\n              logical OR of all the Channel x interrupt flags\n              (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in\n              the interrupt mask register (CTCIEx, BTIEx, BRTIEx,\n              TEIEx)"
            }
        ]
    },
    "1375731776": {
        "name": "MDMA_C0ISR",
        "address": 1375731776,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375731780": {
        "name": "MDMA_C0IFCR",
        "address": 1375731780,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF0",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF0",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF0",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375731784": {
        "name": "MDMA_C0ESR",
        "address": 1375731784,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375731788": {
        "name": "MDMA_C0CR",
        "address": 1375731788,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375731792": {
        "name": "MDMA_C0TCR",
        "address": 1375731792,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375731796": {
        "name": "MDMA_C0BNDTR",
        "address": 1375731796,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375731800": {
        "name": "MDMA_C0SAR",
        "address": 1375731800,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375731804": {
        "name": "MDMA_C0DAR",
        "address": 1375731804,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375731808": {
        "name": "MDMA_C0BRUR",
        "address": 1375731808,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375731812": {
        "name": "MDMA_C0LAR",
        "address": 1375731812,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375731816": {
        "name": "MDMA_C0TBR",
        "address": 1375731816,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375731824": {
        "name": "MDMA_C0MAR",
        "address": 1375731824,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375731828": {
        "name": "MDMA_C0MDR",
        "address": 1375731828,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375731840": {
        "name": "MDMA_C1ISR",
        "address": 1375731840,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375731844": {
        "name": "MDMA_C1IFCR",
        "address": 1375731844,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF1",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375731848": {
        "name": "MDMA_C1ESR",
        "address": 1375731848,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375731852": {
        "name": "MDMA_C1CR",
        "address": 1375731852,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375731856": {
        "name": "MDMA_C1TCR",
        "address": 1375731856,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375731860": {
        "name": "MDMA_C1BNDTR",
        "address": 1375731860,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375731864": {
        "name": "MDMA_C1SAR",
        "address": 1375731864,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375731868": {
        "name": "MDMA_C1DAR",
        "address": 1375731868,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375731872": {
        "name": "MDMA_C1BRUR",
        "address": 1375731872,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375731876": {
        "name": "MDMA_C1LAR",
        "address": 1375731876,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375731880": {
        "name": "MDMA_C1TBR",
        "address": 1375731880,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375731888": {
        "name": "MDMA_C1MAR",
        "address": 1375731888,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375731892": {
        "name": "MDMA_C1MDR",
        "address": 1375731892,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375731904": {
        "name": "MDMA_C2ISR",
        "address": 1375731904,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375731908": {
        "name": "MDMA_C2IFCR",
        "address": 1375731908,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375731912": {
        "name": "MDMA_C2ESR",
        "address": 1375731912,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375731916": {
        "name": "MDMA_C2CR",
        "address": 1375731916,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375731920": {
        "name": "MDMA_C2TCR",
        "address": 1375731920,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375731924": {
        "name": "MDMA_C2BNDTR",
        "address": 1375731924,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375731928": {
        "name": "MDMA_C2SAR",
        "address": 1375731928,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375731932": {
        "name": "MDMA_C2DAR",
        "address": 1375731932,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375731936": {
        "name": "MDMA_C2BRUR",
        "address": 1375731936,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375731940": {
        "name": "MDMA_C2LAR",
        "address": 1375731940,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375731944": {
        "name": "MDMA_C2TBR",
        "address": 1375731944,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375731952": {
        "name": "MDMA_C2MAR",
        "address": 1375731952,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375731956": {
        "name": "MDMA_C2MDR",
        "address": 1375731956,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375731968": {
        "name": "MDMA_C3ISR",
        "address": 1375731968,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF3",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375731972": {
        "name": "MDMA_C3IFCR",
        "address": 1375731972,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF3",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF3",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF3",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375731976": {
        "name": "MDMA_C3ESR",
        "address": 1375731976,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375731980": {
        "name": "MDMA_C3CR",
        "address": 1375731980,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375731984": {
        "name": "MDMA_C3TCR",
        "address": 1375731984,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375731988": {
        "name": "MDMA_C3BNDTR",
        "address": 1375731988,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375731992": {
        "name": "MDMA_C3SAR",
        "address": 1375731992,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375731996": {
        "name": "MDMA_C3DAR",
        "address": 1375731996,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732000": {
        "name": "MDMA_C3BRUR",
        "address": 1375732000,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732004": {
        "name": "MDMA_C3LAR",
        "address": 1375732004,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732008": {
        "name": "MDMA_C3TBR",
        "address": 1375732008,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732016": {
        "name": "MDMA_C3MAR",
        "address": 1375732016,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732020": {
        "name": "MDMA_C3MDR",
        "address": 1375732020,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732032": {
        "name": "MDMA_C4ISR",
        "address": 1375732032,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA4",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732036": {
        "name": "MDMA_C4IFCR",
        "address": 1375732036,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF4",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF4",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF4",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732040": {
        "name": "MDMA_C4ESR",
        "address": 1375732040,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732044": {
        "name": "MDMA_C4CR",
        "address": 1375732044,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732048": {
        "name": "MDMA_C4TCR",
        "address": 1375732048,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732052": {
        "name": "MDMA_C4BNDTR",
        "address": 1375732052,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732056": {
        "name": "MDMA_C4SAR",
        "address": 1375732056,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732060": {
        "name": "MDMA_C4DAR",
        "address": 1375732060,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732064": {
        "name": "MDMA_C4BRUR",
        "address": 1375732064,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732068": {
        "name": "MDMA_C4LAR",
        "address": 1375732068,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732072": {
        "name": "MDMA_C4TBR",
        "address": 1375732072,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732080": {
        "name": "MDMA_C4MAR",
        "address": 1375732080,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732084": {
        "name": "MDMA_C4MDR",
        "address": 1375732084,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732096": {
        "name": "MDMA_C5ISR",
        "address": 1375732096,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF5",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732100": {
        "name": "MDMA_C5IFCR",
        "address": 1375732100,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF5",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF5",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF5",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732104": {
        "name": "MDMA_C5ESR",
        "address": 1375732104,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732108": {
        "name": "MDMA_C5CR",
        "address": 1375732108,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732112": {
        "name": "MDMA_C5TCR",
        "address": 1375732112,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732116": {
        "name": "MDMA_C5BNDTR",
        "address": 1375732116,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732120": {
        "name": "MDMA_C5SAR",
        "address": 1375732120,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732124": {
        "name": "MDMA_C5DAR",
        "address": 1375732124,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732128": {
        "name": "MDMA_C5BRUR",
        "address": 1375732128,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732132": {
        "name": "MDMA_C5LAR",
        "address": 1375732132,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732136": {
        "name": "MDMA_C5TBR",
        "address": 1375732136,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732144": {
        "name": "MDMA_C5MAR",
        "address": 1375732144,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732148": {
        "name": "MDMA_C5MDR",
        "address": 1375732148,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732160": {
        "name": "MDMA_C6ISR",
        "address": 1375732160,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF6",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF6",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF6",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF6",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF6",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA6",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732164": {
        "name": "MDMA_C6IFCR",
        "address": 1375732164,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF6",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF6",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF6",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF6",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF6",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732168": {
        "name": "MDMA_C6ESR",
        "address": 1375732168,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732172": {
        "name": "MDMA_C6CR",
        "address": 1375732172,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732176": {
        "name": "MDMA_C6TCR",
        "address": 1375732176,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732180": {
        "name": "MDMA_C6BNDTR",
        "address": 1375732180,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0"
            }
        ]
    },
    "1375732184": {
        "name": "MDMA_C6SAR",
        "address": 1375732184,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732188": {
        "name": "MDMA_C6DAR",
        "address": 1375732188,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732192": {
        "name": "MDMA_C6BRUR",
        "address": 1375732192,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732196": {
        "name": "MDMA_C6LAR",
        "address": 1375732196,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732200": {
        "name": "MDMA_C6TBR",
        "address": 1375732200,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732208": {
        "name": "MDMA_C6MAR",
        "address": 1375732208,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732212": {
        "name": "MDMA_C6MDR",
        "address": 1375732212,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732224": {
        "name": "MDMA_C7ISR",
        "address": 1375732224,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF7",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF7",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF7",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA7",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732228": {
        "name": "MDMA_C7IFCR",
        "address": 1375732228,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF7",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF7",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF7",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732232": {
        "name": "MDMA_C7ESR",
        "address": 1375732232,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732236": {
        "name": "MDMA_C7CR",
        "address": 1375732236,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732240": {
        "name": "MDMA_C7TCR",
        "address": 1375732240,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732244": {
        "name": "MDMA_C7BNDTR",
        "address": 1375732244,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732248": {
        "name": "MDMA_C7SAR",
        "address": 1375732248,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732252": {
        "name": "MDMA_C7DAR",
        "address": 1375732252,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732256": {
        "name": "MDMA_C7BRUR",
        "address": 1375732256,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732260": {
        "name": "MDMA_C7LAR",
        "address": 1375732260,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732264": {
        "name": "MDMA_C7TBR",
        "address": 1375732264,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732272": {
        "name": "MDMA_C7MAR",
        "address": 1375732272,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732276": {
        "name": "MDMA_C7MDR",
        "address": 1375732276,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732288": {
        "name": "MDMA_C8ISR",
        "address": 1375732288,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF8",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF8",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF8",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF8",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF8",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA8",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732292": {
        "name": "MDMA_C8IFCR",
        "address": 1375732292,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF8",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF8",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF8",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF8",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF8",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732296": {
        "name": "MDMA_C8ESR",
        "address": 1375732296,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732300": {
        "name": "MDMA_C8CR",
        "address": 1375732300,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732304": {
        "name": "MDMA_C8TCR",
        "address": 1375732304,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732308": {
        "name": "MDMA_C8BNDTR",
        "address": 1375732308,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732312": {
        "name": "MDMA_C8SAR",
        "address": 1375732312,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732316": {
        "name": "MDMA_C8DAR",
        "address": 1375732316,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732320": {
        "name": "MDMA_C8BRUR",
        "address": 1375732320,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732324": {
        "name": "MDMA_C8LAR",
        "address": 1375732324,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732328": {
        "name": "MDMA_C8TBR",
        "address": 1375732328,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732336": {
        "name": "MDMA_C8MAR",
        "address": 1375732336,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732340": {
        "name": "MDMA_C8MDR",
        "address": 1375732340,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732352": {
        "name": "MDMA_C9ISR",
        "address": 1375732352,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF9",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF9",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF9",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF9",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF9",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA9",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732356": {
        "name": "MDMA_C9IFCR",
        "address": 1375732356,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF9",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF9",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF9",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF9",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF9",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732360": {
        "name": "MDMA_C9ESR",
        "address": 1375732360,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732364": {
        "name": "MDMA_C9CR",
        "address": 1375732364,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732368": {
        "name": "MDMA_C9TCR",
        "address": 1375732368,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732372": {
        "name": "MDMA_C9BNDTR",
        "address": 1375732372,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732376": {
        "name": "MDMA_C9SAR",
        "address": 1375732376,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732380": {
        "name": "MDMA_C9DAR",
        "address": 1375732380,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732384": {
        "name": "MDMA_C9BRUR",
        "address": 1375732384,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732388": {
        "name": "MDMA_C9LAR",
        "address": 1375732388,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732392": {
        "name": "MDMA_C9TBR",
        "address": 1375732392,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732400": {
        "name": "MDMA_C9MAR",
        "address": 1375732400,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732404": {
        "name": "MDMA_C9MDR",
        "address": 1375732404,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732416": {
        "name": "MDMA_C10ISR",
        "address": 1375732416,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF10",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF10",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF10",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF10",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF10",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA10",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732420": {
        "name": "MDMA_C10IFCR",
        "address": 1375732420,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF10",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF10",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF10",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF10",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF10",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732424": {
        "name": "MDMA_C10ESR",
        "address": 1375732424,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732428": {
        "name": "MDMA_C10CR",
        "address": 1375732428,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732432": {
        "name": "MDMA_C10TCR",
        "address": 1375732432,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732436": {
        "name": "MDMA_C10BNDTR",
        "address": 1375732436,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732440": {
        "name": "MDMA_C10SAR",
        "address": 1375732440,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732444": {
        "name": "MDMA_C10DAR",
        "address": 1375732444,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732448": {
        "name": "MDMA_C10BRUR",
        "address": 1375732448,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732452": {
        "name": "MDMA_C10LAR",
        "address": 1375732452,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732456": {
        "name": "MDMA_C10TBR",
        "address": 1375732456,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732464": {
        "name": "MDMA_C10MAR",
        "address": 1375732464,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732468": {
        "name": "MDMA_C10MDR",
        "address": 1375732468,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732480": {
        "name": "MDMA_C11ISR",
        "address": 1375732480,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF11",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF11",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF11",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF11",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF11",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA11",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732484": {
        "name": "MDMA_C11IFCR",
        "address": 1375732484,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF11",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF11",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF11",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF11",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF11",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732488": {
        "name": "MDMA_C11ESR",
        "address": 1375732488,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732492": {
        "name": "MDMA_C11CR",
        "address": 1375732492,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732496": {
        "name": "MDMA_C11TCR",
        "address": 1375732496,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732500": {
        "name": "MDMA_C11BNDTR",
        "address": 1375732500,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732504": {
        "name": "MDMA_C11SAR",
        "address": 1375732504,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732508": {
        "name": "MDMA_C11DAR",
        "address": 1375732508,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732512": {
        "name": "MDMA_C11BRUR",
        "address": 1375732512,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732516": {
        "name": "MDMA_C11LAR",
        "address": 1375732516,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732520": {
        "name": "MDMA_C11TBR",
        "address": 1375732520,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732528": {
        "name": "MDMA_C11MAR",
        "address": 1375732528,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732532": {
        "name": "MDMA_C11MDR",
        "address": 1375732532,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732544": {
        "name": "MDMA_C12ISR",
        "address": 1375732544,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF12",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF12",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF12",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF12",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF12",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA12",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732548": {
        "name": "MDMA_C12IFCR",
        "address": 1375732548,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF12",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF12",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF12",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF12",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF12",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732552": {
        "name": "MDMA_C12ESR",
        "address": 1375732552,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732556": {
        "name": "MDMA_C12CR",
        "address": 1375732556,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732560": {
        "name": "MDMA_C12TCR",
        "address": 1375732560,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732564": {
        "name": "MDMA_C12BNDTR",
        "address": 1375732564,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732568": {
        "name": "MDMA_C12SAR",
        "address": 1375732568,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732572": {
        "name": "MDMA_C12DAR",
        "address": 1375732572,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732576": {
        "name": "MDMA_C12BRUR",
        "address": 1375732576,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732580": {
        "name": "MDMA_C12LAR",
        "address": 1375732580,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732584": {
        "name": "MDMA_C12TBR",
        "address": 1375732584,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732592": {
        "name": "MDMA_C12MAR",
        "address": 1375732592,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732596": {
        "name": "MDMA_C12MDR",
        "address": 1375732596,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732608": {
        "name": "MDMA_C13ISR",
        "address": 1375732608,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF13",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF13",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF13",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF13",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF13",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA13",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732612": {
        "name": "MDMA_C13IFCR",
        "address": 1375732612,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF13",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF13",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF13",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF13",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF13",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732616": {
        "name": "MDMA_C13ESR",
        "address": 1375732616,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732620": {
        "name": "MDMA_C13CR",
        "address": 1375732620,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732624": {
        "name": "MDMA_C13TCR",
        "address": 1375732624,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732628": {
        "name": "MDMA_C13BNDTR",
        "address": 1375732628,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732632": {
        "name": "MDMA_C13SAR",
        "address": 1375732632,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732636": {
        "name": "MDMA_C13DAR",
        "address": 1375732636,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732640": {
        "name": "MDMA_C13BRUR",
        "address": 1375732640,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732644": {
        "name": "MDMA_C13LAR",
        "address": 1375732644,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732648": {
        "name": "MDMA_C13TBR",
        "address": 1375732648,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732656": {
        "name": "MDMA_C13MAR",
        "address": 1375732656,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732660": {
        "name": "MDMA_C13MDR",
        "address": 1375732660,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732672": {
        "name": "MDMA_C14ISR",
        "address": 1375732672,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF14",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF14",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF14",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF14",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF14",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA14",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732676": {
        "name": "MDMA_C14IFCR",
        "address": 1375732676,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF14",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF14",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF14",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF14",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF14",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732680": {
        "name": "MDMA_C14ESR",
        "address": 1375732680,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732684": {
        "name": "MDMA_C14CR",
        "address": 1375732684,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732688": {
        "name": "MDMA_C14TCR",
        "address": 1375732688,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732692": {
        "name": "MDMA_C14BNDTR",
        "address": 1375732692,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732696": {
        "name": "MDMA_C14SAR",
        "address": 1375732696,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732700": {
        "name": "MDMA_C14DAR",
        "address": 1375732700,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732704": {
        "name": "MDMA_C14BRUR",
        "address": 1375732704,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732708": {
        "name": "MDMA_C14LAR",
        "address": 1375732708,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732712": {
        "name": "MDMA_C14TBR",
        "address": 1375732712,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732720": {
        "name": "MDMA_C14MAR",
        "address": 1375732720,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732724": {
        "name": "MDMA_C14MDR",
        "address": 1375732724,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375732736": {
        "name": "MDMA_C15ISR",
        "address": 1375732736,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA channel x interrupt/status\n          register",
        "fields": [
            {
                "name": "TEIF15",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x transfer error interrupt flag\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCRy register."
            },
            {
                "name": "CTCIF15",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel x Channel Transfer Complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register. CTC is set when the\n              last block was transferred and the channel has been\n              automatically disabled. CTC is also set when the\n              channel is suspended, as a result of writing EN bit\n              to 0."
            },
            {
                "name": "BRTIF15",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x block repeat transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "BTIF15",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x block transfer complete\n              interrupt flag This bit is set by hardware. It is\n              cleared by software writing 1 to the corresponding\n              bit in the DMA_IFCRy register."
            },
            {
                "name": "TCIF15",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "channel x buffer transfer\n              complete"
            },
            {
                "name": "CRQA15",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "channel x request active\n              flag"
            }
        ]
    },
    "1375732740": {
        "name": "MDMA_C15IFCR",
        "address": 1375732740,
        "size": 32,
        "access": "write-only",
        "desc": "MDMA channel x interrupt flag clear\n          register",
        "fields": [
            {
                "name": "CTEIF15",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel x clear transfer error interrupt\n              flag Writing a 1 into this bit clears TEIFx in the\n              MDMA_ISRy register"
            },
            {
                "name": "CCTCIF15",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear Channel transfer complete\n              interrupt flag for channel x Writing a 1 into this\n              bit clears CTCIFx in the MDMA_ISRy\n              register"
            },
            {
                "name": "CBRTIF15",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel x clear block repeat transfer\n              complete interrupt flag Writing a 1 into this bit\n              clears BRTIFx in the MDMA_ISRy register"
            },
            {
                "name": "CBTIF15",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Channel x Clear block transfer complete\n              interrupt flag Writing a 1 into this bit clears BTIFx\n              in the MDMA_ISRy register"
            },
            {
                "name": "CLTCIF15",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CLear buffer Transfer Complete Interrupt\n              Flag for channel x Writing a 1 into this bit clears\n              TCIFx in the MDMA_ISRy register"
            }
        ]
    },
    "1375732744": {
        "name": "MDMA_C15ESR",
        "address": 1375732744,
        "size": 32,
        "access": "read-only",
        "desc": "MDMA Channel x error status\n          register",
        "fields": [
            {
                "name": "TEA",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer Error Address These bits are\n              set and cleared by HW, in case of an MDMA data\n              transfer error. It is used in conjunction with TED.\n              This field indicates the 7 LSBits of the address\n              which generated a transfer/access error. It may be\n              used by SW to retrieve the failing address, by adding\n              this value (truncated to the buffer transfer length\n              size) to the current SAR/DAR value. Note: The SAR/DAR\n              current value doesnt reflect this last address due to\n              the FIFO management system. The SAR/DAR are only\n              updated at the end of a (buffer) transfer (of TLEN+1\n              bytes). Note: It is not set in case of a link data\n              error."
            },
            {
                "name": "TED",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Error Direction These bit is\n              set and cleared by HW, in case of an MDMA data\n              transfer error."
            },
            {
                "name": "TELD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transfer Error Link Data These bit is\n              set by HW, in case of a transfer error while reading\n              the block link data structure. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "TEMD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transfer Error Mask Data These bit is\n              set by HW, in case of a transfer error while writing\n              the Mask Data. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "ASE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Address/Size Error These bit is set by\n              HW, when the programmed address is not aligned with\n              the data size. TED will indicate whether the problem\n              is on the source or destination. It is cleared by\n              software writing 1 to the CTEIFx bit in the DMA_IFCRy\n              register."
            },
            {
                "name": "BSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Block Size Error These bit is set by HW,\n              when the block size is not an integer multiple of the\n              data size either for source or destination. TED will\n              indicate whether the problem is on the source or\n              destination. It is cleared by software writing 1 to\n              the CTEIFx bit in the DMA_IFCRy\n              register."
            }
        ]
    },
    "1375732748": {
        "name": "MDMA_C15CR",
        "address": 1375732748,
        "size": 32,
        "access": "",
        "desc": "This register is used to control the\n          concerned channel.",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "channel enable"
            },
            {
                "name": "TEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer error interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "CTCIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "BRTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Block Repeat transfer interrupt enable\n              This bit is set and cleared by\n              software."
            },
            {
                "name": "BTIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Block Transfer interrupt enable This bit\n              is set and cleared by software."
            },
            {
                "name": "TCIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "buffer Transfer Complete interrupt\n              enable This bit is set and cleared by\n              software."
            },
            {
                "name": "PL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Priority level These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0."
            },
            {
                "name": "BEX",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "byte Endianness exchange"
            },
            {
                "name": "HEX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Half word Endianes\n              exchange"
            },
            {
                "name": "WEX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Word Endianness exchange"
            },
            {
                "name": "SWRQ",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SW ReQuest Writing a 1 into this bit\n              sets the CRQAx in MDMA_ISRy register, activating the\n              request on Channel x Note: Either the whole CxCR\n              register or the 8-bit/16-bit register @ Address\n              offset: 0x4E + 0x40 chn may be used for SWRQ\n              activation. In case of a SW request, acknowledge is\n              not generated (neither HW signal, nor CxMAR write\n              access)."
            }
        ]
    },
    "1375732752": {
        "name": "MDMA_C15TCR",
        "address": 1375732752,
        "size": 32,
        "access": "read-write",
        "desc": "This register is used to configure the\n          concerned channel.",
        "fields": [
            {
                "name": "SINC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Source increment mode These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0 Note: When source is\n              AHB (SBUS=1), SINC = 00 is forbidden. In Linked List\n              Mode, at the end of a block (single or last block in\n              repeated block transfer mode), this register will be\n              loaded from memory (from address given by current\n              LAR[31:0] + 0x00)."
            },
            {
                "name": "DINC",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Destination increment mode These bits\n              are set and cleared by software. These bits are\n              protected and can be written only if EN is 0 Note:\n              When destination is AHB (DBUS=1), DINC = 00 is\n              forbidden."
            },
            {
                "name": "SSIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Source data size These bits are set and\n              cleared by software. These bits are protected and can\n              be written only if EN is 0 Note: If a value of 11 is\n              programmed for the TCM access/AHB port, a transfer\n              error will occur (TEIF bit set) If SINCOS &lt;\n              SSIZE and SINC &#8800; 00, the result will be\n              unpredictable. Note: SSIZE = 11 (double-word) is\n              forbidden when source is TCM/AHB bus\n              (SBUS=1)."
            },
            {
                "name": "DSIZE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Destination data size These bits are set\n              and cleared by software. These bits are protected and\n              can be written only if EN is 0. Note: If a value of\n              11 is programmed for the TCM access/AHB port, a\n              transfer error will occur (TEIF bit set) If DINCOS\n              &lt; DSIZE and DINC &#8800; 00, the result\n              will be unpredictable. Note: DSIZE = 11 (double-word)\n              is forbidden when destination is TCM/AHB bus\n              (DBUS=1)."
            },
            {
                "name": "SINCOS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "source increment offset\n              size"
            },
            {
                "name": "DINCOS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Destination increment\n              offset"
            },
            {
                "name": "SBURST",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "source burst transfer\n              configuration"
            },
            {
                "name": "DBURST",
                "bitOffset": 15,
                "bitWidth": 3,
                "desc": "Destination burst transfer\n              configuration"
            },
            {
                "name": "TLEN",
                "bitOffset": 18,
                "bitWidth": 7,
                "desc": "buffer transfer lengh"
            },
            {
                "name": "PKE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PacK Enable These bit is set and cleared\n              by software. If the Source Size is smaller than the\n              destination, it will be padded according to the PAM\n              value. If the Source data size is larger than the\n              destination one, it will be truncated. The alignment\n              will be done according to the PAM[0] value. This bit\n              is protected and can be written only if EN is\n              0"
            },
            {
                "name": "PAM",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Padding/Alignement Mode These bits are\n              set and cleared by software. Case 1: Source data size\n              smaller than destination data size - 3 options are\n              valid. Case 2: Source data size larger than\n              destination data size. The remainder part is\n              discarded. When PKE = 1 or DSIZE=SSIZE, these bits\n              are ignored. These bits are protected and can be\n              written only if EN is 0"
            },
            {
                "name": "TRGM",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Trigger Mode These bits are set and\n              cleared by software. Note: If TRGM is 11 for the\n              current block, all the values loaded at the end of\n              the current block through the linked list mechanism\n              must keep the same value (TRGM=11) and the same SWRM\n              value, otherwise the result is undefined. These bits\n              are protected and can be written only if EN is\n              0."
            },
            {
                "name": "SWRM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SW Request Mode This bit is set and\n              cleared by software. If a HW or SW request is\n              currently active, the bit change will be delayed\n              until the current transfer is completed. If the CxMAR\n              contains a valid address, the CxMDR value will also\n              be written @ CxMAR address. This bit is protected and\n              can be written only if EN is 0."
            },
            {
                "name": "BWM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Bufferable Write Mode This bit is set\n              and cleared by software. This bit is protected and\n              can be written only if EN is 0. Note: All MDMA\n              destination accesses are non-cacheable."
            }
        ]
    },
    "1375732756": {
        "name": "MDMA_C15BNDTR",
        "address": 1375732756,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA Channel x block number of data\n          register",
        "fields": [
            {
                "name": "BNDT",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "block number of data to\n              transfer"
            },
            {
                "name": "BRSUM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Block Repeat Source address Update Mode\n              These bits are protected and can be written only if\n              EN is 0."
            },
            {
                "name": "BRDUM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Block Repeat Destination address Update\n              Mode These bits are protected and can be written only\n              if EN is 0."
            },
            {
                "name": "BRC",
                "bitOffset": 20,
                "bitWidth": 12,
                "desc": "Block Repeat Count This field contains\n              the number of repetitions of the current block (0 to\n              4095). When the channel is enabled, this register is\n              read-only, indicating the remaining number of blocks,\n              excluding the current one. This register decrements\n              after each complete block transfer. Once the last\n              block transfer has completed, this register can\n              either stay at zero or be reloaded automatically from\n              memory (in Linked List mode - i.e. Link Address\n              valid). These bits are protected and can be written\n              only if EN is 0."
            }
        ]
    },
    "1375732760": {
        "name": "MDMA_C15SAR",
        "address": 1375732760,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x source address\n          register",
        "fields": [
            {
                "name": "SAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "source adr base"
            }
        ]
    },
    "1375732764": {
        "name": "MDMA_C15DAR",
        "address": 1375732764,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x destination address\n          register",
        "fields": [
            {
                "name": "DAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Destination adr base"
            }
        ]
    },
    "1375732768": {
        "name": "MDMA_C15BRUR",
        "address": 1375732768,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Block Repeat address Update\n          register",
        "fields": [
            {
                "name": "SUV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "source adresse update\n              value"
            },
            {
                "name": "DUV",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "destination address update"
            }
        ]
    },
    "1375732772": {
        "name": "MDMA_C15LAR",
        "address": 1375732772,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Link Address\n          register",
        "fields": [
            {
                "name": "LAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Link address register"
            }
        ]
    },
    "1375732776": {
        "name": "MDMA_C15TBR",
        "address": 1375732776,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Trigger and Bus selection\n          Register",
        "fields": [
            {
                "name": "TSEL",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trigger selection"
            },
            {
                "name": "SBUS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Source BUS select This bit is protected\n              and can be written only if EN is 0."
            },
            {
                "name": "DBUS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Destination BUS slect This bit is\n              protected and can be written only if EN is\n              0."
            }
        ]
    },
    "1375732784": {
        "name": "MDMA_C15MAR",
        "address": 1375732784,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask address\n          register",
        "fields": [
            {
                "name": "MAR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask address"
            }
        ]
    },
    "1375732788": {
        "name": "MDMA_C15MDR",
        "address": 1375732788,
        "size": 32,
        "access": "read-write",
        "desc": "MDMA channel x Mask Data\n          register",
        "fields": [
            {
                "name": "MDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Mask data"
            }
        ]
    },
    "1375752192": {
        "name": "CR",
        "address": 1375752192,
        "size": 32,
        "access": "read-write",
        "desc": "control register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable"
            },
            {
                "name": "ABORT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Abort request"
            },
            {
                "name": "DMAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "TCEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout counter enable"
            },
            {
                "name": "DQM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Dual-quad mode"
            },
            {
                "name": "FSEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "FLASH memory selection"
            },
            {
                "name": "FTHRES",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "IFO threshold level"
            },
            {
                "name": "TEIE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer error interrupt\n              enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Transfer complete interrupt\n              enable"
            },
            {
                "name": "FTIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "FIFO threshold interrupt\n              enable"
            },
            {
                "name": "SMIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Status match interrupt\n              enable"
            },
            {
                "name": "TOIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "TimeOut interrupt enable"
            },
            {
                "name": "APMS",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Automatic poll mode stop"
            },
            {
                "name": "PMM",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Polling match mode"
            },
            {
                "name": "FMODE",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Functional mode"
            }
        ]
    },
    "1375752200": {
        "name": "DCR1",
        "address": 1375752200,
        "size": 32,
        "access": "read-write",
        "desc": "device configuration register",
        "fields": [
            {
                "name": "CKMODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Mode 0 / mode 3"
            },
            {
                "name": "FRCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Free running clock"
            },
            {
                "name": "DLYBYP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Delay block bypass"
            },
            {
                "name": "CSHT",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "Chip-select high time"
            },
            {
                "name": "DEVSIZE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Device size"
            },
            {
                "name": "MTYP",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Memory type"
            }
        ]
    },
    "1375752204": {
        "name": "DCR2",
        "address": 1375752204,
        "size": 32,
        "access": "read-write",
        "desc": "device configuration register\n          2",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Clock prescaler"
            },
            {
                "name": "WRAPSIZE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Wrap size"
            }
        ]
    },
    "1375752208": {
        "name": "DCR3",
        "address": 1375752208,
        "size": 32,
        "access": "read-write",
        "desc": "device configuration register\n          3",
        "fields": [
            {
                "name": "MAXTRAN",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Maximum transfer"
            },
            {
                "name": "CSBOUND",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "CS boundary"
            }
        ]
    },
    "1375752212": {
        "name": "DCR4",
        "address": 1375752212,
        "size": 32,
        "access": "read-write",
        "desc": "DCR4",
        "fields": [
            {
                "name": "REFRESH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Refresh rate"
            }
        ]
    },
    "1375752224": {
        "name": "SR",
        "address": 1375752224,
        "size": 32,
        "access": "read-only",
        "desc": "status register",
        "fields": [
            {
                "name": "TEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer error flag"
            },
            {
                "name": "TCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transfer complete\n              flag"
            },
            {
                "name": "FTF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Threshold flag"
            },
            {
                "name": "SMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Status match flag"
            },
            {
                "name": "TOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Timeout flag"
            },
            {
                "name": "BUSY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Busy"
            },
            {
                "name": "FLEVEL",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "FIFO level"
            }
        ]
    },
    "1375752228": {
        "name": "FCR",
        "address": 1375752228,
        "size": 32,
        "access": "write-only",
        "desc": "flag clear register",
        "fields": [
            {
                "name": "CTEF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear transfer error flag"
            },
            {
                "name": "CTCF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transfer complete\n              flag"
            },
            {
                "name": "CSMF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear status match flag"
            },
            {
                "name": "CTOF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear timeout flag"
            }
        ]
    },
    "1375752256": {
        "name": "DLR",
        "address": 1375752256,
        "size": 32,
        "access": "read-write",
        "desc": "data length register",
        "fields": [
            {
                "name": "DL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data length"
            }
        ]
    },
    "1375752264": {
        "name": "AR",
        "address": 1375752264,
        "size": 32,
        "access": "read-write",
        "desc": "address register",
        "fields": [
            {
                "name": "ADRESS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Adress"
            }
        ]
    },
    "1375752272": {
        "name": "DR",
        "address": 1375752272,
        "size": 32,
        "access": "read-write",
        "desc": "data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data"
            }
        ]
    },
    "1375752320": {
        "name": "PSMKR",
        "address": 1375752320,
        "size": 32,
        "access": "read-write",
        "desc": "polling status mask register",
        "fields": [
            {
                "name": "MASK",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Status mask"
            }
        ]
    },
    "1375752328": {
        "name": "PSMAR",
        "address": 1375752328,
        "size": 32,
        "access": "read-write",
        "desc": "polling status match register",
        "fields": [
            {
                "name": "MATCH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Match"
            }
        ]
    },
    "1375752336": {
        "name": "PIR",
        "address": 1375752336,
        "size": 32,
        "access": "read-write",
        "desc": "OCTOSPI polling interval\n          register",
        "fields": [
            {
                "name": "INTERVAL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Polling interval"
            }
        ]
    },
    "1375752448": {
        "name": "CCR",
        "address": 1375752448,
        "size": 32,
        "access": "read-write",
        "desc": "polling interval register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer\n              rate"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer\n              rate"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate byte mode"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate bytes size"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable"
            },
            {
                "name": "SIOO",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Send instruction only once\n              mode"
            }
        ]
    },
    "1375752456": {
        "name": "TCR",
        "address": 1375752456,
        "size": 32,
        "access": "read-write",
        "desc": "communication configuration\n          register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles"
            },
            {
                "name": "DHQC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Delay hold quarter cycle"
            },
            {
                "name": "SSHIFT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Sample shift"
            }
        ]
    },
    "1375752464": {
        "name": "IR",
        "address": 1375752464,
        "size": 32,
        "access": "read-write",
        "desc": "timing configuration register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "INSTRUCTION"
            }
        ]
    },
    "1375752480": {
        "name": "ABR",
        "address": 1375752480,
        "size": 32,
        "access": "read-write",
        "desc": "instruction register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes"
            }
        ]
    },
    "1375752496": {
        "name": "LPTR",
        "address": 1375752496,
        "size": 32,
        "access": "read-write",
        "desc": "alternate bytes register",
        "fields": [
            {
                "name": "TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Timeout period"
            }
        ]
    },
    "1375752512": {
        "name": "WPCCR",
        "address": 1375752512,
        "size": 32,
        "access": "read-write",
        "desc": "low-power timeout register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer\n              rate"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer\n              rate"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate byte mode"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate bytes size"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "alternate bytes double transfer\n              rate"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQS enable"
            }
        ]
    },
    "1375752520": {
        "name": "WPTCR",
        "address": 1375752520,
        "size": 32,
        "access": "read-write",
        "desc": "wrap timing configuration\n          register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of dummy cycles"
            },
            {
                "name": "DHQC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Delay hold quarter cycle"
            },
            {
                "name": "SSHIFT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Sample shift"
            }
        ]
    },
    "1375752528": {
        "name": "WPIR",
        "address": 1375752528,
        "size": 32,
        "access": "read-write",
        "desc": "wrap instruction register",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "INSTRUCTION"
            }
        ]
    },
    "1375752544": {
        "name": "WPABR",
        "address": 1375752544,
        "size": 32,
        "access": "read-write",
        "desc": "wrap alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes"
            }
        ]
    },
    "1375752576": {
        "name": "WCCR",
        "address": 1375752576,
        "size": 32,
        "access": "read-write",
        "desc": "write communication configuration\n          register",
        "fields": [
            {
                "name": "IMODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Instruction mode"
            },
            {
                "name": "IDTR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Instruction double transfer\n              rate"
            },
            {
                "name": "ISIZE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Instruction size"
            },
            {
                "name": "ADMODE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Address mode"
            },
            {
                "name": "ADDTR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Address double transfer\n              rate"
            },
            {
                "name": "ADSIZE",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Address size"
            },
            {
                "name": "ABMODE",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Alternate-byte mode"
            },
            {
                "name": "ABDTR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Alternate bytes double transfer\n              rate"
            },
            {
                "name": "ABSIZE",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Alternate bytes size"
            },
            {
                "name": "DMODE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Data mode"
            },
            {
                "name": "DDTR",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "DDTR"
            },
            {
                "name": "DQSE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DQSE"
            }
        ]
    },
    "1375752584": {
        "name": "WTCR",
        "address": 1375752584,
        "size": 32,
        "access": "read-write",
        "desc": "write timing configuration\n          register",
        "fields": [
            {
                "name": "DCYC",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DCYC"
            }
        ]
    },
    "1375752592": {
        "name": "WIR",
        "address": 1375752592,
        "size": 32,
        "access": "",
        "desc": "OCTOSPI write instruction register ",
        "fields": [
            {
                "name": "INSTRUCTION",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Instruction\nInstruction to be sent to the external SPI device"
            }
        ]
    },
    "1375752608": {
        "name": "WABR",
        "address": 1375752608,
        "size": 32,
        "access": "read-write",
        "desc": "write alternate bytes register",
        "fields": [
            {
                "name": "ALTERNATE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Alternate bytes"
            }
        ]
    },
    "1375752704": {
        "name": "HLCR",
        "address": 1375752704,
        "size": 32,
        "access": "read-write",
        "desc": "HyperBusTM latency configuration\n          register",
        "fields": [
            {
                "name": "LM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Latency mode"
            },
            {
                "name": "WZL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write zero latency"
            },
            {
                "name": "TACC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Access time"
            },
            {
                "name": "TRWR",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Read write recovery time"
            }
        ]
    },
    "1073778688": {
        "name": "OPAMP1_CSR",
        "address": 1073778688,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier\n              Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Force internal reference on VP (reserved\n              for test"
            },
            {
                "name": "VP_SEL",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Operational amplifier PGA\n              mode"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Inverting input selection"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Operational amplifier high-speed\n              mode"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Calibration mode enabled"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Calibration selection"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "allows to switch from AOP offset trimmed\n              values to AOP offset"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "User trimming enable"
            },
            {
                "name": "TSTREF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "OPAMP calibration reference voltage\n              output control (reserved for test)"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Operational amplifier calibration\n              output"
            }
        ]
    },
    "1073778692": {
        "name": "OPAMP1_OTR",
        "address": 1073778692,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 offset trimming register in normal\n          mode",
        "fields": [
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1073778696": {
        "name": "OPAMP1_HSOTR",
        "address": 1073778696,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP1 offset trimming register in low-power\n          mode",
        "fields": [
            {
                "name": "TRIMLPOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMLPOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1073778704": {
        "name": "OPAMP2_CSR",
        "address": 1073778704,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 control/status register",
        "fields": [
            {
                "name": "OPAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Operational amplifier\n              Enable"
            },
            {
                "name": "FORCE_VP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Force internal reference on VP (reserved\n              for test)"
            },
            {
                "name": "VM_SEL",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Inverting input selection"
            },
            {
                "name": "OPAHSM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Operational amplifier high-speed\n              mode"
            },
            {
                "name": "CALON",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Calibration mode enabled"
            },
            {
                "name": "CALSEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Calibration selection"
            },
            {
                "name": "PGA_GAIN",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "Operational amplifier Programmable\n              amplifier gain value"
            },
            {
                "name": "USERTRIM",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "User trimming enable"
            },
            {
                "name": "TSTREF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "OPAMP calibration reference voltage\n              output control (reserved for test)"
            },
            {
                "name": "CALOUT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Operational amplifier calibration\n              output"
            }
        ]
    },
    "1073778708": {
        "name": "OPAMP2_OTR",
        "address": 1073778708,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 offset trimming register in normal\n          mode",
        "fields": [
            {
                "name": "TRIMOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1073778712": {
        "name": "OPAMP2_HSOTR",
        "address": 1073778712,
        "size": 32,
        "access": "read-write",
        "desc": "OPAMP2 offset trimming register in low-power\n          mode",
        "fields": [
            {
                "name": "TRIMLPOFFSETN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Trim for NMOS differential\n              pairs"
            },
            {
                "name": "TRIMLPOFFSETP",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "Trim for PMOS differential\n              pairs"
            }
        ]
    },
    "1074006016": {
        "name": "OTG_HS_DCFG",
        "address": 1074006016,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device configuration\n          register",
        "fields": [
            {
                "name": "DSPD",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Device speed"
            },
            {
                "name": "NZLSOHSK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Nonzero-length status OUT\n              handshake"
            },
            {
                "name": "DAD",
                "bitOffset": 4,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "PFIVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Periodic (micro)frame\n              interval"
            },
            {
                "name": "PERSCHIVL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Periodic scheduling\n              interval"
            }
        ]
    },
    "1074006020": {
        "name": "OTG_HS_DCTL",
        "address": 1074006020,
        "size": 50,
        "access": "",
        "desc": "OTG_HS device control register",
        "fields": [
            {
                "name": "RWUSIG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Remote wakeup signaling"
            },
            {
                "name": "SDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Soft disconnect"
            },
            {
                "name": "GINSTS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Global IN NAK status"
            },
            {
                "name": "GONSTS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Global OUT NAK status"
            },
            {
                "name": "TCTL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Test control"
            },
            {
                "name": "SGINAK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Set global IN NAK"
            },
            {
                "name": "CGINAK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear global IN NAK"
            },
            {
                "name": "SGONAK",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Set global OUT NAK"
            },
            {
                "name": "CGONAK",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clear global OUT NAK"
            },
            {
                "name": "POPRGDNE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Power-on programming done"
            }
        ]
    },
    "1074006024": {
        "name": "OTG_HS_DSTS",
        "address": 1074006024,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device status register",
        "fields": [
            {
                "name": "SUSPSTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Suspend status"
            },
            {
                "name": "ENUMSPD",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Enumerated speed"
            },
            {
                "name": "EERR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Erratic error"
            },
            {
                "name": "FNSOF",
                "bitOffset": 8,
                "bitWidth": 14,
                "desc": "Frame number of the received\n              SOF"
            }
        ]
    },
    "1074006032": {
        "name": "OTG_HS_DIEPMSK",
        "address": 1074006032,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint common interrupt\n          mask register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed interrupt\n              mask"
            },
            {
                "name": "EPDM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled interrupt\n              mask"
            },
            {
                "name": "TOM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition mask (nonisochronous\n              endpoints)"
            },
            {
                "name": "ITTXFEMSK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO empty\n              mask"
            },
            {
                "name": "INEPNMM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "IN token received with EP mismatch\n              mask"
            },
            {
                "name": "INEPNEM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective\n              mask"
            },
            {
                "name": "TXFURM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FIFO underrun mask"
            },
            {
                "name": "BIM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BNA interrupt mask"
            }
        ]
    },
    "1074006036": {
        "name": "OTG_HS_DOEPMSK",
        "address": 1074006036,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device OUT endpoint common interrupt\n          mask register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed interrupt\n              mask"
            },
            {
                "name": "EPDM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled interrupt\n              mask"
            },
            {
                "name": "STUPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done mask"
            },
            {
                "name": "OTEPDM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled mask"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets received\n              mask"
            },
            {
                "name": "OPEM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OUT packet error mask"
            },
            {
                "name": "BOIM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BNA interrupt mask"
            }
        ]
    },
    "1074006040": {
        "name": "OTG_HS_DAINT",
        "address": 1074006040,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device all endpoints interrupt\n          register",
        "fields": [
            {
                "name": "IEPINT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint interrupt bits"
            },
            {
                "name": "OEPINT",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "OUT endpoint interrupt\n              bits"
            }
        ]
    },
    "1074006044": {
        "name": "OTG_HS_DAINTMSK",
        "address": 1074006044,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS all endpoints interrupt mask\n          register",
        "fields": [
            {
                "name": "IEPM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN EP interrupt mask bits"
            },
            {
                "name": "OEPM",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "OUT EP interrupt mask bits"
            }
        ]
    },
    "1074006056": {
        "name": "OTG_HS_DVBUSDIS",
        "address": 1074006056,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device VBUS discharge time\n          register",
        "fields": [
            {
                "name": "VBUSDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Device VBUS discharge time"
            }
        ]
    },
    "1074006060": {
        "name": "OTG_HS_DVBUSPULSE",
        "address": 1074006060,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device VBUS pulsing time\n          register",
        "fields": [
            {
                "name": "DVBUSP",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Device VBUS pulsing time"
            }
        ]
    },
    "1074006064": {
        "name": "OTG_HS_DTHRCTL",
        "address": 1074006064,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS Device threshold control\n          register",
        "fields": [
            {
                "name": "NONISOTHREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Nonisochronous IN endpoints threshold\n              enable"
            },
            {
                "name": "ISOTHREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ISO IN endpoint threshold\n              enable"
            },
            {
                "name": "TXTHRLEN",
                "bitOffset": 2,
                "bitWidth": 9,
                "desc": "Transmit threshold length"
            },
            {
                "name": "RXTHREN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Receive threshold enable"
            },
            {
                "name": "RXTHRLEN",
                "bitOffset": 17,
                "bitWidth": 9,
                "desc": "Receive threshold length"
            },
            {
                "name": "ARPEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Arbiter parking enable"
            }
        ]
    },
    "1074006068": {
        "name": "OTG_HS_DIEPEMPMSK",
        "address": 1074006068,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint FIFO empty\n          interrupt mask register",
        "fields": [
            {
                "name": "INEPTXFEM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN EP Tx FIFO empty interrupt mask\n              bits"
            }
        ]
    },
    "1074006072": {
        "name": "OTG_HS_DEACHINT",
        "address": 1074006072,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device each endpoint interrupt\n          register",
        "fields": [
            {
                "name": "IEP1INT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IN endpoint 1interrupt bit"
            },
            {
                "name": "OEP1INT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "OUT endpoint 1 interrupt\n              bit"
            }
        ]
    },
    "1074006076": {
        "name": "OTG_HS_DEACHINTMSK",
        "address": 1074006076,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device each endpoint interrupt\n          register mask",
        "fields": [
            {
                "name": "IEP1INTM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IN Endpoint 1 interrupt mask\n              bit"
            },
            {
                "name": "OEP1INTM",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "OUT Endpoint 1 interrupt mask\n              bit"
            }
        ]
    },
    "1074006272": {
        "name": "OTG_HS_DIEPCTL0",
        "address": 1074006272,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-0 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006304": {
        "name": "OTG_HS_DIEPCTL1",
        "address": 1074006304,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-1 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006336": {
        "name": "OTG_HS_DIEPCTL2",
        "address": 1074006336,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-2 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006368": {
        "name": "OTG_HS_DIEPCTL3",
        "address": 1074006368,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-3 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006400": {
        "name": "OTG_HS_DIEPCTL4",
        "address": 1074006400,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-4 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006432": {
        "name": "OTG_HS_DIEPCTL5",
        "address": 1074006432,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-5 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006464": {
        "name": "OTG_HS_DIEPCTL6",
        "address": 1074006464,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-6 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006496": {
        "name": "OTG_HS_DIEPCTL7",
        "address": 1074006496,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-7 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even/odd frame"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "TxFIFO number"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006280": {
        "name": "OTG_HS_DIEPINT0",
        "address": 1074006280,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-0 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006312": {
        "name": "OTG_HS_DIEPINT1",
        "address": 1074006312,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-1 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006344": {
        "name": "OTG_HS_DIEPINT2",
        "address": 1074006344,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-2 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006376": {
        "name": "OTG_HS_DIEPINT3",
        "address": 1074006376,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-3 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006408": {
        "name": "OTG_HS_DIEPINT4",
        "address": 1074006408,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-4 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006440": {
        "name": "OTG_HS_DIEPINT5",
        "address": 1074006440,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-5 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006472": {
        "name": "OTG_HS_DIEPINT6",
        "address": 1074006472,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-6 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006504": {
        "name": "OTG_HS_DIEPINT7",
        "address": 1074006504,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-7 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "TOC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Timeout condition"
            },
            {
                "name": "ITTXFE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IN token received when TxFIFO is\n              empty"
            },
            {
                "name": "INEPNE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "IN endpoint NAK effective"
            },
            {
                "name": "TXFE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty"
            },
            {
                "name": "TXFIFOUDRN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmit Fifo Underrun"
            },
            {
                "name": "BNA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Buffer not available\n              interrupt"
            },
            {
                "name": "PKTDRPSTS",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Packet dropped status"
            },
            {
                "name": "BERR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Babble error interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "NAK interrupt"
            }
        ]
    },
    "1074006288": {
        "name": "OTG_HS_DIEPTSIZ0",
        "address": 1074006288,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint 0 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 2,
                "desc": "Packet count"
            }
        ]
    },
    "1074006292": {
        "name": "OTG_HS_DIEPDMA1",
        "address": 1074006292,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-1 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074006324": {
        "name": "OTG_HS_DIEPDMA2",
        "address": 1074006324,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-2 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074006356": {
        "name": "OTG_HS_DIEPDMA3",
        "address": 1074006356,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-3 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074006388": {
        "name": "OTG_HS_DIEPDMA4",
        "address": 1074006388,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-4 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074006420": {
        "name": "OTG_HS_DIEPDMA5",
        "address": 1074006420,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-5 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074006296": {
        "name": "OTG_HS_DTXFSTS0",
        "address": 1074006296,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006328": {
        "name": "OTG_HS_DTXFSTS1",
        "address": 1074006328,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006360": {
        "name": "OTG_HS_DTXFSTS2",
        "address": 1074006360,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006392": {
        "name": "OTG_HS_DTXFSTS3",
        "address": 1074006392,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006424": {
        "name": "OTG_HS_DTXFSTS4",
        "address": 1074006424,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006456": {
        "name": "OTG_HS_DTXFSTS5",
        "address": 1074006456,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006320": {
        "name": "OTG_HS_DIEPTSIZ1",
        "address": 1074006320,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            }
        ]
    },
    "1074006352": {
        "name": "OTG_HS_DIEPTSIZ2",
        "address": 1074006352,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            }
        ]
    },
    "1074006384": {
        "name": "OTG_HS_DIEPTSIZ3",
        "address": 1074006384,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            }
        ]
    },
    "1074006416": {
        "name": "OTG_HS_DIEPTSIZ4",
        "address": 1074006416,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            }
        ]
    },
    "1074006448": {
        "name": "OTG_HS_DIEPTSIZ5",
        "address": 1074006448,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "MCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Multi count"
            }
        ]
    },
    "1074006784": {
        "name": "OTG_HS_DOEPCTL0",
        "address": 1074006784,
        "size": 50,
        "access": "",
        "desc": "OTG_HS device control OUT endpoint 0 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006816": {
        "name": "OTG_HS_DOEPCTL1",
        "address": 1074006816,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-1 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006848": {
        "name": "OTG_HS_DOEPCTL2",
        "address": 1074006848,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-2 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006880": {
        "name": "OTG_HS_DOEPCTL3",
        "address": 1074006880,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-3 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006792": {
        "name": "OTG_HS_DOEPINT0",
        "address": 1074006792,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-0 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006824": {
        "name": "OTG_HS_DOEPINT1",
        "address": 1074006824,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-1 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006856": {
        "name": "OTG_HS_DOEPINT2",
        "address": 1074006856,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-2 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006888": {
        "name": "OTG_HS_DOEPINT3",
        "address": 1074006888,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-3 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006920": {
        "name": "OTG_HS_DOEPINT4",
        "address": 1074006920,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-4 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006952": {
        "name": "OTG_HS_DOEPINT5",
        "address": 1074006952,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-5 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006984": {
        "name": "OTG_HS_DOEPINT6",
        "address": 1074006984,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-6 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074007016": {
        "name": "OTG_HS_DOEPINT7",
        "address": 1074007016,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-7 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed\n              interrupt"
            },
            {
                "name": "EPDISD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Endpoint disabled\n              interrupt"
            },
            {
                "name": "STUP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "SETUP phase done"
            },
            {
                "name": "OTEPDIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OUT token received when endpoint\n              disabled"
            },
            {
                "name": "B2BSTUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Back-to-back SETUP packets\n              received"
            },
            {
                "name": "NYET",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "NYET interrupt"
            }
        ]
    },
    "1074006800": {
        "name": "OTG_HS_DOEPTSIZ0",
        "address": 1074006800,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-0 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Packet count"
            },
            {
                "name": "STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "SETUP packet count"
            }
        ]
    },
    "1074006832": {
        "name": "OTG_HS_DOEPTSIZ1",
        "address": 1074006832,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-1 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074006864": {
        "name": "OTG_HS_DOEPTSIZ2",
        "address": 1074006864,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-2 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074006896": {
        "name": "OTG_HS_DOEPTSIZ3",
        "address": 1074006896,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-3 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074006928": {
        "name": "OTG_HS_DOEPTSIZ4",
        "address": 1074006928,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-4 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074006436": {
        "name": "OTG_HS_DTXFSTS6",
        "address": 1074006436,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006444": {
        "name": "OTG_HS_DTXFSTS7",
        "address": 1074006444,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO\n          status register",
        "fields": [
            {
                "name": "INEPTFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO space\n              avail"
            }
        ]
    },
    "1074006912": {
        "name": "OTG_HS_DOEPCTL4",
        "address": 1074006912,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-4 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006944": {
        "name": "OTG_HS_DOEPCTL5",
        "address": 1074006944,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-5 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006976": {
        "name": "OTG_HS_DOEPCTL6",
        "address": 1074006976,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-6 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074007008": {
        "name": "OTG_HS_DOEPCTL7",
        "address": 1074007008,
        "size": 50,
        "access": "",
        "desc": "OTG device endpoint-7 control\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "USBAEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "USB active endpoint"
            },
            {
                "name": "EONUM_DPID",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Even odd frame/Endpoint data\n              PID"
            },
            {
                "name": "NAKSTS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "NAK status"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "SNPM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Snoop mode"
            },
            {
                "name": "Stall",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "STALL handshake"
            },
            {
                "name": "CNAK",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Clear NAK"
            },
            {
                "name": "SNAK",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Set NAK"
            },
            {
                "name": "SD0PID_SEVNFRM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Set DATA0 PID/Set even\n              frame"
            },
            {
                "name": "SODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Set odd frame"
            },
            {
                "name": "EPDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Endpoint disable"
            },
            {
                "name": "EPENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Endpoint enable"
            }
        ]
    },
    "1074006960": {
        "name": "OTG_HS_DOEPTSIZ5",
        "address": 1074006960,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-5 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074006992": {
        "name": "OTG_HS_DOEPTSIZ6",
        "address": 1074006992,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-6 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074007024": {
        "name": "OTG_HS_DOEPTSIZ7",
        "address": 1074007024,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device endpoint-7 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "RXDPID_STUPCNT",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Received data PID/SETUP packet\n              count"
            }
        ]
    },
    "1074003968": {
        "name": "OTG_HS_GOTGCTL",
        "address": 1074003968,
        "size": 50,
        "access": "",
        "desc": "OTG_HS control and status\n          register",
        "fields": [
            {
                "name": "SRQSCS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Session request success\nThe core sets this bit when a session request initiation is successful.\nNote: Only accessible in device mode."
            },
            {
                "name": "SRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Session request\nThe application sets this bit to initiate a session request on the USB. The application can clear this bit by writing a 0 when the host negotiation success status change bit in the OTG_GOTGINT register (HNSSCHG bit in OTG_GOTGINT) is set. The core clears this bit when the HNSSCHG bit is cleared.\nIf the user uses the USB 1.1 full-speed serial transceiver interface to initiate the session request, the application must wait until VBUS discharges to 0.2 V, after the B-session valid bit in this register (BSVLD bit in OTG_GOTGCTL) is cleared.\nNote: Only accessible in device mode."
            },
            {
                "name": "VBVALOEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "VBUS valid override enable.\nThis bit is used to enable/disable the software to override the vbusvalid signal using the VBVALOVAL bit.\nNote: Only accessible in host mode."
            },
            {
                "name": "VBVALOVAL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VBUS valid override value.\nThis bit is used to set override value for vbusvalid signal when VBVALOEN bit is set.\nNote: Only accessible in host mode."
            },
            {
                "name": "AVALOEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "A-peripheral session valid override enable.\nThis bit is used to enable/disable the software to override the Avalid signal using the AVALOVAL bit.\nNote: Only accessible in host mode."
            },
            {
                "name": "AVALOVAL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "A-peripheral session valid override value.\nThis bit is used to set override value for Avalid signal when AVALOEN bit is set.\nNote: Only accessible in host mode."
            },
            {
                "name": "BVALOEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "B-peripheral session valid override enable.\nThis bit is used to enable/disable the software to override the Bvalid signal using the BVALOVAL bit.\nNote: Only accessible in device mode."
            },
            {
                "name": "BVALOVAL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "B-peripheral session valid override value.\nThis bit is used to set override value for Bvalid signal when BVALOEN bit is set.\nNote: Only accessible in device mode."
            },
            {
                "name": "HNGSCS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Host negotiation success\nThe core sets this bit when host negotiation is successful. The core clears this bit when the HNP request (HNPRQ) bit in this register is set.\nNote: Only accessible in device mode."
            },
            {
                "name": "HNPRQ",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HNP request\nThe application sets this bit to initiate an HNP request to the connected USB host. The application can clear this bit by writing a 0 when the host negotiation success status change bit in the OTG_GOTGINT register (HNSSCHG bit in OTG_GOTGINT) is set. The core clears this bit when the HNSSCHG bit is cleared.\nNote: Only accessible in device mode."
            },
            {
                "name": "HSHNPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "host set HNP enable\nThe application sets this bit when it has successfully enabled HNP (using the SetFeature.SetHNPEnable command) on the connected device.\nNote: Only accessible in host mode."
            },
            {
                "name": "DHNPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Device HNP enabled\nThe application sets this bit when it successfully receives a SetFeature.SetHNPEnable command from the connected USB host.\nNote: Only accessible in device mode."
            },
            {
                "name": "EHEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Embedded host enable\nIt is used to select between OTG A device state machine and embedded host state machine."
            },
            {
                "name": "CIDSTS",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Connector ID status\nIndicates the connector ID status on a connect event.\nNote: Accessible in both device and host modes."
            },
            {
                "name": "DBCT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Long/short debounce time\nIndicates the debounce time of a detected connection.\nNote: Only accessible in host mode."
            },
            {
                "name": "ASVLD",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "A-session valid\nIndicates the host mode transceiver status.\nNote: Only accessible in host mode."
            },
            {
                "name": "BSVLD",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "B-session valid\nIndicates the device mode transceiver status.\nIn OTG mode, the user can use this bit to determine if the device is connected or disconnected.\nNote: Only accessible in device mode."
            },
            {
                "name": "OTGVER",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "OTG version\nSelects the OTG revision."
            },
            {
                "name": "CURMOD",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Current mode of operation\nIndicates the current mode (host or device)."
            }
        ]
    },
    "1074003972": {
        "name": "OTG_HS_GOTGINT",
        "address": 1074003972,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS interrupt register",
        "fields": [
            {
                "name": "SEDET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Session end detected"
            },
            {
                "name": "SRSSCHG",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Session request success status\n              change"
            },
            {
                "name": "HNSSCHG",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Host negotiation success status\n              change"
            },
            {
                "name": "HNGDET",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Host negotiation detected"
            },
            {
                "name": "ADTOCHG",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "A-device timeout change"
            },
            {
                "name": "DBCDNE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Debounce done"
            }
        ]
    },
    "1074003976": {
        "name": "OTG_HS_GAHBCFG",
        "address": 1074003976,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS AHB configuration\n          register",
        "fields": [
            {
                "name": "GINTMSK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt mask"
            },
            {
                "name": "HBSTLEN",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "Burst length/type"
            },
            {
                "name": "DMAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DMA enable"
            },
            {
                "name": "TXFELVL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TxFIFO empty level"
            },
            {
                "name": "PTXFELVL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Periodic TxFIFO empty\n              level"
            }
        ]
    },
    "1074003980": {
        "name": "OTG_HS_GUSBCFG",
        "address": 1074003980,
        "size": 50,
        "access": "",
        "desc": "OTG_HS USB configuration\n          register",
        "fields": [
            {
                "name": "TOCAL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FS timeout calibration"
            },
            {
                "name": "PHYSEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "USB 2.0 high-speed ULPI PHY or USB 1.1\n              full-speed serial transceiver select"
            },
            {
                "name": "SRPCAP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SRP-capable"
            },
            {
                "name": "HNPCAP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "HNP-capable"
            },
            {
                "name": "TRDT",
                "bitOffset": 10,
                "bitWidth": 4,
                "desc": "USB turnaround time"
            },
            {
                "name": "PHYLPCS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "PHY Low-power clock select"
            },
            {
                "name": "ULPIFSLS",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "ULPI FS/LS select"
            },
            {
                "name": "ULPIAR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "ULPI Auto-resume"
            },
            {
                "name": "ULPICSM",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ULPI Clock SuspendM"
            },
            {
                "name": "ULPIEVBUSD",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ULPI External VBUS Drive"
            },
            {
                "name": "ULPIEVBUSI",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ULPI external VBUS\n              indicator"
            },
            {
                "name": "TSDPS",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "TermSel DLine pulsing\n              selection"
            },
            {
                "name": "PCCI",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Indicator complement"
            },
            {
                "name": "PTCI",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Indicator pass through"
            },
            {
                "name": "ULPIIPD",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "ULPI interface protect\n              disable"
            },
            {
                "name": "FHMOD",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Forced host mode"
            },
            {
                "name": "FDMOD",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Forced peripheral mode"
            }
        ]
    },
    "1074003984": {
        "name": "OTG_HS_GRSTCTL",
        "address": 1074003984,
        "size": 50,
        "access": "",
        "desc": "OTG_HS reset register",
        "fields": [
            {
                "name": "CSRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Core soft reset"
            },
            {
                "name": "HSRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "HCLK soft reset"
            },
            {
                "name": "FCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Host frame counter reset"
            },
            {
                "name": "RXFFLSH",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RxFIFO flush"
            },
            {
                "name": "TXFFLSH",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TxFIFO flush"
            },
            {
                "name": "TXFNUM",
                "bitOffset": 6,
                "bitWidth": 5,
                "desc": "TxFIFO number"
            },
            {
                "name": "DMAREQ",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DMA request signal enabled for USB OTG\n              HS"
            },
            {
                "name": "AHBIDL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AHB master idle"
            }
        ]
    },
    "1074003988": {
        "name": "OTG_HS_GINTSTS",
        "address": 1074003988,
        "size": 50,
        "access": "",
        "desc": "OTG_HS core interrupt register",
        "fields": [
            {
                "name": "CMOD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Current mode of operation\nIndicates the current mode.\nNote: Accessible in both host and device modes."
            },
            {
                "name": "MMIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mode mismatch interrupt\nThe core sets this bit when the application is trying to access:\nA host mode register, when the core is operating in device mode\nA device mode register, when the core is operating in host mode\nThe register access is completed on the AHB with an OKAY response, but is ignored by the core internally and does not affect the operation of the core.\nNote: Accessible in both host and device modes."
            },
            {
                "name": "OTGINT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OTG interrupt\nThe core sets this bit to indicate an OTG protocol event. The application must read the OTG interrupt status (OTG_GOTGINT) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the OTG_GOTGINT register to clear this bit.\nNote: Accessible in both host and device modes."
            },
            {
                "name": "SOF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of frame\nIn host mode, the core sets this bit to indicate that an SOF (FS), or Keep-Alive (LS) is transmitted on the USB. The application must write a 1 to this bit to clear the interrupt.\nIn device mode, in the core sets this bit to indicate that an SOF token has been received on the USB. The application can read the OTG_DSTS register to get the current frame number. This interrupt is seen only when the core is operating in FS.\nNote: This register may return '1' if read immediately after power on reset. If the register bit reads '1' immediately after power on reset it does not indicate that an SOF has been sent (in case of host mode) or SOF has been received (in case of device mode). The read value of this interrupt is valid only after a valid connection between host and device is established. If the bit is set after power on reset the application can clear the bit.\nNote: Accessible in both host and device modes."
            },
            {
                "name": "RXFLVL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Rx FIFO non-empty\nIndicates that there is at least one packet pending to be read from the Rx FIFO.\nNote: Accessible in both host and device modes."
            },
            {
                "name": "NPTXFE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Non-periodic Tx FIFO empty\nThis interrupt is asserted when the non-periodic Tx FIFO is either half or completely empty, and there is space for at least one entry to be written to the non-periodic transmit request queue. The half or completely empty status is determined by the non-periodic Tx FIFO empty level bit in the OTG_GAHBCFG register (TXFELVL bit in OTG_GAHBCFG).\nNote: Accessible in host mode only."
            },
            {
                "name": "GINAKEFF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Global IN non-periodic NAK effective\nIndicates that the Set global non-periodic IN NAK bit in the OTG_DCTL register (SGINAK bit in OTG_DCTL), set by the application, has taken effect in the core. That is, the core has sampled the Global IN NAK bit set by the application. This bit can be cleared by clearing the Clear global non-periodic IN NAK bit in the OTG_DCTL register (CGINAK bit in OTG_DCTL).\nThis interrupt does not necessarily mean that a NAK handshake is sent out on the USB. The STALL bit takes precedence over the NAK bit.\nNote: Only accessible in device mode."
            },
            {
                "name": "GONAKEFF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global OUT NAK effective\nIndicates that the Set global OUT NAK bit in the OTG_DCTL register (SGONAK bit in OTG_DCTL), set by the application, has taken effect in the core. This bit can be cleared by writing the Clear global OUT NAK bit in the OTG_DCTL register (CGONAK bit in OTG_DCTL).\nNote: Only accessible in device mode."
            },
            {
                "name": "ESUSP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Early suspend\nThe core sets this bit to indicate that an Idle state has been detected on the USB for 3 ms.\nNote: Only accessible in device mode."
            },
            {
                "name": "USBSUSP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "USB suspend\nThe core sets this bit to indicate that a suspend was detected on the USB. The core enters the suspended state when there is no activity on the data lines for an extended period of time.\nNote: Only accessible in device mode."
            },
            {
                "name": "USBRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB reset\nThe core sets this bit to indicate that a reset is detected on the USB.\nNote: Only accessible in device mode."
            },
            {
                "name": "ENUMDNE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enumeration done\nThe core sets this bit to indicate that speed enumeration is complete. The application must read the OTG_DSTS register to obtain the enumerated speed.\nNote: Only accessible in device mode."
            },
            {
                "name": "ISOODRP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Isochronous OUT packet dropped interrupt\nThe core sets this bit when it fails to write an isochronous OUT packet into the Rx FIFO because the Rx FIFO does not have enough space to accommodate a maximum size packet for the isochronous OUT endpoint.\nNote: Only accessible in device mode."
            },
            {
                "name": "EOPF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "End of periodic frame interrupt\nIndicates that the period specified in the periodic frame interval field of the OTG_DCFG register (PFIVL bit in OTG_DCFG) has been reached in the current frame.\nNote: Only accessible in device mode."
            },
            {
                "name": "IEPINT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IN endpoint interrupt\nThe core sets this bit to indicate that an interrupt is pending on one of the IN endpoints of the core (in device mode). The application must read the OTG_DAINT register to determine the exact number of the IN endpoint on which the interrupt occurred, and then read the corresponding OTG_DIEPINTx register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding OTG_DIEPINTx register to clear this bit.\nNote: Only accessible in device mode."
            },
            {
                "name": "OEPINT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OUT endpoint interrupt\nThe core sets this bit to indicate that an interrupt is pending on one of the OUT endpoints of the core (in device mode). The application must read the OTG_DAINT register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding OTG_DOEPINTx register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding OTG_DOEPINTx register to clear this bit.\nNote: Only accessible in device mode."
            },
            {
                "name": "IISOIXFR",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Incomplete isochronous IN transfer\nThe core sets this interrupt to indicate that there is at least one isochronous IN endpoint on which the transfer is not completed in the current frame. This interrupt is asserted along with the End of periodic frame interrupt (EOPF) bit in this register.\nNote: Only accessible in device mode."
            },
            {
                "name": "IPXFR_INCOMPISOOUT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "DATAFSUSP",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Data fetch suspended\nThis interrupt is valid only in DMA mode. This interrupt indicates that the core has stopped fetching data for IN endpoints due to the unavailability of TxFIFO space or request queue space. This interrupt is used by the application for an endpoint mismatch algorithm. For example, after detecting an endpoint mismatch, the application:\nSets a global nonperiodic IN NAK handshake\nDisables IN endpoints\nFlushes the FIFO\nDetermines the token sequence from the IN token sequence learning queue\nRe-enables the endpoints\nClears the global nonperiodic IN NAK handshake If the global nonperiodic IN NAK is cleared, the core has not yet fetched data for the IN endpoint, and the IN token is received: the core generates an IN token received when FIFO empty interrupt. The OTG then sends a NAK response to the host. To avoid this scenario, the application can check the FetSusp interrupt in OTG_GINTSTS, which ensures that the FIFO is full before clearing a global NAK handshake. Alternatively, the application can mask the IN token received when FIFO empty interrupt when clearing a global IN NAK handshake."
            },
            {
                "name": "RSTDET",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reset detected interrupt\nIn device mode, this interrupt is asserted when a reset is detected on the USB in partial power-down mode when the device is in suspend.\nNote: Only accessible in device mode."
            },
            {
                "name": "HPRTINT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Host port interrupt\nThe core sets this bit to indicate a change in port status of one of the OTG_HS controller ports in host mode. The application must read the OTG_HPRT register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the OTG_HPRT register to clear this bit.\nNote: Only accessible in host mode."
            },
            {
                "name": "HCINT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Host channels interrupt\nThe core sets this bit to indicate that an interrupt is pending on one of the channels of the core (in host mode). The application must read the OTG_HAINT register to determine the exact number of the channel on which the interrupt occurred, and then read the corresponding OTG_HCINTx register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the OTG_HCINTx register to clear this bit.\nNote: Only accessible in host mode."
            },
            {
                "name": "PTXFE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Periodic Tx FIFO empty\nAsserted when the periodic transmit FIFO is either half or completely empty and there is space for at least one entry to be written in the periodic request queue. The half or completely empty status is determined by the periodic Tx FIFO empty level bit in the OTG_GAHBCFG register (PTXFELVL bit in OTG_GAHBCFG).\nNote: Only accessible in host mode."
            },
            {
                "name": "LPMINT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LPM interrupt\nIn device mode, this interrupt is asserted when the device receives an LPM transaction and responds with a non-ERRORed response.\nIn host mode, this interrupt is asserted when the device responds to an LPM transaction with a non-ERRORed response or when the host core has completed LPM transactions for the programmed number of times (RETRYCNT bit in OTG_GLPMCFG).\nThis field is valid only if the LPMEN bit in OTG_GLPMCFG is set to 1."
            },
            {
                "name": "CIDSCHG",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Connector ID status change\nThe core sets this bit when there is a change in connector ID status.\nNote: Accessible in both device and host modes."
            },
            {
                "name": "DISCINT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Disconnect detected interrupt\nAsserted when a device disconnect is detected.\nNote: Only accessible in host mode."
            },
            {
                "name": "SRQINT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Session request/new session detected interrupt\nIn host mode, this interrupt is asserted when a session request is detected from the device. In device mode, this interrupt is asserted when VBUS is in the valid range for a B-peripheral device. Accessible in both device and host modes."
            },
            {
                "name": "WKUPINT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Resume/remote wakeup detected interrupt\nWakeup interrupt during suspend(L2) or LPM(L1) state.\nDuring suspend(L2):\nIn device mode, this interrupt is asserted when a resume is detected on the USB. In host mode, this interrupt is asserted when a remote wakeup is detected on the USB.\nDuring LPM(L1):\nThis interrupt is asserted for either host initiated resume or device initiated remote wakeup on USB.\nNote: Accessible in both device and host modes."
            }
        ]
    },
    "1074003992": {
        "name": "OTG_HS_GINTMSK",
        "address": 1074003992,
        "size": 50,
        "access": "",
        "desc": "OTG_HS interrupt mask register",
        "fields": [
            {
                "name": "MMISM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mode mismatch interrupt mask\nNote: Accessible in both device and host modes."
            },
            {
                "name": "OTGINT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OTG interrupt mask\nNote: Accessible in both device and host modes."
            },
            {
                "name": "SOFM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Start of frame mask\nNote: Accessible in both device and host modes."
            },
            {
                "name": "RXFLVLM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Receive FIFO non-empty mask\nNote: Accessible in both device and host modes."
            },
            {
                "name": "NPTXFEM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Non-periodic Tx FIFO empty mask\nNote: Only accessible in host mode."
            },
            {
                "name": "GINAKEFFM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Global non-periodic IN NAK effective mask\nNote: Only accessible in device mode."
            },
            {
                "name": "GONAKEFFM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Global OUT NAK effective mask\nNote: Only accessible in device mode."
            },
            {
                "name": "ESUSPM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Early suspend mask\nNote: Only accessible in device mode."
            },
            {
                "name": "USBSUSPM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "USB suspend mask\nNote: Only accessible in device mode."
            },
            {
                "name": "USBRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "USB reset mask\nNote: Only accessible in device mode."
            },
            {
                "name": "ENUMDNEM",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enumeration done mask\nNote: Only accessible in device mode."
            },
            {
                "name": "ISOODRPM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Isochronous OUT packet dropped interrupt mask\nNote: Only accessible in device mode."
            },
            {
                "name": "EOPFM",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "End of periodic frame interrupt mask\nNote: Only accessible in device mode."
            },
            {
                "name": "IEPINT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IN endpoints interrupt mask\nNote: Only accessible in device mode."
            },
            {
                "name": "OEPINT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OUT endpoints interrupt mask\nNote: Only accessible in device mode."
            },
            {
                "name": "IISOIXFRM",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Incomplete isochronous IN transfer mask\nNote: Only accessible in device mode."
            },
            {
                "name": "IPXFRM_IISOOXFRM",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "FSUSPM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Data fetch suspended mask\nOnly accessible in peripheral mode."
            },
            {
                "name": "RSTDETM",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Reset detected interrupt mask\nNote: Only accessible in device mode."
            },
            {
                "name": "PRTIM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Host port interrupt mask\nNote: Only accessible in host mode."
            },
            {
                "name": "HCIM",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Host channels interrupt mask\nNote: Only accessible in host mode."
            },
            {
                "name": "PTXFEM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Periodic Tx FIFO empty mask\nNote: Only accessible in host mode."
            },
            {
                "name": "LPMINTM",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "LPM interrupt mask\nNote: Accessible in both host and device modes."
            },
            {
                "name": "CIDSCHGM",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Connector ID status change mask\nNote: Accessible in both host and device modes."
            },
            {
                "name": "DISCINT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Disconnect detected interrupt mask\nNote: Only accessible in host mode."
            },
            {
                "name": "SRQIM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Session request/new session detected interrupt mask\nNote: Accessible in both host and device modes."
            },
            {
                "name": "WUIM",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Resume/remote wakeup detected interrupt mask\nNote: Accessible in both host and device modes."
            }
        ]
    },
    "1074003996": {
        "name": "OTG_HS_GRXSTSR_Host",
        "address": 1074003996,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS Receive status debug read register\n          (host mode)",
        "fields": [
            {
                "name": "CHNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Channel number"
            },
            {
                "name": "BCNT",
                "bitOffset": 4,
                "bitWidth": 11,
                "desc": "Byte count"
            },
            {
                "name": "DPID",
                "bitOffset": 15,
                "bitWidth": 2,
                "desc": "Data PID"
            },
            {
                "name": "PKTSTS",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "Packet status"
            }
        ]
    },
    "1074004000": {
        "name": "OTG_HS_GRXSTSP_Host",
        "address": 1074004000,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS status read and pop register (host\n          mode)",
        "fields": [
            {
                "name": "CHNUM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Channel number"
            },
            {
                "name": "BCNT",
                "bitOffset": 4,
                "bitWidth": 11,
                "desc": "Byte count"
            },
            {
                "name": "DPID",
                "bitOffset": 15,
                "bitWidth": 2,
                "desc": "Data PID"
            },
            {
                "name": "PKTSTS",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "Packet status"
            }
        ]
    },
    "1074004004": {
        "name": "OTG_HS_GRXFSIZ",
        "address": 1074004004,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS Receive FIFO size\n          register",
        "fields": [
            {
                "name": "RXFD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "RxFIFO depth"
            }
        ]
    },
    "1074004008": {
        "name": "OTG_HS_HNPTXFSIZ_Host",
        "address": 1074004008,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS nonperiodic transmit FIFO size\n          register (host mode)",
        "fields": [
            {
                "name": "NPTXFSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Nonperiodic transmit RAM start\n              address"
            },
            {
                "name": "NPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Nonperiodic TxFIFO depth"
            }
        ]
    },
    "1074004012": {
        "name": "OTG_HS_GNPTXSTS",
        "address": 1074004012,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS nonperiodic transmit FIFO/queue\n          status register",
        "fields": [
            {
                "name": "NPTXFSAV",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Nonperiodic TxFIFO space\n              available"
            },
            {
                "name": "NPTQXSAV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Nonperiodic transmit request queue space\n              available"
            },
            {
                "name": "NPTXQTOP",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Top of the nonperiodic transmit request\n              queue"
            }
        ]
    },
    "1074004024": {
        "name": "OTG_HS_GCCFG",
        "address": 1074004024,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS general core configuration\n          register",
        "fields": [
            {
                "name": "DCDET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data contact detection (DCD)\n              status"
            },
            {
                "name": "PDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Primary detection (PD)\n              status"
            },
            {
                "name": "SDET",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Secondary detection (SD)\n              status"
            },
            {
                "name": "PS2DET",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DM pull-up detection\n              status"
            },
            {
                "name": "PWRDWN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Power down"
            },
            {
                "name": "BCDEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Battery charging detector (BCD)\n              enable"
            },
            {
                "name": "DCDEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Data contact detection (DCD) mode\n              enable"
            },
            {
                "name": "PDEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Primary detection (PD) mode\n              enable"
            },
            {
                "name": "SDEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Secondary detection (SD) mode\n              enable"
            },
            {
                "name": "VBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "USB VBUS detection enable"
            }
        ]
    },
    "1074004028": {
        "name": "OTG_HS_CID",
        "address": 1074004028,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS core ID register",
        "fields": [
            {
                "name": "PRODUCT_ID",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Product ID field"
            }
        ]
    },
    "1074004224": {
        "name": "OTG_HS_HPTXFSIZ",
        "address": 1074004224,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS Host periodic transmit FIFO size\n          register",
        "fields": [
            {
                "name": "PTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Host periodic TxFIFO start\n              address"
            },
            {
                "name": "PTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Host periodic TxFIFO depth"
            }
        ]
    },
    "1074004228": {
        "name": "OTG_HS_DIEPTXF1",
        "address": 1074004228,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004232": {
        "name": "OTG_HS_DIEPTXF2",
        "address": 1074004232,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004236": {
        "name": "OTG_HS_DIEPTXF3",
        "address": 1074004236,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004240": {
        "name": "OTG_HS_DIEPTXF4",
        "address": 1074004240,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004244": {
        "name": "OTG_HS_DIEPTXF5",
        "address": 1074004244,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004248": {
        "name": "OTG_HS_DIEPTXF6",
        "address": 1074004248,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004268": {
        "name": "OTG_HS_DIEPTXF7",
        "address": 1074004268,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS device IN endpoint transmit FIFO size\n          register",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start\n              address"
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint TxFIFO depth"
            }
        ]
    },
    "1074004256": {
        "name": "OTG_DIEPTXF8",
        "address": 1074004256,
        "size": 32,
        "access": "",
        "desc": "",
        "fields": [
            {
                "name": "INEPTXSA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "IN endpoint FIFOx transmit RAM start address\nThis field contains the memory start address for IN endpoint transmit FIFOx. The address must be aligned with a 32-bit memory location."
            },
            {
                "name": "INEPTXFD",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "IN endpoint Tx FIFO depth\nThis value is in terms of 32-bit words.\nMinimum value is 16"
            }
        ]
    },
    "1074004052": {
        "name": "OTG_HS_GLPMCFG",
        "address": 1074004052,
        "size": 50,
        "access": "",
        "desc": "OTG core LPM configuration\n          register",
        "fields": [
            {
                "name": "LPMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPM support enable"
            },
            {
                "name": "LPMACK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LPM token acknowledge\n              enable"
            },
            {
                "name": "BESL",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "Best effort service\n              latency"
            },
            {
                "name": "REMWAKE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "bRemoteWake value"
            },
            {
                "name": "L1SSEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "L1 Shallow Sleep enable"
            },
            {
                "name": "BESLTHRS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "BESL threshold"
            },
            {
                "name": "L1DSEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "L1 deep sleep enable"
            },
            {
                "name": "LPMRST",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "LPM response"
            },
            {
                "name": "SLPSTS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Port sleep status"
            },
            {
                "name": "L1RSMOK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Sleep State Resume OK"
            },
            {
                "name": "LPMCHIDX",
                "bitOffset": 17,
                "bitWidth": 4,
                "desc": "LPM Channel Index"
            },
            {
                "name": "LPMRCNT",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "LPM retry count"
            },
            {
                "name": "SNDLPM",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Send LPM transaction"
            },
            {
                "name": "LPMRCNTSTS",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "LPM retry count status"
            },
            {
                "name": "ENBESL",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Enable best effort service\n              latency"
            }
        ]
    },
    "1074004992": {
        "name": "OTG_HS_HCFG",
        "address": 1074004992,
        "size": 50,
        "access": "",
        "desc": "OTG_HS host configuration\n          register",
        "fields": [
            {
                "name": "FSLSPCS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FS/LS PHY clock select"
            },
            {
                "name": "FSLSS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FS- and LS-only support"
            }
        ]
    },
    "1074004996": {
        "name": "OTG_HS_HFIR",
        "address": 1074004996,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS Host frame interval\n          register",
        "fields": [
            {
                "name": "FRIVL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Frame interval"
            }
        ]
    },
    "1074005000": {
        "name": "OTG_HS_HFNUM",
        "address": 1074005000,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS host frame number/frame time\n          remaining register",
        "fields": [
            {
                "name": "FRNUM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Frame number"
            },
            {
                "name": "FTREM",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Frame time remaining"
            }
        ]
    },
    "1074005008": {
        "name": "OTG_HS_HPTXSTS",
        "address": 1074005008,
        "size": 50,
        "access": "",
        "desc": "OTG_HS_Host periodic transmit FIFO/queue\n          status register",
        "fields": [
            {
                "name": "PTXFSAVL",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Periodic transmit data FIFO space\n              available"
            },
            {
                "name": "PTXQSAV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Periodic transmit request queue space\n              available"
            },
            {
                "name": "PTXQTOP",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Top of the periodic transmit request\n              queue"
            }
        ]
    },
    "1074005012": {
        "name": "OTG_HS_HAINT",
        "address": 1074005012,
        "size": 50,
        "access": "read-only",
        "desc": "OTG_HS Host all channels interrupt\n          register",
        "fields": [
            {
                "name": "HAINT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Channel interrupts"
            }
        ]
    },
    "1074005016": {
        "name": "OTG_HS_HAINTMSK",
        "address": 1074005016,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host all channels interrupt mask\n          register",
        "fields": [
            {
                "name": "HAINTM",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Channel interrupt mask"
            }
        ]
    },
    "1074005056": {
        "name": "OTG_HS_HPRT",
        "address": 1074005056,
        "size": 50,
        "access": "",
        "desc": "OTG_HS host port control and status\n          register",
        "fields": [
            {
                "name": "PCSTS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Port connect status"
            },
            {
                "name": "PCDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Port connect detected"
            },
            {
                "name": "PENA",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Port enable"
            },
            {
                "name": "PENCHNG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Port enable/disable change"
            },
            {
                "name": "POCA",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Port overcurrent active"
            },
            {
                "name": "POCCHNG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Port overcurrent change"
            },
            {
                "name": "PRES",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Port resume"
            },
            {
                "name": "PSUSP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Port suspend"
            },
            {
                "name": "PRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Port reset"
            },
            {
                "name": "PLSTS",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Port line status"
            },
            {
                "name": "PPWR",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Port power"
            },
            {
                "name": "PTCTL",
                "bitOffset": 13,
                "bitWidth": 4,
                "desc": "Port test control"
            },
            {
                "name": "PSPD",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Port speed"
            }
        ]
    },
    "1074005248": {
        "name": "OTG_HS_HCCHAR0",
        "address": 1074005248,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-0 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005280": {
        "name": "OTG_HS_HCCHAR1",
        "address": 1074005280,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-1 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005312": {
        "name": "OTG_HS_HCCHAR2",
        "address": 1074005312,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-2 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005344": {
        "name": "OTG_HS_HCCHAR3",
        "address": 1074005344,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-3 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005376": {
        "name": "OTG_HS_HCCHAR4",
        "address": 1074005376,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-4 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005408": {
        "name": "OTG_HS_HCCHAR5",
        "address": 1074005408,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-5 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005440": {
        "name": "OTG_HS_HCCHAR6",
        "address": 1074005440,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-6 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005472": {
        "name": "OTG_HS_HCCHAR7",
        "address": 1074005472,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-7 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005504": {
        "name": "OTG_HS_HCCHAR8",
        "address": 1074005504,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-8 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005536": {
        "name": "OTG_HS_HCCHAR9",
        "address": 1074005536,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-9 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005568": {
        "name": "OTG_HS_HCCHAR10",
        "address": 1074005568,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-10 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005600": {
        "name": "OTG_HS_HCCHAR11",
        "address": 1074005600,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005252": {
        "name": "OTG_HS_HCSPLT0",
        "address": 1074005252,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-0 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005284": {
        "name": "OTG_HS_HCSPLT1",
        "address": 1074005284,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-1 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005316": {
        "name": "OTG_HS_HCSPLT2",
        "address": 1074005316,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-2 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005348": {
        "name": "OTG_HS_HCSPLT3",
        "address": 1074005348,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-3 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005380": {
        "name": "OTG_HS_HCSPLT4",
        "address": 1074005380,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-4 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005412": {
        "name": "OTG_HS_HCSPLT5",
        "address": 1074005412,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-5 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005444": {
        "name": "OTG_HS_HCSPLT6",
        "address": 1074005444,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-6 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005476": {
        "name": "OTG_HS_HCSPLT7",
        "address": 1074005476,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-7 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005508": {
        "name": "OTG_HS_HCSPLT8",
        "address": 1074005508,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-8 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005540": {
        "name": "OTG_HS_HCSPLT9",
        "address": 1074005540,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-9 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005572": {
        "name": "OTG_HS_HCSPLT10",
        "address": 1074005572,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-10 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005604": {
        "name": "OTG_HS_HCSPLT11",
        "address": 1074005604,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005256": {
        "name": "OTG_HS_HCINT0",
        "address": 1074005256,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005288": {
        "name": "OTG_HS_HCINT1",
        "address": 1074005288,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-1 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005320": {
        "name": "OTG_HS_HCINT2",
        "address": 1074005320,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-2 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005352": {
        "name": "OTG_HS_HCINT3",
        "address": 1074005352,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-3 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005384": {
        "name": "OTG_HS_HCINT4",
        "address": 1074005384,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-4 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005416": {
        "name": "OTG_HS_HCINT5",
        "address": 1074005416,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-5 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005448": {
        "name": "OTG_HS_HCINT6",
        "address": 1074005448,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-6 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005480": {
        "name": "OTG_HS_HCINT7",
        "address": 1074005480,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-7 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005512": {
        "name": "OTG_HS_HCINT8",
        "address": 1074005512,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-8 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005544": {
        "name": "OTG_HS_HCINT9",
        "address": 1074005544,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-9 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005576": {
        "name": "OTG_HS_HCINT10",
        "address": 1074005576,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-10 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005608": {
        "name": "OTG_HS_HCINT11",
        "address": 1074005608,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005260": {
        "name": "OTG_HS_HCINTMSK0",
        "address": 1074005260,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005292": {
        "name": "OTG_HS_HCINTMSK1",
        "address": 1074005292,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-1 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005324": {
        "name": "OTG_HS_HCINTMSK2",
        "address": 1074005324,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-2 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005356": {
        "name": "OTG_HS_HCINTMSK3",
        "address": 1074005356,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-3 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005388": {
        "name": "OTG_HS_HCINTMSK4",
        "address": 1074005388,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-4 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005420": {
        "name": "OTG_HS_HCINTMSK5",
        "address": 1074005420,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-5 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005452": {
        "name": "OTG_HS_HCINTMSK6",
        "address": 1074005452,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-6 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005484": {
        "name": "OTG_HS_HCINTMSK7",
        "address": 1074005484,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-7 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005516": {
        "name": "OTG_HS_HCINTMSK8",
        "address": 1074005516,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-8 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005548": {
        "name": "OTG_HS_HCINTMSK9",
        "address": 1074005548,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-9 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005580": {
        "name": "OTG_HS_HCINTMSK10",
        "address": 1074005580,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-10 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005612": {
        "name": "OTG_HS_HCINTMSK11",
        "address": 1074005612,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "response received interrupt\n              mask"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error mask"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error mask"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005264": {
        "name": "OTG_HS_HCTSIZ0",
        "address": 1074005264,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005296": {
        "name": "OTG_HS_HCTSIZ1",
        "address": 1074005296,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-1 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005328": {
        "name": "OTG_HS_HCTSIZ2",
        "address": 1074005328,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-2 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005360": {
        "name": "OTG_HS_HCTSIZ3",
        "address": 1074005360,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-3 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005392": {
        "name": "OTG_HS_HCTSIZ4",
        "address": 1074005392,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-4 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005424": {
        "name": "OTG_HS_HCTSIZ5",
        "address": 1074005424,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-5 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005456": {
        "name": "OTG_HS_HCTSIZ6",
        "address": 1074005456,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-6 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005488": {
        "name": "OTG_HS_HCTSIZ7",
        "address": 1074005488,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-7 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005520": {
        "name": "OTG_HS_HCTSIZ8",
        "address": 1074005520,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-8 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005552": {
        "name": "OTG_HS_HCTSIZ9",
        "address": 1074005552,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-9 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005584": {
        "name": "OTG_HS_HCTSIZ10",
        "address": 1074005584,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-10 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005616": {
        "name": "OTG_HS_HCTSIZ11",
        "address": 1074005616,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005268": {
        "name": "OTG_HS_HCDMA0",
        "address": 1074005268,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-0 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005300": {
        "name": "OTG_HS_HCDMA1",
        "address": 1074005300,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-1 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005332": {
        "name": "OTG_HS_HCDMA2",
        "address": 1074005332,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-2 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005364": {
        "name": "OTG_HS_HCDMA3",
        "address": 1074005364,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-3 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005396": {
        "name": "OTG_HS_HCDMA4",
        "address": 1074005396,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-4 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005428": {
        "name": "OTG_HS_HCDMA5",
        "address": 1074005428,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-5 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005460": {
        "name": "OTG_HS_HCDMA6",
        "address": 1074005460,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-6 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005492": {
        "name": "OTG_HS_HCDMA7",
        "address": 1074005492,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-7 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005524": {
        "name": "OTG_HS_HCDMA8",
        "address": 1074005524,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-8 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005556": {
        "name": "OTG_HS_HCDMA9",
        "address": 1074005556,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-9 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005588": {
        "name": "OTG_HS_HCDMA10",
        "address": 1074005588,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-10 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005620": {
        "name": "OTG_HS_HCDMA11",
        "address": 1074005620,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-11 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005624": {
        "name": "OTG_HS_HCCHAR12",
        "address": 1074005624,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-12 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005628": {
        "name": "OTG_HS_HCSPLT12",
        "address": 1074005628,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-12 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005632": {
        "name": "OTG_HS_HCINT12",
        "address": 1074005632,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-12 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005636": {
        "name": "OTG_HS_HCINTMSK12",
        "address": 1074005636,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-12 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005640": {
        "name": "OTG_HS_HCTSIZ12",
        "address": 1074005640,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-12 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005644": {
        "name": "OTG_HS_HCDMA12",
        "address": 1074005644,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-12 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005648": {
        "name": "OTG_HS_HCCHAR13",
        "address": 1074005648,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-13 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005652": {
        "name": "OTG_HS_HCSPLT13",
        "address": 1074005652,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-13 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005656": {
        "name": "OTG_HS_HCINT13",
        "address": 1074005656,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-13 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005660": {
        "name": "OTG_HS_HCINTMSK13",
        "address": 1074005660,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-13 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALLM response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005664": {
        "name": "OTG_HS_HCTSIZ13",
        "address": 1074005664,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-13 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005668": {
        "name": "OTG_HS_HCDMA13",
        "address": 1074005668,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-13 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005672": {
        "name": "OTG_HS_HCCHAR14",
        "address": 1074005672,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-14 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005676": {
        "name": "OTG_HS_HCSPLT14",
        "address": 1074005676,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-14 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005680": {
        "name": "OTG_HS_HCINT14",
        "address": 1074005680,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-14 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005684": {
        "name": "OTG_HS_HCINTMSK14",
        "address": 1074005684,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-14 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALLM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAKM response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACKM response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005688": {
        "name": "OTG_HS_HCTSIZ14",
        "address": 1074005688,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-14 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005692": {
        "name": "OTG_HS_HCDMA14",
        "address": 1074005692,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-14 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074005696": {
        "name": "OTG_HS_HCCHAR15",
        "address": 1074005696,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-15 characteristics\n          register",
        "fields": [
            {
                "name": "MPSIZ",
                "bitOffset": 0,
                "bitWidth": 11,
                "desc": "Maximum packet size"
            },
            {
                "name": "EPNUM",
                "bitOffset": 11,
                "bitWidth": 4,
                "desc": "Endpoint number"
            },
            {
                "name": "EPDIR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Endpoint direction"
            },
            {
                "name": "LSDEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Low-speed device"
            },
            {
                "name": "EPTYP",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Endpoint type"
            },
            {
                "name": "MC",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Multi Count (MC) / Error Count\n              (EC)"
            },
            {
                "name": "DAD",
                "bitOffset": 22,
                "bitWidth": 7,
                "desc": "Device address"
            },
            {
                "name": "ODDFRM",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Odd frame"
            },
            {
                "name": "CHDIS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Channel disable"
            },
            {
                "name": "CHENA",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Channel enable"
            }
        ]
    },
    "1074005700": {
        "name": "OTG_HS_HCSPLT15",
        "address": 1074005700,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-15 split control\n          register",
        "fields": [
            {
                "name": "PRTADDR",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Port address"
            },
            {
                "name": "HUBADDR",
                "bitOffset": 7,
                "bitWidth": 7,
                "desc": "Hub address"
            },
            {
                "name": "XACTPOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "XACTPOS"
            },
            {
                "name": "COMPLSPLT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Do complete split"
            },
            {
                "name": "SPLITEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Split enable"
            }
        ]
    },
    "1074005704": {
        "name": "OTG_HS_HCINT15",
        "address": 1074005704,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-15 interrupt\n          register",
        "fields": [
            {
                "name": "XFRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed"
            },
            {
                "name": "CHH",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received\n              interrupt"
            },
            {
                "name": "NAK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received\n              interrupt"
            },
            {
                "name": "ACK",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMOR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun"
            },
            {
                "name": "DTERR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error"
            }
        ]
    },
    "1074005708": {
        "name": "OTG_HS_HCINTMSK15",
        "address": 1074005708,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-15 interrupt mask\n          register",
        "fields": [
            {
                "name": "XFRCM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transfer completed mask"
            },
            {
                "name": "CHHM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Channel halted mask"
            },
            {
                "name": "AHBERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "AHB error"
            },
            {
                "name": "STALL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STALL response received interrupt\n              mask"
            },
            {
                "name": "NAKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NAK response received interrupt\n              mask"
            },
            {
                "name": "ACKM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ACK response received/transmitted\n              interrupt mask"
            },
            {
                "name": "NYET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Response received\n              interrupt"
            },
            {
                "name": "TXERRM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transaction error"
            },
            {
                "name": "BBERRM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Babble error"
            },
            {
                "name": "FRMORM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Frame overrun mask"
            },
            {
                "name": "DTERRM",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data toggle error mask"
            }
        ]
    },
    "1074005712": {
        "name": "OTG_HS_HCTSIZ15",
        "address": 1074005712,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-15 transfer size\n          register",
        "fields": [
            {
                "name": "XFRSIZ",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "Transfer size"
            },
            {
                "name": "PKTCNT",
                "bitOffset": 19,
                "bitWidth": 10,
                "desc": "Packet count"
            },
            {
                "name": "DPID",
                "bitOffset": 29,
                "bitWidth": 2,
                "desc": "Data PID"
            }
        ]
    },
    "1074005716": {
        "name": "OTG_HS_HCDMA15",
        "address": 1074005716,
        "size": 50,
        "access": "read-write",
        "desc": "OTG_HS host channel-15 DMA address\n          register",
        "fields": [
            {
                "name": "DMAADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DMA address"
            }
        ]
    },
    "1074007552": {
        "name": "OTG_HS_PCGCR",
        "address": 1074007552,
        "size": 50,
        "access": "read-write",
        "desc": "Power and clock gating control\n          register",
        "fields": [
            {
                "name": "STPPCLK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Stop PHY clock"
            },
            {
                "name": "GATEHCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Gate HCLK"
            },
            {
                "name": "PHYSUSP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PHY suspended"
            }
        ]
    },
    "1375777792": {
        "name": "CR",
        "address": 1375777792,
        "size": 32,
        "access": "read-write",
        "desc": "OctoSPI IO Manager Control\n          Register",
        "fields": [
            {
                "name": "MUXEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Multiplexed mode Enable"
            },
            {
                "name": "REQ2ACK_TIME",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "REQ to ACK Time"
            }
        ]
    },
    "1375777796": {
        "name": "P1CR",
        "address": 1375777796,
        "size": 32,
        "access": "read-write",
        "desc": "OctoSPI IO Manager Port 1 configuration\n          register",
        "fields": [
            {
                "name": "CLKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CLK/CLKn Enable for Port n"
            },
            {
                "name": "CLKSRC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CLK/CLKn Source for Port n"
            },
            {
                "name": "DQSEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DQSEN"
            },
            {
                "name": "DQSSRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DQSSRC"
            },
            {
                "name": "NCSEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NCSEN"
            },
            {
                "name": "NCSSRC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NCSSRC"
            },
            {
                "name": "IOLEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IOLEN"
            },
            {
                "name": "IOLSRC",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "IOLSRC"
            },
            {
                "name": "IOHEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "IOHEN"
            },
            {
                "name": "IOHSRC",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "IOHSRC"
            }
        ]
    },
    "1375777800": {
        "name": "P2CR",
        "address": 1375777800,
        "size": 32,
        "access": "read-write",
        "desc": "OctoSPI IO Manager Port 2 configuration\n          register",
        "fields": [
            {
                "name": "CLKEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CLKEN"
            },
            {
                "name": "CLKSRC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CLKSRC"
            },
            {
                "name": "DQSEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DQSEN"
            },
            {
                "name": "DQSSRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "DQSSRC"
            },
            {
                "name": "NCSEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "NCSEN"
            },
            {
                "name": "NCSSRC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "NCSSRC"
            },
            {
                "name": "IOLEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "IOLEN"
            },
            {
                "name": "IOLSRC",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "IOLSRC"
            },
            {
                "name": "IOHEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "IOHEN"
            },
            {
                "name": "IOHSRC",
                "bitOffset": 25,
                "bitWidth": 2,
                "desc": "IOHSRC"
            }
        ]
    },
    "1375778848": {
        "name": "OTFDEC_R1CFGR",
        "address": 1375778848,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\nNote: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted."
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\nThis bit-field is set once, i.e. if this bit is set it can only be reset to '0' if OTFDEC is reset.\nSetting this bit forces KEYLOCK bit to '1'."
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\nThis bitfield is set once, i.e. if this bit is set it can only be reset to '0' if the OTFDEC is reset."
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\nThis bitfield selects the OTFDEC operating mode for this region:\nWhen MODE is not equal to 11 the standard AES encryption mode is activated.\nWhen either of the MODE bits are changed the region's key and associated CRC are zeroed."
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\nWhen KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed.\nWhen KEYLOCK=1, KEYCRC remains unchanged until the next reset.\nCRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual.\nThis field is read only.\nNote: CRC information is updated only after the last bit of the key has been written."
            },
            {
                "name": "REGx_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\nThis 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register."
            }
        ]
    },
    "1375778852": {
        "name": "OTFDEC_R1STARTADDR",
        "address": 1375778852,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 start address register",
        "fields": [
            {
                "name": "REGx_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI start address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero."
            }
        ]
    },
    "1375778856": {
        "name": "OTFDEC_R1ENDADDR",
        "address": 1375778856,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 end address register",
        "fields": [
            {
                "name": "REGx_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI end address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones."
            }
        ]
    },
    "1375778860": {
        "name": "OTFDEC_R1NONCER0",
        "address": 1375778860,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 nonce register 0",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded."
            }
        ]
    },
    "1375778864": {
        "name": "OTFDEC_R1NONCER1",
        "address": 1375778864,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 nonce register 1",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\nRefer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield."
            }
        ]
    },
    "1375778868": {
        "name": "OTFDEC_R1KEYR0",
        "address": 1375778868,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 key register 0",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nReading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded.\nNote: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased."
            }
        ]
    },
    "1375778872": {
        "name": "OTFDEC_R1KEYR1",
        "address": 1375778872,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 key register 1",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778876": {
        "name": "OTFDEC_R1KEYR2",
        "address": 1375778876,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 key register 2",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778880": {
        "name": "OTFDEC_R1KEYR3",
        "address": 1375778880,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 1 key register 3",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778896": {
        "name": "OTFDEC_R2CFGR",
        "address": 1375778896,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\nNote: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted."
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\nThis bit-field is set once, i.e. if this bit is set it can only be reset to '0' if OTFDEC is reset.\nSetting this bit forces KEYLOCK bit to '1'."
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\nThis bitfield is set once, i.e. if this bit is set it can only be reset to '0' if the OTFDEC is reset."
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\nThis bitfield selects the OTFDEC operating mode for this region:\nWhen MODE is not equal to 11 the standard AES encryption mode is activated.\nWhen either of the MODE bits are changed the region's key and associated CRC are zeroed."
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\nWhen KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed.\nWhen KEYLOCK=1, KEYCRC remains unchanged until the next reset.\nCRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual.\nThis field is read only.\nNote: CRC information is updated only after the last bit of the key has been written."
            },
            {
                "name": "REGx_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\nThis 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register."
            }
        ]
    },
    "1375778900": {
        "name": "OTFDEC_R2STARTADDR",
        "address": 1375778900,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 start address register",
        "fields": [
            {
                "name": "REGx_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI start address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero."
            }
        ]
    },
    "1375778904": {
        "name": "OTFDEC_R2ENDADDR",
        "address": 1375778904,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 end address register",
        "fields": [
            {
                "name": "REGx_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI end address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones."
            }
        ]
    },
    "1375778908": {
        "name": "OTFDEC_R2NONCER0",
        "address": 1375778908,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 nonce register 0",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded."
            }
        ]
    },
    "1375778912": {
        "name": "OTFDEC_R2NONCER1",
        "address": 1375778912,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 nonce register 1",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\nRefer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield."
            }
        ]
    },
    "1375778916": {
        "name": "OTFDEC_R2KEYR0",
        "address": 1375778916,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 key register 0",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nReading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded.\nNote: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased."
            }
        ]
    },
    "1375778920": {
        "name": "OTFDEC_R2KEYR1",
        "address": 1375778920,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 key register 1",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778924": {
        "name": "OTFDEC_R2KEYR2",
        "address": 1375778924,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 key register 2",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778928": {
        "name": "OTFDEC_R2KEYR3",
        "address": 1375778928,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 2 key register 3",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778944": {
        "name": "OTFDEC_R3CFGR",
        "address": 1375778944,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\nNote: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted."
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\nThis bit-field is set once, i.e. if this bit is set it can only be reset to '0' if OTFDEC is reset.\nSetting this bit forces KEYLOCK bit to '1'."
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\nThis bitfield is set once, i.e. if this bit is set it can only be reset to '0' if the OTFDEC is reset."
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\nThis bitfield selects the OTFDEC operating mode for this region:\nWhen MODE is not equal to 11 the standard AES encryption mode is activated.\nWhen either of the MODE bits are changed the region's key and associated CRC are zeroed."
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\nWhen KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed.\nWhen KEYLOCK=1, KEYCRC remains unchanged until the next reset.\nCRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual.\nThis field is read only.\nNote: CRC information is updated only after the last bit of the key has been written."
            },
            {
                "name": "REGx_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\nThis 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register."
            }
        ]
    },
    "1375778948": {
        "name": "OTFDEC_R3STARTADDR",
        "address": 1375778948,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 start address register",
        "fields": [
            {
                "name": "REGx_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI start address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero."
            }
        ]
    },
    "1375778952": {
        "name": "OTFDEC_R3ENDADDR",
        "address": 1375778952,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 end address register",
        "fields": [
            {
                "name": "REGx_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI end address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones."
            }
        ]
    },
    "1375778956": {
        "name": "OTFDEC_R3NONCER0",
        "address": 1375778956,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 nonce register 0",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded."
            }
        ]
    },
    "1375778960": {
        "name": "OTFDEC_R3NONCER1",
        "address": 1375778960,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 nonce register 1",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\nRefer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield."
            }
        ]
    },
    "1375778964": {
        "name": "OTFDEC_R3KEYR0",
        "address": 1375778964,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 key register 0",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nReading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded.\nNote: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased."
            }
        ]
    },
    "1375778968": {
        "name": "OTFDEC_R3KEYR1",
        "address": 1375778968,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 key register 1",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778972": {
        "name": "OTFDEC_R3KEYR2",
        "address": 1375778972,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 key register 2",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778976": {
        "name": "OTFDEC_R3KEYR3",
        "address": 1375778976,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 3 key register 3",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375778992": {
        "name": "OTFDEC_R4CFGR",
        "address": 1375778992,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 configuration register",
        "fields": [
            {
                "name": "REG_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "region on-the-fly decryption enable\nNote: When this bit is set region context (version, key, nonce) must be valid or garbage will be decrypted."
            },
            {
                "name": "CONFIGLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "region config lock\nThis bit-field is set once, i.e. if this bit is set it can only be reset to '0' if OTFDEC is reset.\nSetting this bit forces KEYLOCK bit to '1'."
            },
            {
                "name": "KEYLOCK",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "region key lock\nThis bitfield is set once, i.e. if this bit is set it can only be reset to '0' if the OTFDEC is reset."
            },
            {
                "name": "MODE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "operating mode\nThis bitfield selects the OTFDEC operating mode for this region:\nWhen MODE is not equal to 11 the standard AES encryption mode is activated.\nWhen either of the MODE bits are changed the region's key and associated CRC are zeroed."
            },
            {
                "name": "KEYCRC",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "region key 8-bit CRC\nWhen KEYLOCK=0, KEYCRC bitfield is automatically computed by hardware while loading the key of this region in this exact sequence: KEYR0 then KEYR1 then KEYR2 then finally KEYR3 (all written once). A new computation starts as soon as a new valid sequence is initiated, and KEYCRC is read as zero until a valid sequence is completed.\nWhen KEYLOCK=1, KEYCRC remains unchanged until the next reset.\nCRC computation is an 8-bit checksum using the standard CRC-8-CCITT algorithm X8 + X2 + X + 1 (according the convention). Source code is available in this manual.\nThis field is read only.\nNote: CRC information is updated only after the last bit of the key has been written."
            },
            {
                "name": "REGx_VERSION",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "region firmware version\nThis 16-bit bitfield must be correctly initialized before the region corresponding REG_EN bit is set in the RxCFGR register."
            }
        ]
    },
    "1375778996": {
        "name": "OTFDEC_R4STARTADDR",
        "address": 1375778996,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 start address register",
        "fields": [
            {
                "name": "REGx_START_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI start address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits and the 12 LSB bits return zero."
            }
        ]
    },
    "1375779000": {
        "name": "OTFDEC_R4ENDADDR",
        "address": 1375779000,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 end address register",
        "fields": [
            {
                "name": "REGx_END_ADDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region AXI end address\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set, and RxENDADDR must be strictly greater than RxSTARTADDR to be valid.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded.\nNote: When determining the region the first 12 bits (LSB) and the last 4 bits (MSB) are ignored.\nWhen this register is accessed in read the 4 MSB bits returns zeros and the 12 LSB bits return ones."
            }
        ]
    },
    "1375779004": {
        "name": "OTFDEC_R4NONCER0",
        "address": 1375779004,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 nonce register 0",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nWriting this register while the region CONFIGLOCK bit in the RxCFGR register is set will be discarded."
            }
        ]
    },
    "1375779008": {
        "name": "OTFDEC_R4NONCER1",
        "address": 1375779008,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 nonce register 1",
        "fields": [
            {
                "name": "REGx_NONCE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region nonce, bits [63:32]\nRefer to the OTFDEC_RxNONCER0 register for description of the NONCE[63:0] bitfield."
            }
        ]
    },
    "1375779012": {
        "name": "OTFDEC_R4KEYR0",
        "address": 1375779012,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 key register 0",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [31:0]\nThis register must be written before the region corresponding REG_EN bit in the RxCFGR register is set.\nReading this register returns a zero value. Writing this register while the region CONFIGLOCK or KEYLOCK bit is set in the RxCFGR register will be discarded.\nNote: When application successfully changes MODE bits in RxCFGR register RxKEYR registers and associated KEYCRC are erased."
            }
        ]
    },
    "1375779016": {
        "name": "OTFDEC_R4KEYR1",
        "address": 1375779016,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 key register 1",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [63:32]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375779020": {
        "name": "OTFDEC_R4KEYR2",
        "address": 1375779020,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 key register 2",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [95:64]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375779024": {
        "name": "OTFDEC_R4KEYR3",
        "address": 1375779024,
        "size": 32,
        "access": "",
        "desc": "OTFDEC region 4 key register 3",
        "fields": [
            {
                "name": "REGx_KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Region key, bits [127:96]\nRefer to the OTFDEC_RxKEYR0 register for description of the KEY[127:0] bitfield."
            }
        ]
    },
    "1375779584": {
        "name": "OTFDEC_ISR",
        "address": 1375779584,
        "size": 32,
        "access": "",
        "desc": "OTFDEC interrupt status register ",
        "fields": [
            {
                "name": "SEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security Error Interrupt Flag status\nThis bit is set by hardware and read only by application. Bit is set when at least one security error has been detected (illegal access to keys, illegal write on locked configuration).\nBit is cleared when application sets in OTFDEC_ICR the corresponding bit to '1'."
            },
            {
                "name": "XONEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Execute-only execute-Never Error Interrupt Flag status\nThis bit is set by hardware and read only by application. Bit is set when a read access and not an instruction fetch is detected on any encrypted region with MODE bits set to 00 or 11. It is also set when an instruction fetch and not a read access is detected on any encrypted region with MODE bits set to 01.\nBit is cleared when application sets in OTFDEC_ICR the corresponding bit to '1'."
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key Error Interrupt Flag status\nThis bit is set by hardware and read only by application. Bit is set when a read access occurs on any encrypted region following the reset of the key registers by an abort event (tamper detection, unauthorized debugger connection, untrusted boot, RDP level regression).\nBit is cleared when application sets in OTFDEC_ICR the corresponding bit to '1'.\nAfter KEIF is set any subsequent read to any enabled encrypted region returns a zeroed value. This state remains until OTFDEC keys are initialized again."
            }
        ]
    },
    "1375779588": {
        "name": "OTFDEC_ICR",
        "address": 1375779588,
        "size": 32,
        "access": "",
        "desc": "OTFDEC interrupt clear register ",
        "fields": [
            {
                "name": "SEIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security Error Interrupt Flag clear\nThis bit is written by application, and always reads as 0."
            },
            {
                "name": "XONEIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Execute-only execute-Never Error Interrupt Flag clear\nThis bit is written by application, and always reads as 0."
            },
            {
                "name": "KEIF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key Error Interrupt Flag clear\nThis bit is written by application, and always reads as 0.\nNote: Clearing KEIF does not solve the source of the problem (bad key registers). To be able to read or execute again any encrypted region, OTFDEC key registers must properly initialized, again."
            }
        ]
    },
    "1375779592": {
        "name": "OTFDEC_IER",
        "address": 1375779592,
        "size": 32,
        "access": "",
        "desc": "OTFDEC interrupt enable register ",
        "fields": [
            {
                "name": "SEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Security Error Interrupt Enable\nThis bit is read and written by application. It controls the OTFDEC interrupt generation when SEIF flag status is set."
            },
            {
                "name": "XONEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Execute-only execute-Never Error Interrupt Enable\nThis bit is read and written by application. It controls the OTFDEC interrupt generation when XONEIF flag status is set."
            },
            {
                "name": "KEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Key Error Interrupt Enable\nThis bit is read and written by application. It controls the OTFDEC interrupt generation when KEIF flag status is set."
            }
        ]
    },
    "1208091648": {
        "name": "PSSI_CR",
        "address": 1208091648,
        "size": 32,
        "access": "",
        "desc": "PSSI control register ",
        "fields": [
            {
                "name": "CKPOL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Parallel data clock polarity\nThis bit configures the capture edge of the parallel clock or the edge used for driving outputs, depending on OUTEN."
            },
            {
                "name": "DEPOL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Data enable (PSSI_DE) polarity\nThis bit indicates the level on the PSSI_DE pin when the data are not valid on the parallel interface."
            },
            {
                "name": "RDYPOL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Ready (PSSI_RDY) polarity\nThis bit indicates the level on the PSSI_RDY pin when the data are not valid on the parallel interface."
            },
            {
                "name": "EDM",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Extended data mode"
            },
            {
                "name": "ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PSSI enable\nThe contents of the FIFO are flushed when ENABLE is cleared to 0.\nNote: When ENABLE=1, the content of PSSI_CR must not be changed, except for the ENABLE bit itself. All configuration bits can change as soon as ENABLE changes from 0 to 1.\nThe DMA controller and all PSSI configuration registers must be programmed correctly before setting the ENABLE bit to 1.\nThe ENABLE bit and the DCMI ENABLE bit (bit 15 of DCMI_CR) must not be set to 1 at the same time."
            },
            {
                "name": "DERDYCFG",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Data enable and ready configuration\nWhen the PSSI_RDY function is mapped to the PSSI_DE pin (settings 101 or 111), it is still the RDYPOL bit which determines its polarity. Similarly, when the PSSI_DE function is mapped to the PSSI_RDY pin (settings 110 or 111), it is still the DEPOL bit which determines its polarity."
            },
            {
                "name": "DMAEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DMA enable bit"
            },
            {
                "name": "OUTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Data direction selection bit"
            }
        ]
    },
    "1208091652": {
        "name": "PSSI_SR",
        "address": 1208091652,
        "size": 32,
        "access": "",
        "desc": "PSSI status register ",
        "fields": [
            {
                "name": "RTT4B",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "FIFO is ready to transfer four bytes"
            },
            {
                "name": "RTT1B",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO is ready to transfer one byte"
            }
        ]
    },
    "1208091656": {
        "name": "PSSI_RIS",
        "address": 1208091656,
        "size": 32,
        "access": "",
        "desc": "PSSI raw interrupt status register ",
        "fields": [
            {
                "name": "OVR_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun raw interrupt status\nThis bit is cleared by writing a 1 to the OVR_ISC bit in PSSI_ICR."
            }
        ]
    },
    "1208091660": {
        "name": "PSSI_IER",
        "address": 1208091660,
        "size": 32,
        "access": "",
        "desc": "PSSI interrupt enable register ",
        "fields": [
            {
                "name": "OVR_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun interrupt enable"
            }
        ]
    },
    "1208091664": {
        "name": "PSSI_MIS",
        "address": 1208091664,
        "size": 32,
        "access": "",
        "desc": "PSSI masked interrupt status register ",
        "fields": [
            {
                "name": "OVR_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun masked interrupt status\nThis bit is set to 1 only when PSSI_IER/OVR_IE and PSSI_RIS/OVR_RIS are both set to 1."
            }
        ]
    },
    "1208091668": {
        "name": "PSSI_ICR",
        "address": 1208091668,
        "size": 32,
        "access": "",
        "desc": "PSSI interrupt clear register ",
        "fields": [
            {
                "name": "OVR_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data buffer overrun/underrun interrupt status clear\nWriting this bit to 1 clears the OVR_RIS bit in PSSI_RIS."
            }
        ]
    },
    "1208091688": {
        "name": "PSSI_DR",
        "address": 1208091688,
        "size": 32,
        "access": "",
        "desc": "PSSI data register ",
        "fields": [
            {
                "name": "BYTE0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Data byte 0"
            },
            {
                "name": "BYTE1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Data byte 1"
            },
            {
                "name": "BYTE2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Data byte 2"
            },
            {
                "name": "BYTE3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Data byte 3"
            }
        ]
    },
    "1476544512": {
        "name": "CR1",
        "address": 1476544512,
        "size": 32,
        "access": "read-write",
        "desc": "PWR control register 1",
        "fields": [
            {
                "name": "LPDS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low-power Deepsleep with SVOS3 (SVOS4\n              and SVOS5 always use low-power, regardless of the\n              setting of this bit)"
            },
            {
                "name": "PVDE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Programmable voltage detector\n              enable"
            },
            {
                "name": "PLS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Programmable voltage detector level\n              selection These bits select the voltage threshold\n              detected by the PVD. Note: Refer to Section\n              Electrical characteristics of the product datasheet\n              for more details."
            },
            {
                "name": "DBP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Disable backup domain write protection\n              In reset state, the RCC_BDCR register, the RTC\n              registers (including the backup registers), BREN and\n              MOEN bits in PWR_CR2 register, are protected against\n              parasitic write access. This bit must be set to\n              enable write access to these registers."
            },
            {
                "name": "FLPS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Flash low-power mode in DStop mode This\n              bit allows to obtain the best trade-off between\n              low-power consumption and restart time when exiting\n              from DStop mode. When it is set, the Flash memory\n              enters low-power mode when D1 domain is in DStop\n              mode."
            },
            {
                "name": "SVOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "System Stop mode voltage scaling\n              selection These bits control the VCORE voltage level\n              in system Stop mode, to obtain the best trade-off\n              between power consumption and\n              performance."
            },
            {
                "name": "AVDEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Peripheral voltage monitor on VDDA\n              enable"
            },
            {
                "name": "ALS",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "Analog voltage detector level selection\n              These bits select the voltage threshold detected by\n              the AVD."
            }
        ]
    },
    "1476544516": {
        "name": "CSR1",
        "address": 1476544516,
        "size": 32,
        "access": "read-only",
        "desc": "PWR control status register 1",
        "fields": [
            {
                "name": "PVDO",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Programmable voltage detect output This\n              bit is set and cleared by hardware. It is valid only\n              if the PVD has been enabled by the PVDE bit. Note:\n              since the PVD is disabled in Standby mode, this bit\n              is equal to 0 after Standby or reset until the PVDE\n              bit is set."
            },
            {
                "name": "ACTVOSRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Voltage levels ready bit for currently\n              used VOS and SDLEVEL This bit is set to 1 by hardware\n              when the voltage regulator and the SD converter are\n              both disabled and Bypass mode is selected in PWR\n              control register 3 (PWR_CR3)."
            },
            {
                "name": "ACTVOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "VOS currently applied for VCORE voltage\n              scaling selection. These bits reflect the last VOS\n              value applied to the PMU."
            },
            {
                "name": "AVDO",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Analog voltage detector output on VDDA\n              This bit is set and cleared by hardware. It is valid\n              only if AVD on VDDA is enabled by the AVDEN bit.\n              Note: Since the AVD is disabled in Standby mode, this\n              bit is equal to 0 after Standby or reset until the\n              AVDEN bit is set."
            }
        ]
    },
    "1476544520": {
        "name": "CR2",
        "address": 1476544520,
        "size": 32,
        "access": "",
        "desc": "This register is not reset by wakeup from\n          Standby mode, RESET signal and VDD POR. It is only reset\n          by VSW POR and VSWRST reset. This register shall not be\n          accessed when VSWRST bit in RCC_BDCR register resets the\n          VSW domain.After reset, PWR_CR2 register is\n          write-protected. Prior to modifying its content, the DBP\n          bit in PWR_CR1 register must be set to disable the write\n          protection.",
        "fields": [
            {
                "name": "BREN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Backup regulator enable When set, the\n              Backup regulator (used to maintain the backup RAM\n              content in Standby and VBAT modes) is enabled. If\n              BREN is reset, the backup regulator is switched off.\n              The backup RAM can still be used in Run and Stop\n              modes. However, its content will be lost in Standby\n              and VBAT modes. If BREN is set, the application must\n              wait till the Backup Regulator Ready flag (BRRDY) is\n              set to indicate that the data written into the SRAM\n              will be maintained in Standby and VBAT\n              modes."
            },
            {
                "name": "MONEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "VBAT and temperature monitoring enable\n              When set, the VBAT supply and temperature monitoring\n              is enabled."
            },
            {
                "name": "BRRDY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Backup regulator ready This bit is set\n              by hardware to indicate that the Backup regulator is\n              ready."
            },
            {
                "name": "VBATL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "VBAT level monitoring versus low\n              threshold"
            },
            {
                "name": "VBATH",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "VBAT level monitoring versus high\n              threshold"
            },
            {
                "name": "TEMPL",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Temperature level monitoring versus low\n              threshold"
            },
            {
                "name": "TEMPH",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Temperature level monitoring versus high\n              threshold"
            }
        ]
    },
    "1476544524": {
        "name": "CR3",
        "address": 1476544524,
        "size": 32,
        "access": "",
        "desc": "Reset only by POR only, not reset by wakeup\n          from Standby mode and RESET pad. The lower byte of this\n          register is written once after POR and shall be written\n          before changing VOS level or ck_sys clock frequency. No\n          limitation applies to the upper bytes.Programming data\n          corresponding to an invalid combination of SDLEVEL,\n          SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be\n          ignored: data will not be written, the written-once\n          mechanism will lock the register and any further write\n          access will be ignored. The default supply configuration\n          will be kept and the ACTVOSRDY bit in PWR control status\n          register 1 (PWR_CSR1) will go on indicating invalid\n          voltage levels. The system shall be power cycled before\n          writing a new value.",
        "fields": [
            {
                "name": "BYPASS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Power management unit\n              bypass"
            },
            {
                "name": "LDOEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Low drop-out regulator\n              enable"
            },
            {
                "name": "SDEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SD converter Enable"
            },
            {
                "name": "VBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "VBAT charging enable"
            },
            {
                "name": "VBRS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "VBAT charging resistor\n              selection"
            },
            {
                "name": "USB33DEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "VDD33USB voltage level detector\n              enable."
            },
            {
                "name": "USBREGEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USB regulator enable."
            },
            {
                "name": "USB33RDY",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USB supply ready."
            }
        ]
    },
    "1476544528": {
        "name": "CPUCR",
        "address": 1476544528,
        "size": 32,
        "access": "",
        "desc": "This register allows controlling CPU1\n          power.",
        "fields": [
            {
                "name": "PDDS_D1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "D1 domain Power Down Deepsleep\n              selection. This bit allows CPU1 to define the\n              Deepsleep mode for D1 domain."
            },
            {
                "name": "PDDS_D2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "D2 domain Power Down Deepsleep. This bit\n              allows CPU1 to define the Deepsleep mode for D2\n              domain."
            },
            {
                "name": "PDDS_D3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "System D3 domain Power Down Deepsleep.\n              This bit allows CPU1 to define the Deepsleep mode for\n              System D3 domain."
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP flag This bit is set by hardware\n              and cleared only by any reset or by setting the CPU1\n              CSSF bit."
            },
            {
                "name": "SBF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "System Standby flag This bit is set by\n              hardware and cleared only by a POR (Power-on Reset)\n              or by setting the CPU1 CSSF bit"
            },
            {
                "name": "SBF_D1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "D1 domain DStandby flag This bit is set\n              by hardware and cleared by any system reset or by\n              setting the CPU1 CSSF bit. Once set, this bit can be\n              cleared only when the D1 domain is no longer in\n              DStandby mode."
            },
            {
                "name": "SBF_D2",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "D2 domain DStandby flag This bit is set\n              by hardware and cleared by any system reset or by\n              setting the CPU1 CSSF bit. Once set, this bit can be\n              cleared only when the D2 domain is no longer in\n              DStandby mode."
            },
            {
                "name": "CSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clear D1 domain CPU1 Standby, Stop and\n              HOLD flags (always read as 0) This bit is cleared to\n              0 by hardware."
            },
            {
                "name": "RUN_D3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Keep system D3 domain in Run mode\n              regardless of the CPU sub-systems modes"
            }
        ]
    },
    "1476544536": {
        "name": "D3CR",
        "address": 1476544536,
        "size": 32,
        "access": "",
        "desc": "This register allows controlling D3 domain\n          power.Following reset VOSRDY will be read 1 by\n          software",
        "fields": [
            {
                "name": "VOSRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "VOS Ready bit for VCORE voltage scaling\n              output selection. This bit is set to 1 by hardware\n              when Bypass mode is selected in PWR control register\n              3 (PWR_CR3)."
            },
            {
                "name": "VOS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Voltage scaling selection according to\n              performance These bits control the VCORE voltage\n              level and allow to obtains the best trade-off between\n              power consumption and performance: When increasing\n              the performance, the voltage scaling shall be changed\n              before increasing the system frequency. When\n              decreasing performance, the system frequency shall\n              first be decreased before changing the voltage\n              scaling."
            }
        ]
    },
    "1476544544": {
        "name": "WKUPCR",
        "address": 1476544544,
        "size": 32,
        "access": "read-write",
        "desc": "reset only by system reset, not reset by\n          wakeup from Standby mode5 wait states are required when\n          writing this register (when clearing a WKUPF bit in\n          PWR_WKUPFR, the AHB write access will complete after the\n          WKUPF has been cleared).",
        "fields": [
            {
                "name": "WKUPC",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0."
            }
        ]
    },
    "1476544548": {
        "name": "WKUPFR",
        "address": 1476544548,
        "size": 32,
        "access": "read-write",
        "desc": "reset only by system reset, not reset by\n          wakeup from Standby mode",
        "fields": [
            {
                "name": "WKUPF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
            },
            {
                "name": "WKUPF2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
            },
            {
                "name": "WKUPF3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
            },
            {
                "name": "WKUPF4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
            },
            {
                "name": "WKUPF5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
            },
            {
                "name": "WKUPF6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
            }
        ]
    },
    "1476544552": {
        "name": "WKUPEPR",
        "address": 1476544552,
        "size": 32,
        "access": "read-write",
        "desc": "Reset only by system reset, not reset by\n          wakeup from Standby mode",
        "fields": [
            {
                "name": "WKUPEN1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
            },
            {
                "name": "WKUPEN2",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
            },
            {
                "name": "WKUPEN3",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
            },
            {
                "name": "WKUPEN4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
            },
            {
                "name": "WKUPEN5",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
            },
            {
                "name": "WKUPEN6",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
            },
            {
                "name": "WKUPP1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
            },
            {
                "name": "WKUPP2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
            },
            {
                "name": "WKUPP3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
            },
            {
                "name": "WKUPP4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
            },
            {
                "name": "WKUPP5",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
            },
            {
                "name": "WKUPP6",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
            },
            {
                "name": "WKUPPUPD1",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Wakeup pin pull\n              configuration"
            },
            {
                "name": "WKUPPUPD2",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "Wakeup pin pull\n              configuration"
            },
            {
                "name": "WKUPPUPD3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup pin pull\n              configuration"
            },
            {
                "name": "WKUPPUPD4",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Wakeup pin pull\n              configuration"
            },
            {
                "name": "WKUPPUPD5",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Wakeup pin pull\n              configuration"
            },
            {
                "name": "WKUPPUPD6",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "Wakeup pin pull configuration for\n              WKUP(truncate(n/2)-7) These bits define the I/O pad\n              pull configuration used when WKUPEN(truncate(n/2)-7)\n              = 1. The associated GPIO port pull configuration\n              shall be set to the same value or to 00. The Wakeup\n              pin pull configuration is kept in Standby\n              mode."
            }
        ]
    },
    "1375768576": {
        "name": "IER",
        "address": 1375768576,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC interrupt enable\n          register",
        "fields": [
            {
                "name": "GIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt enable"
            },
            {
                "name": "GECCSEIE_",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Global ECC single error interrupt\n              enable"
            },
            {
                "name": "GECCDEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Global ECC double error interrupt\n              enable"
            },
            {
                "name": "GECCDEBWIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Global ECC double error on byte write\n              (BW) interrupt enable"
            }
        ]
    },
    "1375768608": {
        "name": "M1CR",
        "address": 1375768608,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1375768612": {
        "name": "M1SR",
        "address": 1375768612,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW) detected flag"
            }
        ]
    },
    "1375768616": {
        "name": "M1FAR",
        "address": 1375768616,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1375768620": {
        "name": "M1FDRL",
        "address": 1375768620,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1375768624": {
        "name": "M1FDRH",
        "address": 1375768624,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit memory)"
            }
        ]
    },
    "1375768628": {
        "name": "M1FECR",
        "address": 1375768628,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code Failing error code"
            }
        ]
    },
    "1375768640": {
        "name": "M2CR",
        "address": 1375768640,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1375768644": {
        "name": "M2SR",
        "address": 1375768644,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1375768648": {
        "name": "M2FAR",
        "address": 1375768648,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1375768652": {
        "name": "M2FDRL",
        "address": 1375768652,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1375768656": {
        "name": "M2FDRH",
        "address": 1375768656,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit memory)"
            }
        ]
    },
    "1375768664": {
        "name": "M2FECR",
        "address": 1375768664,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code Failing error code"
            }
        ]
    },
    "1375768672": {
        "name": "M3CR",
        "address": 1375768672,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1375768676": {
        "name": "M3SR",
        "address": 1375768676,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1375768680": {
        "name": "M3FAR",
        "address": 1375768680,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1375768684": {
        "name": "M3FDRL",
        "address": 1375768684,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1375768688": {
        "name": "M3FDRH",
        "address": 1375768688,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit memory)"
            }
        ]
    },
    "1375768700": {
        "name": "M3FECR",
        "address": 1375768700,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code Failing error code"
            }
        ]
    },
    "1375768704": {
        "name": "M4CR",
        "address": 1375768704,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1375768708": {
        "name": "M4SR",
        "address": 1375768708,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1375768712": {
        "name": "M4FAR",
        "address": 1375768712,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1375768716": {
        "name": "M4FDRL",
        "address": 1375768716,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1375768720": {
        "name": "M4FDRH",
        "address": 1375768720,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1375768736": {
        "name": "M5CR",
        "address": 1375768736,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1375768740": {
        "name": "M5SR",
        "address": 1375768740,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1375768744": {
        "name": "M5FAR",
        "address": 1375768744,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1375768748": {
        "name": "M5FDRL",
        "address": 1375768748,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1375768752": {
        "name": "M5FDRH",
        "address": 1375768752,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1375768756": {
        "name": "M5FECR",
        "address": 1375768756,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code"
            }
        ]
    },
    "1208102912": {
        "name": "IER",
        "address": 1208102912,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC interrupt enable\n          register",
        "fields": [
            {
                "name": "GIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt enable"
            },
            {
                "name": "GECCSEIE_",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Global ECC single error interrupt\n              enable"
            },
            {
                "name": "GECCDEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Global ECC double error interrupt\n              enable"
            },
            {
                "name": "GECCDEBWIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Global ECC double error on byte write\n              (BW) interrupt enable"
            }
        ]
    },
    "1208102944": {
        "name": "M1CR",
        "address": 1208102944,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1208102976": {
        "name": "M2CR",
        "address": 1208102976,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1208103008": {
        "name": "M3CR",
        "address": 1208103008,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1208102948": {
        "name": "M1SR",
        "address": 1208102948,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1208102980": {
        "name": "M2SR",
        "address": 1208102980,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1208103012": {
        "name": "M3SR",
        "address": 1208103012,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1208102952": {
        "name": "M1FAR",
        "address": 1208102952,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1208102984": {
        "name": "M2FAR",
        "address": 1208102984,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1208103016": {
        "name": "M3FAR",
        "address": 1208103016,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1208102956": {
        "name": "M1FDRL",
        "address": 1208102956,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1208102988": {
        "name": "M2FDRL",
        "address": 1208102988,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1208103020": {
        "name": "M3FDRL",
        "address": 1208103020,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1208102960": {
        "name": "M1FDRH",
        "address": 1208102960,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1208102992": {
        "name": "M2FDRH",
        "address": 1208102992,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1208103024": {
        "name": "M3FDRH",
        "address": 1208103024,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1208102964": {
        "name": "M1FECR",
        "address": 1208102964,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code"
            }
        ]
    },
    "1208103000": {
        "name": "M2FECR",
        "address": 1208103000,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code"
            }
        ]
    },
    "1208103036": {
        "name": "M3FECR",
        "address": 1208103036,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code"
            }
        ]
    },
    "1476554752": {
        "name": "IER",
        "address": 1476554752,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC interrupt enable\n          register",
        "fields": [
            {
                "name": "GIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Global interrupt enable"
            },
            {
                "name": "GECCSEIE_",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Global ECC single error interrupt\n              enable"
            },
            {
                "name": "GECCDEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Global ECC double error interrupt\n              enable"
            },
            {
                "name": "GECCDEBWIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Global ECC double error on byte write\n              (BW) interrupt enable"
            }
        ]
    },
    "1476554784": {
        "name": "M1CR",
        "address": 1476554784,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1476554816": {
        "name": "M2CR",
        "address": 1476554816,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x configuration\n          register",
        "fields": [
            {
                "name": "ECCSEIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC single error interrupt\n              enable"
            },
            {
                "name": "ECCDEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ECC double error interrupt\n              enable"
            },
            {
                "name": "ECCDEBWIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              interrupt enable"
            },
            {
                "name": "ECCELEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ECC error latching enable"
            }
        ]
    },
    "1476554788": {
        "name": "M1SR",
        "address": 1476554788,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1476554820": {
        "name": "M2SR",
        "address": 1476554820,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x status\n          register",
        "fields": [
            {
                "name": "SEDCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ECC single error detected and corrected\n              flag"
            },
            {
                "name": "DEDF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ECC double error detected\n              flag"
            },
            {
                "name": "DEBWDF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ECC double error on byte write (BW)\n              detected flag"
            }
        ]
    },
    "1476554792": {
        "name": "M1FAR",
        "address": 1476554792,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1476554824": {
        "name": "M2FAR",
        "address": 1476554824,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing address\n          register",
        "fields": [
            {
                "name": "FADD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "ECC error failing address"
            }
        ]
    },
    "1476554796": {
        "name": "M1FDRL",
        "address": 1476554796,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1476554828": {
        "name": "M2FDRL",
        "address": 1476554828,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data low\n          register",
        "fields": [
            {
                "name": "FDATAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data low"
            }
        ]
    },
    "1476554800": {
        "name": "M1FDRH",
        "address": 1476554800,
        "size": 32,
        "access": "read-only",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1476554832": {
        "name": "M2FDRH",
        "address": 1476554832,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing data high\n          register",
        "fields": [
            {
                "name": "FDATAH",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing data high (64-bit\n              memory)"
            }
        ]
    },
    "1476554804": {
        "name": "M1FECR",
        "address": 1476554804,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code"
            }
        ]
    },
    "1476554840": {
        "name": "M2FECR",
        "address": 1476554840,
        "size": 32,
        "access": "read-write",
        "desc": "RAMECC monitor x failing ECC error code\n          register",
        "fields": [
            {
                "name": "FEC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Failing error code"
            }
        ]
    },
    "1476543488": {
        "name": "CR",
        "address": 1476543488,
        "size": 32,
        "access": "read-write",
        "desc": "clock control register",
        "fields": [
            {
                "name": "HSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Internal high-speed clock\n              enable"
            },
            {
                "name": "HSIKERON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High Speed Internal clock enable in Stop\n              mode"
            },
            {
                "name": "HSIRDY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI clock ready flag"
            },
            {
                "name": "HSIDIV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "HSI clock divider"
            },
            {
                "name": "HSIDIVF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI divider flag"
            },
            {
                "name": "CSION",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CSI clock enable"
            },
            {
                "name": "CSIRDY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CSI clock ready flag"
            },
            {
                "name": "CSIKERON",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CSI clock enable in Stop\n              mode"
            },
            {
                "name": "RC48ON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RC48 clock enable"
            },
            {
                "name": "RC48RDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RC48 clock ready flag"
            },
            {
                "name": "D1CKRDY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "D1 domain clocks ready\n              flag"
            },
            {
                "name": "D2CKRDY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "D2 domain clocks ready\n              flag"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "HSE clock enable"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "HSE clock ready flag"
            },
            {
                "name": "HSEBYP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HSE clock bypass"
            },
            {
                "name": "HSECSSON",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "HSE Clock Security System\n              enable"
            },
            {
                "name": "PLL1ON",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL1 enable"
            },
            {
                "name": "PLL1RDY",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PLL1 clock ready flag"
            },
            {
                "name": "PLL2ON",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PLL2 enable"
            },
            {
                "name": "PLL2RDY",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PLL2 clock ready flag"
            },
            {
                "name": "PLL3ON",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PLL3 enable"
            },
            {
                "name": "PLL3RDY",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PLL3 clock ready flag"
            }
        ]
    },
    "1476543492": {
        "name": "HSICFGR",
        "address": 1476543492,
        "size": 32,
        "access": "",
        "desc": "RCC HSI configuration register ",
        "fields": [
            {
                "name": "HSICAL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "HSI clock calibration\nSet by hardware by option byte loading during system reset nreset.\nAdjusted by software through trimming bits HSITRIM.\nThis field represents the sum of engineering option byte calibration value and HSITRIM bits value."
            },
            {
                "name": "HSITRIM",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "HSI clock trimming\nSet by software to adjust calibration.\nHSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_HSI_opt) in order to form the calibration trimming value. HSICAL=HSITRIM+FLASH_HSI_opt.\nNote: The reset value of the field is 0x40."
            }
        ]
    },
    "1476543496": {
        "name": "CRRCR",
        "address": 1476543496,
        "size": 32,
        "access": "",
        "desc": "RCC clock recovery RC register ",
        "fields": [
            {
                "name": "HSI48CAL",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Internal RC 48 MHz clock calibration\nSet by hardware by option byte loading during system reset nreset.\nRead-only."
            }
        ]
    },
    "1476543500": {
        "name": "CSICFGR",
        "address": 1476543500,
        "size": 32,
        "access": "",
        "desc": "RCC CSI configuration register ",
        "fields": [
            {
                "name": "CSICAL",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "CSI clock calibration\nSet by hardware by option byte loading during system reset nreset.\nAdjusted by software through trimming bits CSITRIM.\nThis field represents the sum of engineering option byte calibration value and CSITRIM bits value."
            },
            {
                "name": "CSITRIM",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "CSI clock trimming\nSet by software to adjust calibration.\nCSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_CSI_opt) in order to form the calibration trimming value.\nCSICAL=CSITRIM+FLASH_CSI_opt.\nNote: The reset value of the field is 0x20."
            }
        ]
    },
    "1476543504": {
        "name": "CFGR",
        "address": 1476543504,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Clock Configuration\n          Register",
        "fields": [
            {
                "name": "SW",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "System clock switch"
            },
            {
                "name": "SWS",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "System clock switch status"
            },
            {
                "name": "STOPWUCK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "System clock selection after a wake up\n              from system Stop"
            },
            {
                "name": "STOPKERWUCK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Kernel clock selection after a wake up\n              from system Stop"
            },
            {
                "name": "RTCPRE",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "HSE division factor for RTC\n              clock"
            },
            {
                "name": "TIMPRE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Timers clocks prescaler\n              selection"
            },
            {
                "name": "MCO1PRE",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "MCO1 prescaler"
            },
            {
                "name": "MCO1",
                "bitOffset": 22,
                "bitWidth": 3,
                "desc": "Micro-controller clock output\n              1"
            },
            {
                "name": "MCO2PRE",
                "bitOffset": 25,
                "bitWidth": 4,
                "desc": "MCO2 prescaler"
            },
            {
                "name": "MCO2",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Micro-controller clock output\n              2"
            }
        ]
    },
    "1476543512": {
        "name": "D1CFGR",
        "address": 1476543512,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 1 Clock Configuration\n          Register",
        "fields": [
            {
                "name": "HPRE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "D1 domain AHB prescaler"
            },
            {
                "name": "D1PPRE",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "D1 domain APB3 prescaler"
            },
            {
                "name": "D1CPRE",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "D1 domain Core prescaler"
            }
        ]
    },
    "1476543516": {
        "name": "D2CFGR",
        "address": 1476543516,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 2 Clock Configuration\n          Register",
        "fields": [
            {
                "name": "D2PPRE1",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "D2 domain APB1 prescaler"
            },
            {
                "name": "D2PPRE2",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "D2 domain APB2 prescaler"
            }
        ]
    },
    "1476543520": {
        "name": "D3CFGR",
        "address": 1476543520,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 3 Clock Configuration\n          Register",
        "fields": [
            {
                "name": "D3PPRE",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "D3 domain APB4 prescaler"
            }
        ]
    },
    "1476543528": {
        "name": "PLLCKSELR",
        "address": 1476543528,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLLs Clock Source Selection\n          Register",
        "fields": [
            {
                "name": "PLLSRC",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "DIVMx and PLLs clock source\n              selection"
            },
            {
                "name": "DIVM1",
                "bitOffset": 4,
                "bitWidth": 6,
                "desc": "Prescaler for PLL1"
            },
            {
                "name": "DIVM2",
                "bitOffset": 12,
                "bitWidth": 6,
                "desc": "Prescaler for PLL2"
            },
            {
                "name": "DIVM3",
                "bitOffset": 20,
                "bitWidth": 6,
                "desc": "Prescaler for PLL3"
            }
        ]
    },
    "1476543532": {
        "name": "PLLCFGR",
        "address": 1476543532,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLLs Configuration\n          Register",
        "fields": [
            {
                "name": "PLL1FRACEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PLL1 fractional latch\n              enable"
            },
            {
                "name": "PLL1VCOSEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PLL1 VCO selection"
            },
            {
                "name": "PLL1RGE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PLL1 input frequency range"
            },
            {
                "name": "PLL2FRACEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PLL2 fractional latch\n              enable"
            },
            {
                "name": "PLL2VCOSEL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PLL2 VCO selection"
            },
            {
                "name": "PLL2RGE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "PLL2 input frequency range"
            },
            {
                "name": "PLL3FRACEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 fractional latch\n              enable"
            },
            {
                "name": "PLL3VCOSEL",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PLL3 VCO selection"
            },
            {
                "name": "PLL3RGE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "PLL3 input frequency range"
            },
            {
                "name": "DIVP1EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PLL1 DIVP divider output\n              enable"
            },
            {
                "name": "DIVQ1EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PLL1 DIVQ divider output\n              enable"
            },
            {
                "name": "DIVR1EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PLL1 DIVR divider output\n              enable"
            },
            {
                "name": "DIVP2EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PLL2 DIVP divider output\n              enable"
            },
            {
                "name": "DIVQ2EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PLL2 DIVQ divider output\n              enable"
            },
            {
                "name": "DIVR2EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PLL2 DIVR divider output\n              enable"
            },
            {
                "name": "DIVP3EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PLL3 DIVP divider output\n              enable"
            },
            {
                "name": "DIVQ3EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PLL3 DIVQ divider output\n              enable"
            },
            {
                "name": "DIVR3EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PLL3 DIVR divider output\n              enable"
            }
        ]
    },
    "1476543536": {
        "name": "PLL1DIVR",
        "address": 1476543536,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL1 Dividers Configuration\n          Register",
        "fields": [
            {
                "name": "DIVN1",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Multiplication factor for PLL1\n              VCO"
            },
            {
                "name": "DIVP1",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "PLL1 DIVP division factor"
            },
            {
                "name": "DIVQ1",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "PLL1 DIVQ division factor"
            },
            {
                "name": "DIVR1",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "PLL1 DIVR division factor"
            }
        ]
    },
    "1476543540": {
        "name": "PLL1FRACR",
        "address": 1476543540,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL1 Fractional Divider\n          Register",
        "fields": [
            {
                "name": "FRACN1",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "Fractional part of the multiplication\n              factor for PLL1 VCO"
            }
        ]
    },
    "1476543544": {
        "name": "PLL2DIVR",
        "address": 1476543544,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL2 Dividers Configuration\n          Register",
        "fields": [
            {
                "name": "DIVN2",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Multiplication factor for PLL1\n              VCO"
            },
            {
                "name": "DIVP2",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "PLL1 DIVP division factor"
            },
            {
                "name": "DIVQ2",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "PLL1 DIVQ division factor"
            },
            {
                "name": "DIVR2",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "PLL1 DIVR division factor"
            }
        ]
    },
    "1476543548": {
        "name": "PLL2FRACR",
        "address": 1476543548,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL2 Fractional Divider\n          Register",
        "fields": [
            {
                "name": "FRACN2",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "Fractional part of the multiplication\n              factor for PLL VCO"
            }
        ]
    },
    "1476543552": {
        "name": "PLL3DIVR",
        "address": 1476543552,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL3 Dividers Configuration\n          Register",
        "fields": [
            {
                "name": "DIVN3",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Multiplication factor for PLL1\n              VCO"
            },
            {
                "name": "DIVP3",
                "bitOffset": 9,
                "bitWidth": 7,
                "desc": "PLL DIVP division factor"
            },
            {
                "name": "DIVQ3",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "PLL DIVQ division factor"
            },
            {
                "name": "DIVR3",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "PLL DIVR division factor"
            }
        ]
    },
    "1476543556": {
        "name": "PLL3FRACR",
        "address": 1476543556,
        "size": 32,
        "access": "read-write",
        "desc": "RCC PLL3 Fractional Divider\n          Register",
        "fields": [
            {
                "name": "FRACN3",
                "bitOffset": 3,
                "bitWidth": 13,
                "desc": "Fractional part of the multiplication\n              factor for PLL3 VCO"
            }
        ]
    },
    "1476543564": {
        "name": "D1CCIPR",
        "address": 1476543564,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 1 Kernel Clock Configuration\n          Register",
        "fields": [
            {
                "name": "FMCSEL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FMC kernel clock source\n              selection"
            },
            {
                "name": "OCTOSPISEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "QUADSPI kernel clock source\n              selection"
            },
            {
                "name": "SDMMCSEL",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC kernel clock source\n              selection"
            },
            {
                "name": "CKPERSEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "per_ck clock source\n              selection"
            }
        ]
    },
    "1476543568": {
        "name": "D2CCIP1R",
        "address": 1476543568,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 2 Kernel Clock Configuration\n          Register",
        "fields": [
            {
                "name": "SAI1SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SAI1 and DFSDM1 kernel Aclk clock source\n              selection"
            },
            {
                "name": "SPI123SEL",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "SPI/I2S1,2 and 3 kernel clock source\n              selection"
            },
            {
                "name": "SPI45SEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "SPI4 and 5 kernel clock source\n              selection"
            },
            {
                "name": "SPDIFRXSEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "SPDIFRX kernel clock source\n              selection"
            },
            {
                "name": "DFSDM1SEL",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DFSDM1 kernel Clk clock source\n              selection"
            },
            {
                "name": "FDCANSEL",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "FDCAN kernel clock source\n              selection"
            },
            {
                "name": "SWPMISEL",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "SWPMI kernel clock source\n              selection"
            }
        ]
    },
    "1476543572": {
        "name": "D2CCIP2R",
        "address": 1476543572,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 2 Kernel Clock Configuration\n          Register",
        "fields": [
            {
                "name": "USART234578SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "USART2/3, UART4,5, 7/8 (APB1) kernel\n              clock source selection"
            },
            {
                "name": "USART16910SEL",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "USART1 and 6 kernel clock source\n              selection"
            },
            {
                "name": "RNGSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RNG kernel clock source\n              selection"
            },
            {
                "name": "I2C123SEL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "I2C1,2,3 kernel clock source\n              selection"
            },
            {
                "name": "USBSEL",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "USBOTG 1 and 2 kernel clock source\n              selection"
            },
            {
                "name": "CECSEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "HDMI-CEC kernel clock source\n              selection"
            },
            {
                "name": "LPTIM1SEL",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "LPTIM1 kernel clock source\n              selection"
            }
        ]
    },
    "1476543576": {
        "name": "D3CCIPR",
        "address": 1476543576,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Domain 3 Kernel Clock Configuration\n          Register",
        "fields": [
            {
                "name": "LPUART1SEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "LPUART1 kernel clock source\n              selection"
            },
            {
                "name": "I2C4SEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2C4 kernel clock source\n              selection"
            },
            {
                "name": "LPTIM2SEL",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "LPTIM2 kernel clock source\n              selection"
            },
            {
                "name": "LPTIM345SEL",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "LPTIM3,4,5 kernel clock source\n              selection"
            },
            {
                "name": "ADCSEL",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "SAR ADC kernel clock source\n              selection"
            },
            {
                "name": "SAI4ASEL",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Sub-Block A of SAI4 kernel clock source\n              selection"
            },
            {
                "name": "SAI4BSEL",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Sub-Block B of SAI4 kernel clock source\n              selection"
            },
            {
                "name": "SPI6SEL",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "SPI6 kernel clock source\n              selection"
            }
        ]
    },
    "1476543584": {
        "name": "CIER",
        "address": 1476543584,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Clock Source Interrupt Enable\n          Register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready Interrupt Enable"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready Interrupt Enable"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI ready Interrupt Enable"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSE ready Interrupt Enable"
            },
            {
                "name": "CSIRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CSI ready Interrupt Enable"
            },
            {
                "name": "RC48RDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RC48 ready Interrupt\n              Enable"
            },
            {
                "name": "PLL1RDYIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLL1 ready Interrupt\n              Enable"
            },
            {
                "name": "PLL2RDYIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL2 ready Interrupt\n              Enable"
            },
            {
                "name": "PLL3RDYIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 ready Interrupt\n              Enable"
            },
            {
                "name": "LSECSSIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE clock security system Interrupt\n              Enable"
            }
        ]
    },
    "1476543588": {
        "name": "CIFR",
        "address": 1476543588,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Clock Source Interrupt Flag\n          Register",
        "fields": [
            {
                "name": "LSIRDYF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready Interrupt Flag"
            },
            {
                "name": "LSERDYF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready Interrupt Flag"
            },
            {
                "name": "HSIRDYF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI ready Interrupt Flag"
            },
            {
                "name": "HSERDYF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSE ready Interrupt Flag"
            },
            {
                "name": "CSIRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CSI ready Interrupt Flag"
            },
            {
                "name": "RC48RDYF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RC48 ready Interrupt Flag"
            },
            {
                "name": "PLL1RDYF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLL1 ready Interrupt Flag"
            },
            {
                "name": "PLL2RDYF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL2 ready Interrupt Flag"
            },
            {
                "name": "PLL3RDYF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 ready Interrupt Flag"
            },
            {
                "name": "LSECSSF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE clock security system Interrupt\n              Flag"
            },
            {
                "name": "HSECSSF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSE clock security system Interrupt\n              Flag"
            }
        ]
    },
    "1476543592": {
        "name": "CICR",
        "address": 1476543592,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Clock Source Interrupt Clear\n          Register",
        "fields": [
            {
                "name": "LSIRDYC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI ready Interrupt Clear"
            },
            {
                "name": "LSERDYC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE ready Interrupt Clear"
            },
            {
                "name": "HSIRDYC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HSI ready Interrupt Clear"
            },
            {
                "name": "HSERDYC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSE ready Interrupt Clear"
            },
            {
                "name": "HSE_ready_Interrupt_Clear",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CSI ready Interrupt Clear"
            },
            {
                "name": "RC48RDYC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RC48 ready Interrupt Clear"
            },
            {
                "name": "PLL1RDYC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PLL1 ready Interrupt Clear"
            },
            {
                "name": "PLL2RDYC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL2 ready Interrupt Clear"
            },
            {
                "name": "PLL3RDYC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL3 ready Interrupt Clear"
            },
            {
                "name": "LSECSSC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LSE clock security system Interrupt\n              Clear"
            },
            {
                "name": "HSECSSC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HSE clock security system Interrupt\n              Clear"
            }
        ]
    },
    "1476543600": {
        "name": "BDCR",
        "address": 1476543600,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Backup Domain Control\n          Register",
        "fields": [
            {
                "name": "LSEON",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSE oscillator enabled"
            },
            {
                "name": "LSERDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE oscillator ready"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LSE oscillator bypass"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "LSE oscillator driving\n              capability"
            },
            {
                "name": "LSECSSON",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LSE clock security system\n              enable"
            },
            {
                "name": "LSECSSD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LSE clock security system failure\n              detection"
            },
            {
                "name": "RTCSEL",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RTC clock source selection"
            },
            {
                "name": "RTCEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC clock enable"
            },
            {
                "name": "BDRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Backup domain software reset"
            }
        ]
    },
    "1476543604": {
        "name": "CSR",
        "address": 1476543604,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Clock Control and Status\n          Register",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI oscillator enable"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSI oscillator ready"
            }
        ]
    },
    "1476543612": {
        "name": "AHB3RSTR",
        "address": 1476543612,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB3 Reset Register",
        "fields": [
            {
                "name": "MDMARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MDMA block reset"
            },
            {
                "name": "DMA2DRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA2D block reset"
            },
            {
                "name": "FMCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FMC block reset"
            },
            {
                "name": "OCTOSPI1RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "QUADSPI and QUADSPI delay block\n              reset"
            },
            {
                "name": "SDMMC1RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 delay block\n              reset"
            },
            {
                "name": "OCTOSPI2RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OCTOSPI2 and OCTOSPI2 delay block reset\nSet and reset by software"
            },
            {
                "name": "IOMNGRRST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OCTOSPIM reset\nSet and reset by software"
            },
            {
                "name": "OTFD1RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OTFD1 reset\nSet and reset by software\nTake care that resetting the OTFD means loosing the decryption key loaded during secure boot."
            },
            {
                "name": "OTFD2RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "OTFD2 reset\nSet and reset by software\nTake care that resetting the OTFD means loosing the decryption key loaded during secure boot."
            },
            {
                "name": "CPURST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU reset"
            }
        ]
    },
    "1476543616": {
        "name": "AHB1RSTR",
        "address": 1476543616,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "DMA1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 block reset"
            },
            {
                "name": "DMA2RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 block reset"
            },
            {
                "name": "ADC12RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC1&2 block reset"
            },
            {
                "name": "ETH1MACRST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ETH1MAC block reset"
            },
            {
                "name": "USB1OTGRST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USB1OTG block reset"
            }
        ]
    },
    "1476543620": {
        "name": "AHB2RSTR",
        "address": 1476543620,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "DCMI_PSSIRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DCMI_PSSIRST"
            },
            {
                "name": "CRYPTRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Cryptography block reset"
            },
            {
                "name": "HASHRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Hash block reset"
            },
            {
                "name": "RNGRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Random Number Generator block\n              reset"
            },
            {
                "name": "SDMMC2RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SDMMC2 and SDMMC2 Delay block\n              reset"
            },
            {
                "name": "FMACRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMAC reset"
            },
            {
                "name": "CORDICRST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CORDIC coprocessor block reset"
            }
        ]
    },
    "1476543624": {
        "name": "AHB4RSTR",
        "address": 1476543624,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "GPIOARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOCRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIODRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOERST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOFRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOGRST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOHRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOJRST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "GPIOKRST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "GPIO block reset"
            },
            {
                "name": "CRCRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CRC block reset"
            },
            {
                "name": "BDMARST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BDMA block reset"
            },
            {
                "name": "ADC3RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ADC3 block reset"
            },
            {
                "name": "HSEMRST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "HSEM block reset"
            }
        ]
    },
    "1476543628": {
        "name": "APB3RSTR",
        "address": 1476543628,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "LTDCRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LTDC block reset"
            }
        ]
    },
    "1476543632": {
        "name": "APB1LRSTR",
        "address": 1476543632,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM3RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM4RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM5RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM6RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM7RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM12RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM13RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "TIM14RST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "LPTIM1RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TIM block reset"
            },
            {
                "name": "SPI2RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 block reset"
            },
            {
                "name": "SPI3RST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 block reset"
            },
            {
                "name": "SPDIFRXRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SPDIFRX block reset"
            },
            {
                "name": "USART2RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 block reset"
            },
            {
                "name": "USART3RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 block reset"
            },
            {
                "name": "UART4RST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 block reset"
            },
            {
                "name": "UART5RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 block reset"
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 block reset"
            },
            {
                "name": "I2C2RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 block reset"
            },
            {
                "name": "I2C3RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 block reset"
            },
            {
                "name": "I2C5RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2C5 block reset"
            },
            {
                "name": "CECRST",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "HDMI-CEC block reset"
            },
            {
                "name": "DAC12RST",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 and 2 Blocks Reset"
            },
            {
                "name": "USART7RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "USART7 block reset"
            },
            {
                "name": "USART8RST",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "USART8 block reset"
            }
        ]
    },
    "1476543636": {
        "name": "APB1HRSTR",
        "address": 1476543636,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "CRSRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock Recovery System\n              reset"
            },
            {
                "name": "SWPMIRST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SWPMI block reset"
            },
            {
                "name": "OPAMPRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OPAMP block reset"
            },
            {
                "name": "MDIOSRST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MDIOS block reset"
            },
            {
                "name": "FDCANRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FDCAN block reset"
            },
            {
                "name": "TIM23RST",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM23 block reset"
            },
            {
                "name": "TIM24RST",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TIM24 block resett"
            }
        ]
    },
    "1476543640": {
        "name": "APB2RSTR",
        "address": 1476543640,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "TIM1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 block reset"
            },
            {
                "name": "TIM8RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM8 block reset"
            },
            {
                "name": "USART1RST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 block reset"
            },
            {
                "name": "USART6RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 block reset"
            },
            {
                "name": "UART9RST",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "UART9 block reset\nSet and reset by software."
            },
            {
                "name": "USART10RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "USART10 block reset\nSet and reset by software."
            },
            {
                "name": "SPI1RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 block reset"
            },
            {
                "name": "SPI4RST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI4 block reset"
            },
            {
                "name": "TIM15RST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 block reset"
            },
            {
                "name": "TIM16RST",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 block reset"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 block reset"
            },
            {
                "name": "SPI5RST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI5 block reset"
            },
            {
                "name": "SAI1RST",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI1 block reset"
            },
            {
                "name": "DFSDM1RST",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DFSDM1 block reset\nSet and reset by software."
            }
        ]
    },
    "1476543644": {
        "name": "APB4RSTR",
        "address": 1476543644,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB4 Peripheral Reset\n          Register",
        "fields": [
            {
                "name": "SYSCFGRST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYSCFG block reset"
            },
            {
                "name": "LPUART1RST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LPUART1 block reset"
            },
            {
                "name": "SPI6RST",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI6 block reset"
            },
            {
                "name": "I2C4RST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 block reset"
            },
            {
                "name": "LPTIM2RST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 block reset"
            },
            {
                "name": "LPTIM3RST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM3 block reset"
            },
            {
                "name": "LPTIM4RST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 block reset"
            },
            {
                "name": "LPTIM5RST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 block reset"
            },
            {
                "name": "COMP12RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "COMP12 Blocks Reset"
            },
            {
                "name": "VREFRST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VREF block reset"
            },
            {
                "name": "SAI4RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI4 block reset"
            },
            {
                "name": "DTSRST",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Digital temperature sensor block reset\nSet and reset by software."
            }
        ]
    },
    "1476543648": {
        "name": "GCR",
        "address": 1476543648,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Global Control Register",
        "fields": [
            {
                "name": "WW1RSC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WWDG1 reset scope control"
            }
        ]
    },
    "1476543656": {
        "name": "D3AMR",
        "address": 1476543656,
        "size": 32,
        "access": "read-write",
        "desc": "RCC D3 Autonomous mode\n          Register",
        "fields": [
            {
                "name": "BDMAAMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BDMA and DMAMUX Autonomous mode\n              enable"
            },
            {
                "name": "LPUART1AMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LPUART1 Autonomous mode\n              enable"
            },
            {
                "name": "SPI6AMEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI6 Autonomous mode\n              enable"
            },
            {
                "name": "I2C4AMEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 Autonomous mode\n              enable"
            },
            {
                "name": "LPTIM2AMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 Autonomous mode\n              enable"
            },
            {
                "name": "LPTIM3AMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM3 Autonomous mode\n              enable"
            },
            {
                "name": "LPTIM4AMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 Autonomous mode\n              enable"
            },
            {
                "name": "LPTIM5AMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 Autonomous mode\n              enable"
            },
            {
                "name": "COMP12AMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "COMP12 Autonomous mode\n              enable"
            },
            {
                "name": "VREFAMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VREF Autonomous mode\n              enable"
            },
            {
                "name": "RTCAMEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC Autonomous mode enable"
            },
            {
                "name": "CRCAMEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CRC Autonomous mode enable"
            },
            {
                "name": "SAI4AMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI4 Autonomous mode\n              enable"
            },
            {
                "name": "ADC3AMEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ADC3 Autonomous mode\n              enable"
            },
            {
                "name": "DTSAMEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Digital temperature sensor Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
            },
            {
                "name": "BKPSRAMAMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Backup RAM Autonomous mode\n              enable"
            },
            {
                "name": "SRAM4AMEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM4 Autonomous mode\n              enable"
            }
        ]
    },
    "1476543696": {
        "name": "RSR",
        "address": 1476543696,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Reset Status Register",
        "fields": [
            {
                "name": "RMVF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Remove reset flag"
            },
            {
                "name": "CPURSTF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU reset flag"
            },
            {
                "name": "D1RSTF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "D1 domain power switch reset\n              flag"
            },
            {
                "name": "D2RSTF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "D2 domain power switch reset\n              flag"
            },
            {
                "name": "BORRSTF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BOR reset flag"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Pin reset flag (NRST)"
            },
            {
                "name": "PORRSTF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "POR/PDR reset flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "System reset from CPU reset\n              flag"
            },
            {
                "name": "IWDG1RSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Independent Watchdog reset\n              flag"
            },
            {
                "name": "WWDG1RSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Window Watchdog reset flag"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
            }
        ]
    },
    "1476543700": {
        "name": "AHB3ENR",
        "address": 1476543700,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB3 Clock Register",
        "fields": [
            {
                "name": "MDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MDMA Peripheral Clock\n              Enable"
            },
            {
                "name": "DMA2DEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA2D Peripheral Clock\n              Enable"
            },
            {
                "name": "FMCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FMC Peripheral Clocks\n              Enable"
            },
            {
                "name": "OCTOSPI1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OCTOSPI1 and OCTOSPI1 delay clock enable"
            },
            {
                "name": "SDMMC1EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
            },
            {
                "name": "OCTOSPI2EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OCTOSPI2 clock enable\nSet and reset by software."
            },
            {
                "name": "IOMNGREN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OCTOSPIM clock enable\nSet and reset by software."
            },
            {
                "name": "OTFD1EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OTFD1 clock enable\nSet and reset by software."
            },
            {
                "name": "OTFD2EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "OTFD2 clock enable\nSet and reset by software."
            }
        ]
    },
    "1476543704": {
        "name": "AHB1ENR",
        "address": 1476543704,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 Clock Register",
        "fields": [
            {
                "name": "DMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 Clock Enable"
            },
            {
                "name": "DMA2EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 Clock Enable"
            },
            {
                "name": "ADC12EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC1/2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "ETH1MACEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Ethernet MAC bus interface Clock\n              Enable"
            },
            {
                "name": "ETH1TXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Ethernet Transmission Clock\n              Enable"
            },
            {
                "name": "ETH1RXEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Ethernet Reception Clock\n              Enable"
            },
            {
                "name": "USB1OTGHSEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USB1OTG Peripheral Clocks\n              Enable"
            },
            {
                "name": "USB1OTGHSULPIEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USB_PHY1 Clocks Enable"
            }
        ]
    },
    "1476543708": {
        "name": "AHB2ENR",
        "address": 1476543708,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 Clock Register",
        "fields": [
            {
                "name": "DCMI_PSSIEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CAMITF peripheral clock\n              enable"
            },
            {
                "name": "CRYPTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRYPT peripheral clock\n              enable"
            },
            {
                "name": "HASHEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HASH peripheral clock\n              enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RNG peripheral clocks\n              enable"
            },
            {
                "name": "SDMMC2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SDMMC2 and SDMMC2 delay clock\n              enable"
            },
            {
                "name": "FMACEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMAC clock enable"
            },
            {
                "name": "CORDICEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CORDIC clock enable"
            },
            {
                "name": "SRAM1EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM1 block enable"
            },
            {
                "name": "SRAM2EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 block enable"
            }
        ]
    },
    "1476543712": {
        "name": "AHB4ENR",
        "address": 1476543712,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 Clock Register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIODEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOEEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOJEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOKEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CRC peripheral clock\n              enable"
            },
            {
                "name": "BDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BDMA and DMAMUX2 Clock\n              Enable"
            },
            {
                "name": "ADC3EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ADC3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "HSEMEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "HSEM peripheral clock\n              enable"
            },
            {
                "name": "BKPRAMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Backup RAM Clock Enable"
            }
        ]
    },
    "1476543716": {
        "name": "APB3ENR",
        "address": 1476543716,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 Clock Register",
        "fields": [
            {
                "name": "LTDCEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LTDC peripheral clock\n              enable"
            },
            {
                "name": "WWDG1EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WWDG1 Clock Enable"
            }
        ]
    },
    "1476543720": {
        "name": "APB1LENR",
        "address": 1476543720,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Clock Register",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM4EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM12EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM13EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM14EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI3EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPDIFRXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SPDIFRX Peripheral Clocks\n              Enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C3EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C5EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2C5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "CECEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "HDMI-CEC peripheral clock\n              enable"
            },
            {
                "name": "DAC12EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 and 2 peripheral clock\n              enable"
            },
            {
                "name": "UART7EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "UART7 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART8EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UART8 Peripheral Clocks\n              Enable"
            }
        ]
    },
    "1476543724": {
        "name": "APB1HENR",
        "address": 1476543724,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Clock Register",
        "fields": [
            {
                "name": "CRSEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock Recovery System peripheral clock\n              enable"
            },
            {
                "name": "SWPMIEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SWPMI Peripheral Clocks\n              Enable"
            },
            {
                "name": "OPAMPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OPAMP peripheral clock\n              enable"
            },
            {
                "name": "MDIOSEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MDIOS peripheral clock\n              enable"
            },
            {
                "name": "FDCANEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FDCAN Peripheral Clocks\n              Enable"
            },
            {
                "name": "TIM23EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM23 Peripheral Clocks\n              Enable"
            },
            {
                "name": "TIM24EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TIM24 Peripheral Clocks\n              Enable"
            }
        ]
    },
    "1476543728": {
        "name": "APB2ENR",
        "address": 1476543728,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 Clock Register",
        "fields": [
            {
                "name": "TIM1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 peripheral clock\n              enable"
            },
            {
                "name": "TIM8EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM8 peripheral clock\n              enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "USART6EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART9EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "UART9 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "USART10EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "USART10 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI4EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 peripheral clock enable\nSet and reset by software."
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 peripheral clock\n              enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 peripheral clock\n              enable"
            },
            {
                "name": "SPI5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SAI1EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "DFSDM1EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DFSDM1 peripheral clocks enable\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively,"
            }
        ]
    },
    "1476543732": {
        "name": "APB4ENR",
        "address": 1476543732,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB4 Clock Register",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYSCFG peripheral clock\n              enable"
            },
            {
                "name": "LPUART1EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LPUART1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI6EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI6 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C4EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM3EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM4EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM5EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "COMP12EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "COMP1/2 peripheral clock\n              enable"
            },
            {
                "name": "VREFEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VREF peripheral clock\n              enable"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC APB Clock Enable"
            },
            {
                "name": "SAI4EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "DTSEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Digital temperature sensor peripheral clock enable\nSet and reset by software."
            }
        ]
    },
    "1476543740": {
        "name": "AHB3LPENR",
        "address": 1476543740,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB3 Sleep Clock Register",
        "fields": [
            {
                "name": "MDMALPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MDMA Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "DMA2DLPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA2D Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "FLASHLPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash interface Clock Enable During CSleep Mode"
            },
            {
                "name": "FMCLPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FMC Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "OCTO1LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "SDMMC1LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "OCTO2LPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "IOMNGRLPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OCTOSPIM block clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "OTFD1LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OTFD1 block clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "OTFD2LPEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "OTFD2 block clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "DTCM1LPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "D1DTCM1 Block Clock Enable During CSleep\n              mode"
            },
            {
                "name": "DTCM2LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
            },
            {
                "name": "ITCMLPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "D1ITCM Block Clock Enable During CSleep\n              mode"
            },
            {
                "name": "AXISRAMLPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AXISRAM Block Clock Enable During CSleep\n              mode"
            }
        ]
    },
    "1476543744": {
        "name": "AHB1LPENR",
        "address": 1476543744,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 Sleep Clock Register",
        "fields": [
            {
                "name": "DMA1LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "DMA2LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "ADC12LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "ETH1MACLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Ethernet MAC bus interface Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "ETH1TXLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Ethernet Transmission Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "ETH1RXLPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Ethernet Reception Clock Enable During\n              CSleep Mode"
            },
            {
                "name": "USB1OTGHSLPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USB1OTG peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "USB1OTGHSULPILPEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USB_PHY1 clock enable during CSleep\n              mode"
            }
        ]
    },
    "1476543748": {
        "name": "AHB2LPENR",
        "address": 1476543748,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 Sleep Clock Register",
        "fields": [
            {
                "name": "DCMI_PSSILPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DCMI_PSSILPEN"
            },
            {
                "name": "CRYPTLPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRYPT peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "HASHLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HASH peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "RNGLPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RNG peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "SDMMC2LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "FMACLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMAC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "CORDICLPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CORDIC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "SRAM1LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM1 Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "SRAM2LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 Clock Enable During CSleep\n              Mode"
            }
        ]
    },
    "1476543752": {
        "name": "AHB4LPENR",
        "address": 1476543752,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 Sleep Clock Register",
        "fields": [
            {
                "name": "GPIOALPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOBLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOCLPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIODLPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOELPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOFLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOGLPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOHLPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOJLPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOKLPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "CRCLPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CRC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "BDMALPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BDMA Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "ADC3LPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "BKPRAMLPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Backup RAM Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "SRAM4LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM4 Clock Enable During CSleep\n              Mode"
            }
        ]
    },
    "1476543756": {
        "name": "APB3LPENR",
        "address": 1476543756,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 Sleep Clock Register",
        "fields": [
            {
                "name": "LTDCLPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LTDC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "WWDG1LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WWDG1 Clock Enable During CSleep\n              Mode"
            }
        ]
    },
    "1476543760": {
        "name": "APB1LLPENR",
        "address": 1476543760,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Low Sleep Clock\n          Register",
        "fields": [
            {
                "name": "TIM2LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM3LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM4LPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM5LPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM6LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM7LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM12LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM13LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM13 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM14LPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM14 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "LPTIM1LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI2LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI3LPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPDIFRXLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SPDIFRX Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART2LPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART3LPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "UART4LPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "UART5LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C1LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C2LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C3LPEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C5LPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2C5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "CECLPEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CEC Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "DAC12LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1/2 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "USART7LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART8LPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
            }
        ]
    },
    "1476543764": {
        "name": "APB1HLPENR",
        "address": 1476543764,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 High Sleep Clock\n          Register",
        "fields": [
            {
                "name": "CRSLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock Recovery System peripheral clock\n              enable during CSleep mode"
            },
            {
                "name": "SWPMILPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "OPAMPLPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OPAMP peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "MDIOSLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MDIOS peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "FDCANLPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "TIM23LPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM23 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "TIM24LPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TIM24 Peripheral Clocks Enable During\n              CSleep Mode"
            }
        ]
    },
    "1476543768": {
        "name": "APB2LPENR",
        "address": 1476543768,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 Sleep Clock Register",
        "fields": [
            {
                "name": "TIM1LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM8LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM8 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "USART1LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART6LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "UART9LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "UART9 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "USART10LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "USART10 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "SPI1LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI4LPEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "TIM15LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM16LPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM17LPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "SPI5LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SAI1LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "DFSDM1LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DFSDM1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock."
            }
        ]
    },
    "1476543772": {
        "name": "APB4LPENR",
        "address": 1476543772,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB4 Sleep Clock Register",
        "fields": [
            {
                "name": "SYSCFGLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYSCFG peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "LPUART1LPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LPUART1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI6LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C4LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM2LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM3LPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM4LPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM5LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "COMP12LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "COMP1/2 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "VREFLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VREF peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "RTCAPBLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC APB Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "SAI4LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "DTSLPEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Digital temperature sensor peripheral clock enable during CSleep mode"
            }
        ]
    },
    "1476543792": {
        "name": "C1_RSR",
        "address": 1476543792,
        "size": 32,
        "access": "read-write",
        "desc": "RCC Reset Status Register",
        "fields": [
            {
                "name": "RMVF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Remove reset flag"
            },
            {
                "name": "CPURSTF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CPU reset flag"
            },
            {
                "name": "D1RSTF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "D1 domain power switch reset\n              flag"
            },
            {
                "name": "D2RSTF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "D2 domain power switch reset\n              flag"
            },
            {
                "name": "BORRSTF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BOR reset flag"
            },
            {
                "name": "PINRSTF",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Pin reset flag (NRST)"
            },
            {
                "name": "PORRSTF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "POR/PDR reset flag"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "System reset from CPU reset\n              flag"
            },
            {
                "name": "IWDG1RSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Independent Watchdog reset\n              flag"
            },
            {
                "name": "WWDG1RSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Window Watchdog reset flag"
            },
            {
                "name": "LPWRRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
            }
        ]
    },
    "1476543796": {
        "name": "C1_AHB3ENR",
        "address": 1476543796,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB3 Clock Register",
        "fields": [
            {
                "name": "MDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MDMA Peripheral Clock\n              Enable"
            },
            {
                "name": "DMA2DEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA2D Peripheral Clock\n              Enable"
            },
            {
                "name": "FMCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FMC Peripheral Clocks\n              Enable"
            },
            {
                "name": "OCTOSPI1EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OCTOSPI1 and OCTOSPI1 delay clock enable"
            },
            {
                "name": "SDMMC1EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
            },
            {
                "name": "OCTOSPI2EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OCTOSPI2 clock enable\nSet and reset by software."
            },
            {
                "name": "IOMNGREN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OCTOSPIM clock enable\nSet and reset by software."
            },
            {
                "name": "OTFD1EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OTFD1 clock enable\nSet and reset by software."
            },
            {
                "name": "OTFD2EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "OTFD2 clock enable\nSet and reset by software."
            }
        ]
    },
    "1476543800": {
        "name": "C1_AHB1ENR",
        "address": 1476543800,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 Clock Register",
        "fields": [
            {
                "name": "DMA1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 Clock Enable"
            },
            {
                "name": "DMA2EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 Clock Enable"
            },
            {
                "name": "ADC12EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC1/2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "ETH1MACEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Ethernet MAC bus interface Clock\n              Enable"
            },
            {
                "name": "ETH1TXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Ethernet Transmission Clock\n              Enable"
            },
            {
                "name": "ETH1RXEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Ethernet Reception Clock\n              Enable"
            },
            {
                "name": "USB1OTGHSEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USB1OTG Peripheral Clocks\n              Enable"
            },
            {
                "name": "USB1OTGHSULPIEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USB_PHY1 Clocks Enable"
            }
        ]
    },
    "1476543804": {
        "name": "C1_AHB2ENR",
        "address": 1476543804,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 Clock Register",
        "fields": [
            {
                "name": "DCMI_PSSIEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CAMITF peripheral clock\n              enable"
            },
            {
                "name": "CRYPTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRYPT peripheral clock\n              enable"
            },
            {
                "name": "HASHEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HASH peripheral clock\n              enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RNG peripheral clocks\n              enable"
            },
            {
                "name": "SDMMC2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SDMMC2 and SDMMC2 delay clock\n              enable"
            },
            {
                "name": "FMACEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMAC clock enable"
            },
            {
                "name": "CORDICEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CORDIC clock enable"
            },
            {
                "name": "SRAM1EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM1 block enable"
            },
            {
                "name": "SRAM2EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 block enable"
            }
        ]
    },
    "1476543808": {
        "name": "C1_AHB4ENR",
        "address": 1476543808,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 Clock Register",
        "fields": [
            {
                "name": "GPIOAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOCEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIODEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOEEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOFEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOGEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOHEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOJEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "GPIOKEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "0GPIO peripheral clock\n              enable"
            },
            {
                "name": "CRCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CRC peripheral clock\n              enable"
            },
            {
                "name": "BDMAEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BDMA and DMAMUX2 Clock\n              Enable"
            },
            {
                "name": "ADC3EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ADC3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "HSEMEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "HSEM peripheral clock\n              enable"
            },
            {
                "name": "BKPRAMEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Backup RAM Clock Enable"
            }
        ]
    },
    "1476543812": {
        "name": "C1_APB3ENR",
        "address": 1476543812,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 Clock Register",
        "fields": [
            {
                "name": "LTDCEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LTDC peripheral clock\n              enable"
            },
            {
                "name": "WWDG1EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WWDG1 Clock Enable"
            }
        ]
    },
    "1476543816": {
        "name": "C1_APB1LENR",
        "address": 1476543816,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Clock Register",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM3EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM4EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM5EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM6EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM7EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM12EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM13EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "TIM14EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM peripheral clock\n              enable"
            },
            {
                "name": "LPTIM1EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI2EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI3EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPDIFRXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SPDIFRX Peripheral Clocks\n              Enable"
            },
            {
                "name": "USART2EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "USART3EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART4EN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C3EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C5EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2C5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "CECEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "HDMI-CEC peripheral clock\n              enable"
            },
            {
                "name": "DAC12EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1 and 2 peripheral clock\n              enable"
            },
            {
                "name": "UART7EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "UART7 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART8EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UART8 Peripheral Clocks\n              Enable"
            }
        ]
    },
    "1476543820": {
        "name": "C1_APB1HENR",
        "address": 1476543820,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Clock Register",
        "fields": [
            {
                "name": "CRSEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock Recovery System peripheral clock\n              enable"
            },
            {
                "name": "SWPMIEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SWPMI Peripheral Clocks\n              Enable"
            },
            {
                "name": "OPAMPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OPAMP peripheral clock\n              enable"
            },
            {
                "name": "MDIOSEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MDIOS peripheral clock\n              enable"
            },
            {
                "name": "FDCANEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FDCAN Peripheral Clocks\n              Enable"
            },
            {
                "name": "TIM23EN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM23 Peripheral Clocks\n              Enable"
            },
            {
                "name": "TIM24EN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TIM24 Peripheral Clocks\n              Enable"
            }
        ]
    },
    "1476543824": {
        "name": "C1_APB2ENR",
        "address": 1476543824,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 Clock Register",
        "fields": [
            {
                "name": "TIM1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 peripheral clock\n              enable"
            },
            {
                "name": "TIM8EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM8 peripheral clock\n              enable"
            },
            {
                "name": "USART1EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "USART6EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 Peripheral Clocks\n              Enable"
            },
            {
                "name": "UART9EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "UART9 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "USART10EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "USART10 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "SPI1EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI4EN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "TIM15EN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 peripheral clock enable\nSet and reset by software."
            },
            {
                "name": "TIM16EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 peripheral clock\n              enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 peripheral clock\n              enable"
            },
            {
                "name": "SPI5EN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SAI1EN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "DFSDM1EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DFSDM1 peripheral clocks enable\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively,"
            }
        ]
    },
    "1476543828": {
        "name": "C1_APB4ENR",
        "address": 1476543828,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB4 Clock Register",
        "fields": [
            {
                "name": "SYSCFGEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYSCFG peripheral clock\n              enable"
            },
            {
                "name": "LPUART1EN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LPUART1 Peripheral Clocks\n              Enable"
            },
            {
                "name": "SPI6EN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI6 Peripheral Clocks\n              Enable"
            },
            {
                "name": "I2C4EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM2EN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM3EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM3 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM4EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "LPTIM5EN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 Peripheral Clocks\n              Enable"
            },
            {
                "name": "COMP12EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "COMP1/2 peripheral clock\n              enable"
            },
            {
                "name": "VREFEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VREF peripheral clock\n              enable"
            },
            {
                "name": "RTCAPBEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC APB Clock Enable"
            },
            {
                "name": "SAI4EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI4 Peripheral Clocks\n              Enable"
            },
            {
                "name": "DTSEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Digital temperature sensor peripheral clock enable\nSet and reset by software."
            }
        ]
    },
    "1476543836": {
        "name": "C1_AHB3LPENR",
        "address": 1476543836,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB3 Sleep Clock Register",
        "fields": [
            {
                "name": "MDMALPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MDMA Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "DMA2DLPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DMA2D Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "FLASHLPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Flash interface Clock Enable During CSleep Mode"
            },
            {
                "name": "FMCLPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FMC Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "OCTO1LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "SDMMC1LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "OCTO2LPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "IOMNGRLPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "OCTOSPIM block clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "OTFD1LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "OTFD1 block clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "OTFD2LPEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "OTFD2 block clock enable during CSleep mode\nSet and reset by software."
            },
            {
                "name": "DTCM1LPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "D1DTCM1 Block Clock Enable During CSleep\n              mode"
            },
            {
                "name": "DTCM2LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
            },
            {
                "name": "ITCMLPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "D1ITCM Block Clock Enable During CSleep\n              mode"
            },
            {
                "name": "AXISRAMLPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AXISRAM Block Clock Enable During CSleep\n              mode"
            }
        ]
    },
    "1476543840": {
        "name": "C1_AHB1LPENR",
        "address": 1476543840,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB1 Sleep Clock Register",
        "fields": [
            {
                "name": "DMA1LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA1 Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "DMA2LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DMA2 Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "ADC12LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "ETH1MACLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Ethernet MAC bus interface Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "ETH1TXLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Ethernet Transmission Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "ETH1RXLPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Ethernet Reception Clock Enable During\n              CSleep Mode"
            },
            {
                "name": "USB1OTGHSLPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "USB1OTG peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "USB1OTGHSULPILPEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "USB_PHY1 clock enable during CSleep\n              mode"
            }
        ]
    },
    "1476543844": {
        "name": "C1_AHB2LPENR",
        "address": 1476543844,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB2 Sleep Clock Register",
        "fields": [
            {
                "name": "DCMI_PSSILPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DCMI_PSSILPEN"
            },
            {
                "name": "CRYPTLPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRYPT peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "HASHLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HASH peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "RNGLPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RNG peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "SDMMC2LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep Mode"
            },
            {
                "name": "FMACLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "FMAC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "CORDICLPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CORDIC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "SRAM1LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM1 Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "SRAM2LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SRAM2 Clock Enable During CSleep\n              Mode"
            }
        ]
    },
    "1476543848": {
        "name": "C1_AHB4LPENR",
        "address": 1476543848,
        "size": 32,
        "access": "read-write",
        "desc": "RCC AHB4 Sleep Clock Register",
        "fields": [
            {
                "name": "GPIOALPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOBLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOCLPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIODLPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOELPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOFLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOGLPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOHLPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOJLPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "GPIOKLPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "GPIO peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "CRCLPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CRC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "BDMALPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BDMA Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "ADC3LPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "BKPRAMLPEN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Backup RAM Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "SRAM4LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SRAM4 Clock Enable During CSleep\n              Mode"
            }
        ]
    },
    "1476543852": {
        "name": "C1_APB3LPENR",
        "address": 1476543852,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB3 Sleep Clock Register",
        "fields": [
            {
                "name": "LTDCLPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LTDC peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "WWDG1LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WWDG1 Clock Enable During CSleep\n              Mode"
            }
        ]
    },
    "1476543856": {
        "name": "C1_APB1LLPENR",
        "address": 1476543856,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 Low Sleep Clock\n          Register",
        "fields": [
            {
                "name": "TIM2LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM3LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM3 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM4LPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM4 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM5LPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TIM5 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM6LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TIM6 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM7LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TIM7 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM12LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIM12 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM13LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TIM13 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM14LPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIM14 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "LPTIM1LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI2LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI3LPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPDIFRXLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SPDIFRX Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART2LPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART3LPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "UART4LPEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "UART5LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C1LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C2LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C3LPEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C5LPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "I2C5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "CECLPEN",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CEC Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "DAC12LPEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "DAC1/2 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "USART7LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART8LPEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
            }
        ]
    },
    "1476543860": {
        "name": "C1_APB1HLPENR",
        "address": 1476543860,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB1 High Sleep Clock\n          Register",
        "fields": [
            {
                "name": "CRSLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock Recovery System peripheral clock\n              enable during CSleep mode"
            },
            {
                "name": "SWPMILPEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "OPAMPLPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OPAMP peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "MDIOSLPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "MDIOS peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "FDCANLPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "TIM23LPEN",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TIM23 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "TIM24LPEN",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TIM24 Peripheral Clocks Enable During\n              CSleep Mode"
            }
        ]
    },
    "1476543864": {
        "name": "C1_APB2LPENR",
        "address": 1476543864,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB2 Sleep Clock Register",
        "fields": [
            {
                "name": "TIM1LPEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM8LPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM8 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "USART1LPEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "USART6LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "UART9LPEN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "UART9 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "USART10LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "USART10 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
            },
            {
                "name": "SPI1LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI4LPEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "TIM15LPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "TIM15 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM16LPEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TIM16 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "TIM17LPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "TIM17 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "SPI5LPEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SAI1LPEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "DFSDM1LPEN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "DFSDM1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock."
            }
        ]
    },
    "1476543868": {
        "name": "C1_APB4LPENR",
        "address": 1476543868,
        "size": 32,
        "access": "read-write",
        "desc": "RCC APB4 Sleep Clock Register",
        "fields": [
            {
                "name": "SYSCFGLPEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SYSCFG peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "LPUART1LPEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LPUART1 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "SPI6LPEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "I2C4LPEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM2LPEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM3LPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM4LPEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "LPTIM5LPEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "COMP12LPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "COMP1/2 peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "VREFLPEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VREF peripheral clock enable during\n              CSleep mode"
            },
            {
                "name": "RTCAPBLPEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RTC APB Clock Enable During CSleep\n              Mode"
            },
            {
                "name": "SAI4LPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
            },
            {
                "name": "DTSLPEN",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Digital temperature sensor peripheral clock enable during CSleep mode"
            }
        ]
    },
    "1208096768": {
        "name": "CR",
        "address": 1208096768,
        "size": 32,
        "access": "read-write",
        "desc": "RNG control register",
        "fields": [
            {
                "name": "RNGEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Random number generator\n              enable"
            },
            {
                "name": "IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Interrupt enable"
            },
            {
                "name": "CED",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error detection Note: The clock\n              error detection can be used only when ck_rc48 or\n              ck_pll1_q (ck_pll1_q = 48MHz) source is selected\n              otherwise, CED bit must be equal to 1. The clock\n              error detection cannot be enabled nor disabled on the\n              fly when RNG peripheral is enabled, to enable or\n              disable CED the RNG must be disabled."
            }
        ]
    },
    "1208096772": {
        "name": "SR",
        "address": 1208096772,
        "size": 32,
        "access": "",
        "desc": "RNG status register",
        "fields": [
            {
                "name": "DRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data ready Note: If IE=1 in RNG_CR, an\n              interrupt is generated when DRDY=1. It can rise when\n              the peripheral is disabled. When the output buffer\n              becomes empty (after reading RNG_DR), this bit\n              returns to 0 until a new random value is\n              generated."
            },
            {
                "name": "CECS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock error current status Note: This\n              bit is meaningless if CED (Clock error detection) bit\n              in RNG_CR is equal to 1."
            },
            {
                "name": "SECS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Seed error current status ** More than\n              64 consecutive bits at the same value (0 or 1) **\n              More than 32 consecutive alternances of 0 and 1\n              (0101010101...01)"
            },
            {
                "name": "CEIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clock error interrupt status This bit is\n              set at the same time as CECS. It is cleared by\n              writing it to 0. An interrupt is pending if IE = 1 in\n              the RNG_CR register. Note: This bit is meaningless if\n              CED (Clock error detection) bit in RNG_CR is equal to\n              1."
            },
            {
                "name": "SEIS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Seed error interrupt status This bit is\n              set at the same time as SECS. It is cleared by\n              writing it to 0. ** More than 64 consecutive bits at\n              the same value (0 or 1) ** More than 32 consecutive\n              alternances of 0 and 1 (0101010101...01) An interrupt\n              is pending if IE = 1 in the RNG_CR\n              register."
            }
        ]
    },
    "1208096776": {
        "name": "DR",
        "address": 1208096776,
        "size": 32,
        "access": "read-only",
        "desc": "The RNG_DR register is a read-only register\n          that delivers a 32-bit random value when read. The\n          content of this register is valid when DRDY= 1, even if\n          RNGEN=0.",
        "fields": [
            {
                "name": "RNDATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Random data 32-bit random data which are\n              valid when DRDY=1."
            }
        ]
    },
    "1476411392": {
        "name": "RTC_TR",
        "address": 1476411392,
        "size": 32,
        "access": "read-write",
        "desc": "The RTC_TR is the calendar time shadow\n          register. This register must be written in initialization\n          mode only. Refer to Calendar initialization and\n          configuration on page9 and Reading the calendar on\n          page10.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9.",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1476411396": {
        "name": "RTC_DR",
        "address": 1476411396,
        "size": 32,
        "access": "read-write",
        "desc": "The RTC_DR is the calendar date shadow\n          register. This register must be written in initialization\n          mode only. Refer to Calendar initialization and\n          configuration on page9 and Reading the calendar on\n          page10.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9.",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format"
            },
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format"
            }
        ]
    },
    "1476411400": {
        "name": "RTC_CR",
        "address": 1476411400,
        "size": 32,
        "access": "",
        "desc": "RTC control register",
        "fields": [
            {
                "name": "WUCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Wakeup clock selection"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Time-stamp event active edge TSE must be\n              reset when TSEDGE is changed to avoid unwanted TSF\n              setting."
            },
            {
                "name": "REFCKON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "RTC_REFIN reference clock detection\n              enable (50 or 60Hz) Note: PREDIV_S must be\n              0x00FF."
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow registers Note: If the\n              frequency of the APB clock is less than seven times\n              the frequency of RTCCLK, BYPSHAD must be set to\n              1."
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable"
            },
            {
                "name": "ALRBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B enable"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer enable"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "timestamp enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable"
            },
            {
                "name": "ALRBIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alarm B interrupt enable"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wakeup timer interrupt\n              enable"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Time-stamp interrupt\n              enable"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time change) When\n              this bit is set outside initialization mode, 1 hour\n              is added to the calendar time. This bit is always\n              read as 0."
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time change)\n              When this bit is set outside initialization mode, 1\n              hour is subtracted to the calendar time if the\n              current hour is not 0. This bit is always read as 0.\n              Setting this bit has no effect when current hour is\n              0."
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup This bit can be written by the\n              user to memorize whether the daylight saving time\n              change has been performed or not."
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output selection When COE=1,\n              this bit selects which signal is output on RTC_CALIB.\n              These frequencies are valid for RTCCLK at 32.768 kHz\n              and prescalers at their default values (PREDIV_A=127\n              and PREDIV_S=255). Refer to Section24.3.15:\n              Calibration clock output"
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity This bit is used to\n              configure the polarity of RTC_ALARM\n              output"
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection These bits are used to\n              select the flag to be routed to RTC_ALARM\n              output"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable This bit\n              enables the RTC_CALIB output"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "timestamp on internal event\n              enable"
            }
        ]
    },
    "1476411404": {
        "name": "RTC_ISR",
        "address": 1476411404,
        "size": 32,
        "access": "",
        "desc": "This register is write protected (except for\n          RTC_ISR[13:8] bits). The write access procedure is\n          described in RTC register write protection on\n          page9.",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag This bit is set by\n              hardware when Alarm A values can be changed, after\n              the ALRAE bit has been set to 0 in RTC_CR. It is\n              cleared by hardware in initialization\n              mode."
            },
            {
                "name": "ALRBWF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Alarm B write flag This bit is set by\n              hardware when Alarm B values can be changed, after\n              the ALRBE bit has been set to 0 in RTC_CR. It is\n              cleared by hardware in initialization\n              mode."
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag This bit is set\n              by hardware up to 2 RTCCLK cycles after the WUTE bit\n              has been set to 0 in RTC_CR, and is cleared up to 2\n              RTCCLK cycles after the WUTE bit has been set to 1.\n              The wakeup timer values can be changed when WUTE bit\n              is cleared and WUTWF is set."
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending This flag is set\n              by hardware as soon as a shift operation is initiated\n              by a write to the RTC_SHIFTR register. It is cleared\n              by hardware when the corresponding shift operation\n              has been executed. Writing to the SHPF bit has no\n              effect."
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag This bit is\n              set by hardware when the calendar year field is\n              different from 0 (Backup domain reset\n              state)."
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization flag This bit\n              is set by hardware each time the calendar registers\n              are copied into the shadow registers (RTC_SSRx,\n              RTC_TRx and RTC_DRx). This bit is cleared by hardware\n              in initialization mode, while a shift operation is\n              pending (SHPF=1), or when in bypass shadow register\n              mode (BYPSHAD=1). This bit can also be cleared by\n              software. It is cleared either by software or by\n              hardware in initialization mode."
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag When this bit is set\n              to 1, the RTC is in initialization state, and the\n              time, date and prescaler registers can be\n              updated."
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode"
            },
            {
                "name": "ALRAF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A flag This flag is set by\n              hardware when the time/date registers (RTC_TR and\n              RTC_DR) match the Alarm A register (RTC_ALRMAR). This\n              flag is cleared by software by writing\n              0."
            },
            {
                "name": "ALRBF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Alarm B flag This flag is set by\n              hardware when the time/date registers (RTC_TR and\n              RTC_DR) match the Alarm B register (RTC_ALRMBR). This\n              flag is cleared by software by writing\n              0."
            },
            {
                "name": "WUTF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer flag This flag is set by\n              hardware when the wakeup auto-reload counter reaches\n              0. This flag is cleared by software by writing 0.\n              This flag must be cleared by software at least 1.5\n              RTCCLK periods before WUTF is set to 1\n              again."
            },
            {
                "name": "TSF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Time-stamp flag This flag is set by\n              hardware when a time-stamp event occurs. This flag is\n              cleared by software by writing 0."
            },
            {
                "name": "TSOVF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Time-stamp overflow flag This flag is\n              set by hardware when a time-stamp event occurs while\n              TSF is already set. This flag is cleared by software\n              by writing 0. It is recommended to check and then\n              clear TSOVF only after clearing the TSF bit.\n              Otherwise, an overflow might not be noticed if a\n              time-stamp event occurs immediately before the TSF\n              bit is cleared."
            },
            {
                "name": "TAMP1F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RTC_TAMP1 detection flag This flag is\n              set by hardware when a tamper detection event is\n              detected on the RTC_TAMP1 input. It is cleared by\n              software writing 0"
            },
            {
                "name": "TAMP2F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RTC_TAMP2 detection flag This flag is\n              set by hardware when a tamper detection event is\n              detected on the RTC_TAMP2 input. It is cleared by\n              software writing 0"
            },
            {
                "name": "TAMP3F",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC_TAMP3 detection flag This flag is\n              set by hardware when a tamper detection event is\n              detected on the RTC_TAMP3 input. It is cleared by\n              software writing 0"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag The RECALPF\n              status flag is automatically set to 1 when software\n              writes to the RTC_CALR register, indicating that the\n              RTC_CALR register is blocked. When the new\n              calibration settings are taken into account, this bit\n              returns to 0. Refer to Re-calibration\n              on-the-fly."
            },
            {
                "name": "ITSF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal tTime-stamp flag"
            }
        ]
    },
    "1476411408": {
        "name": "RTC_PRER",
        "address": 1476411408,
        "size": 32,
        "access": "read-write",
        "desc": "This register must be written in\n          initialization mode only. The initialization must be\n          performed in two separate write accesses. Refer to\n          Calendar initialization and configuration on page9.This\n          register is write protected. The write access procedure\n          is described in RTC register write protection on\n          page9.",
        "fields": [
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler factor This is the\n              synchronous division factor: ck_spre frequency =\n              ck_apre frequency/(PREDIV_S+1)"
            },
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler factor This is\n              the asynchronous division factor: ck_apre frequency =\n              RTCCLK frequency/(PREDIV_A+1)"
            }
        ]
    },
    "1476411412": {
        "name": "RTC_WUTR",
        "address": 1476411412,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when WUTWF\n          is set to 1 in RTC_ISR.This register is write protected.\n          The write access procedure is described in RTC register\n          write protection on page9.",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value bits When the\n              wakeup timer is enabled (WUTE set to 1), the WUTF\n              flag is set every (WUT[15:0] + 1) ck_wut cycles. The\n              ck_wut period is selected through WUCKSEL[2:0] bits\n              of the RTC_CR register When WUCKSEL[2] = 1, the\n              wakeup timer becomes 17-bits and WUCKSEL[1]\n              effectively becomes WUT[16] the most-significant bit\n              to be reloaded into the timer. The first assertion of\n              WUTF occurs (WUT+1) ck_wut cycles after WUTE is set.\n              Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011\n              (RTCCLK/2) is forbidden."
            }
        ]
    },
    "1476411420": {
        "name": "RTC_ALRMAR",
        "address": 1476411420,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when\n          ALRAWF is set to 1 in RTC_ISR, or in initialization\n          mode.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9.",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD\n              format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD\n              format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format."
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format."
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask"
            }
        ]
    },
    "1476411424": {
        "name": "RTC_ALRMBR",
        "address": 1476411424,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when\n          ALRBWF is set to 1 in RTC_ISR, or in initialization\n          mode.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9.",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format"
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format"
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm B seconds mask"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format"
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format"
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm B minutes mask"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format"
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format"
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm B hours mask"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD\n              format"
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection"
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm B date mask"
            }
        ]
    },
    "1476411428": {
        "name": "RTC_WPR",
        "address": 1476411428,
        "size": 32,
        "access": "write-only",
        "desc": "RTC write protection register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key This byte is\n              written by software. Reading this byte always returns\n              0x00. Refer to RTC register write protection for a\n              description of how to unlock RTC register write\n              protection."
            }
        ]
    },
    "1476411432": {
        "name": "RTC_SSR",
        "address": 1476411432,
        "size": 32,
        "access": "read-only",
        "desc": "RTC sub second register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value SS[15:0] is the value\n              in the synchronous prescaler counter. The fraction of\n              a second is given by the formula below: Second\n              fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS\n              can be larger than PREDIV_S only after a shift\n              operation. In that case, the correct time/date is one\n              second less than as indicated by\n              RTC_TR/RTC_DR."
            }
        ]
    },
    "1476411436": {
        "name": "RTC_SHIFTR",
        "address": 1476411436,
        "size": 32,
        "access": "write-only",
        "desc": "This register is write protected. The write\n          access procedure is described in RTC register write\n          protection on page9.",
        "fields": [
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a second These\n              bits are write only and is always read as zero.\n              Writing to this bit has no effect when a shift\n              operation is pending (when SHPF=1, in RTC_ISR). The\n              value which is written to SUBFS is added to the\n              synchronous prescaler counter. Since this counter\n              counts down, this operation effectively subtracts\n              from (delays) the clock by: Delay (seconds) = SUBFS /\n              (PREDIV_S + 1) A fraction of a second can effectively\n              be added to the clock (advancing the clock) when the\n              ADD1S function is used in conjunction with SUBFS,\n              effectively advancing the clock by: Advance (seconds)\n              = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to\n              SUBFS causes RSF to be cleared. Software can then\n              wait until RSF=1 to be sure that the shadow registers\n              have been updated with the shifted\n              time."
            },
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second This bit is write only\n              and is always read as zero. Writing to this bit has\n              no effect when a shift operation is pending (when\n              SHPF=1, in RTC_ISR). This function is intended to be\n              used with SUBFS (see description below) in order to\n              effectively add a fraction of a second to the clock\n              in an atomic operation."
            }
        ]
    },
    "1476411440": {
        "name": "RTC_TSTR",
        "address": 1476411440,
        "size": 32,
        "access": "read-only",
        "desc": "The content of this register is valid only\n          when TSF is set to 1 in RTC_ISR. It is cleared when TSF\n          bit is reset.",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD\n              format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD\n              format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation"
            }
        ]
    },
    "1476411444": {
        "name": "RTC_TSDR",
        "address": 1476411444,
        "size": 32,
        "access": "read-only",
        "desc": "The content of this register is valid only\n          when TSF is set to 1 in RTC_ISR. It is cleared when TSF\n          bit is reset.",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format"
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format"
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format"
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format"
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            }
        ]
    },
    "1476411448": {
        "name": "RTC_TSSSR",
        "address": 1476411448,
        "size": 32,
        "access": "read-only",
        "desc": "The content of this register is valid only\n          when RTC_ISR/TSF is set. It is cleared when the\n          RTC_ISR/TSF bit is reset.",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value SS[15:0] is the value\n              of the synchronous prescaler counter when the\n              timestamp event occurred."
            }
        ]
    },
    "1476411452": {
        "name": "RTC_CALR",
        "address": 1476411452,
        "size": 32,
        "access": "read-write",
        "desc": "This register is write protected. The write\n          access procedure is described in RTC register write\n          protection on page9.",
        "fields": [
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus The frequency of the\n              calendar is reduced by masking CALM out of 220 RTCCLK\n              pulses (32 seconds if the input frequency is 32768\n              Hz). This decreases the frequency of the calendar\n              with a resolution of 0.9537 ppm. To increase the\n              frequency of the calendar, this feature should be\n              used in conjunction with CALP. See Section24.3.12:\n              RTC smooth digital calibration on\n              page13."
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle period\n              When CALW16 is set to 1, the 16-second calibration\n              cycle period is selected.This bit must not be set to\n              1 if CALW8=1. Note: CALM[0] is stuck at 0 when\n              CALW16= 1. Refer to Section24.3.12: RTC smooth\n              digital calibration."
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle period\n              When CALW8 is set to 1, the 8-second calibration\n              cycle period is selected. Note: CALM[1:0] are stuck\n              at 00; when CALW8= 1. Refer to Section24.3.12: RTC\n              smooth digital calibration."
            },
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5 ppm\n              This feature is intended to be used in conjunction\n              with CALM, which lowers the frequency of the calendar\n              with a fine resolution. if the input frequency is\n              32768 Hz, the number of RTCCLK pulses added during a\n              32-second window is calculated as follows: (512 *\n              CALP) - CALM. Refer to Section24.3.12: RTC smooth\n              digital calibration."
            }
        ]
    },
    "1476411456": {
        "name": "RTC_TAMPCR",
        "address": 1476411456,
        "size": 32,
        "access": "read-write",
        "desc": "RTC tamper and alternate function\n          configuration register",
        "fields": [
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC_TAMP1 input detection\n              enable"
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Active level for RTC_TAMP1 input If\n              TAMPFLT != 00 if TAMPFLT = 00:"
            },
            {
                "name": "TAMPIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper interrupt enable"
            },
            {
                "name": "TAMP2E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RTC_TAMP2 input detection\n              enable"
            },
            {
                "name": "TAMP2TRG",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Active level for RTC_TAMP2 input if\n              TAMPFLT != 00: if TAMPFLT = 00:"
            },
            {
                "name": "TAMP3E",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RTC_TAMP3 detection enable"
            },
            {
                "name": "TAMP3TRG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Active level for RTC_TAMP3 input if\n              TAMPFLT != 00: if TAMPFLT = 00:"
            },
            {
                "name": "TAMPTS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activate timestamp on tamper detection\n              event TAMPTS is valid even if TSE=0 in the RTC_CR\n              register."
            },
            {
                "name": "TAMPFREQ",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Tamper sampling frequency Determines the\n              frequency at which each of the RTC_TAMPx inputs are\n              sampled."
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "RTC_TAMPx filter count These bits\n              determines the number of consecutive samples at the\n              specified level (TAMP*TRG) needed to activate a\n              Tamper event. TAMPFLT is valid for each of the\n              RTC_TAMPx inputs."
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "RTC_TAMPx precharge duration These bit\n              determines the duration of time during which the\n              pull-up/is activated before each sample. TAMPPRCH is\n              valid for each of the RTC_TAMPx inputs."
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC_TAMPx pull-up disable This bit\n              determines if each of the RTC_TAMPx pins are\n              pre-charged before each sample."
            },
            {
                "name": "TAMP1IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tamper 1 interrupt enable"
            },
            {
                "name": "TAMP1NOERASE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tamper 1 no erase"
            },
            {
                "name": "TAMP1MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tamper 1 mask flag"
            },
            {
                "name": "TAMP2IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Tamper 2 interrupt enable"
            },
            {
                "name": "TAMP2NOERASE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Tamper 2 no erase"
            },
            {
                "name": "TAMP2MF",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Tamper 2 mask flag"
            },
            {
                "name": "TAMP3IE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Tamper 3 interrupt enable"
            },
            {
                "name": "TAMP3NOERASE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Tamper 3 no erase"
            },
            {
                "name": "TAMP3MF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Tamper 3 mask flag"
            }
        ]
    },
    "1476411460": {
        "name": "RTC_ALRMASSR",
        "address": 1476411460,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when ALRAE\n          is reset in RTC_CR register, or in initialization\n          mode.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value This value is compared\n              with the contents of the synchronous prescaler\n              counter to determine if Alarm A is to be activated.\n              Only bits 0 up MASKSS-1 are compared."
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit ... The overflow bits of the synchronous\n              counter (bits 15) is never compared. This bit can be\n              different from 0 only after a shift\n              operation."
            }
        ]
    },
    "1476411464": {
        "name": "RTC_ALRMBSSR",
        "address": 1476411464,
        "size": 32,
        "access": "read-write",
        "desc": "This register can be written only when ALRBE\n          is reset in RTC_CR register, or in initialization\n          mode.This register is write protected.The write access\n          procedure is described in Section: RTC register write\n          protection.",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value This value is compared\n              with the contents of the synchronous prescaler\n              counter to determine if Alarm B is to be activated.\n              Only bits 0 up to MASKSS-1 are\n              compared."
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting\n              at this bit ... The overflow bits of the synchronous\n              counter (bits 15) is never compared. This bit can be\n              different from 0 only after a shift\n              operation."
            }
        ]
    },
    "1476411472": {
        "name": "RTC_BKP0R",
        "address": 1476411472,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411476": {
        "name": "RTC_BKP1R",
        "address": 1476411476,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411480": {
        "name": "RTC_BKP2R",
        "address": 1476411480,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411484": {
        "name": "RTC_BKP3R",
        "address": 1476411484,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411488": {
        "name": "RTC_BKP4R",
        "address": 1476411488,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411492": {
        "name": "RTC_BKP5R",
        "address": 1476411492,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411496": {
        "name": "RTC_BKP6R",
        "address": 1476411496,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411500": {
        "name": "RTC_BKP7R",
        "address": 1476411500,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411504": {
        "name": "RTC_BKP8R",
        "address": 1476411504,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411508": {
        "name": "RTC_BKP9R",
        "address": 1476411508,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411512": {
        "name": "RTC_BKP10R",
        "address": 1476411512,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411516": {
        "name": "RTC_BKP11R",
        "address": 1476411516,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411520": {
        "name": "RTC_BKP12R",
        "address": 1476411520,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411524": {
        "name": "RTC_BKP13R",
        "address": 1476411524,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411528": {
        "name": "RTC_BKP14R",
        "address": 1476411528,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411532": {
        "name": "RTC_BKP15R",
        "address": 1476411532,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411468": {
        "name": "RTC_OR",
        "address": 1476411468,
        "size": 32,
        "access": "read-write",
        "desc": "RTC option register",
        "fields": [
            {
                "name": "RTC_ALARM_TYPE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC_ALARM output type on\n              PC13"
            },
            {
                "name": "RTC_OUT_RMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTC_OUT remap"
            }
        ]
    },
    "1476411536": {
        "name": "RTC_BKP16R",
        "address": 1476411536,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411540": {
        "name": "RTC_BKP17R",
        "address": 1476411540,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411544": {
        "name": "RTC_BKP18R",
        "address": 1476411544,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411548": {
        "name": "RTC_BKP19R",
        "address": 1476411548,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411552": {
        "name": "RTC_BKP20R",
        "address": 1476411552,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411556": {
        "name": "RTC_BKP21R",
        "address": 1476411556,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411560": {
        "name": "RTC_BKP22R",
        "address": 1476411560,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411564": {
        "name": "RTC_BKP23R",
        "address": 1476411564,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411568": {
        "name": "RTC_BKP24R",
        "address": 1476411568,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411572": {
        "name": "RTC_BKP25R",
        "address": 1476411572,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411576": {
        "name": "RTC_BKP26R",
        "address": 1476411576,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411580": {
        "name": "RTC_BKP27R",
        "address": 1476411580,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411584": {
        "name": "RTC_BKP28R",
        "address": 1476411584,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411588": {
        "name": "RTC_BKP29R",
        "address": 1476411588,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411592": {
        "name": "RTC_BKP30R",
        "address": 1476411592,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1476411596": {
        "name": "RTC_BKP31R",
        "address": 1476411596,
        "size": 32,
        "access": "read-write",
        "desc": "RTC backup registers",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled."
            }
        ]
    },
    "1073829888": {
        "name": "SAI_GCR",
        "address": 1073829888,
        "size": 32,
        "access": "read-write",
        "desc": "Global configuration register",
        "fields": [
            {
                "name": "SYNCOUT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Synchronization outputs These bits are\n              set and cleared by software."
            },
            {
                "name": "SYNCIN",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Synchronization inputs"
            }
        ]
    },
    "1073829892": {
        "name": "SAI_ACR1",
        "address": 1073829892,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register 1",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SAIx audio block mode\n              immediately"
            },
            {
                "name": "PRTCFG",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Protocol configuration. These bits are\n              set and cleared by software. These bits have to be\n              configured when the audio block is\n              disabled."
            },
            {
                "name": "DS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Data size. These bits are set and\n              cleared by software. These bits are ignored when the\n              SPDIF protocols are selected (bit PRTCFG[1:0]),\n              because the frame and the data size are fixed in such\n              case. When the companding mode is selected through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n              size is fixed to 8 bits by the algorithm. These bits\n              must be configured when the audio block is\n              disabled."
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Least significant bit first. This bit is\n              set and cleared by software. It must be configured\n              when the audio block is disabled. This bit has no\n              meaning in AC97 audio protocol since AC97 data are\n              always transferred with the MSB first. This bit has\n              no meaning in SPDIF audio protocol since in SPDIF\n              data are always transferred with LSB\n              first."
            },
            {
                "name": "CKSTR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock strobing edge. This bit is set and\n              cleared by software. It must be configured when the\n              audio block is disabled. This bit has no meaning in\n              SPDIF audio protocol."
            },
            {
                "name": "SYNCEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Synchronization enable. These bits are\n              set and cleared by software. They must be configured\n              when the audio sub-block is disabled. Note: The audio\n              sub-block should be configured as asynchronous when\n              SPDIF mode is enabled."
            },
            {
                "name": "MONO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Mono mode. This bit is set and cleared\n              by software. It is meaningful only when the number of\n              slots is equal to 2. When the mono mode is selected,\n              slot 0 data are duplicated on slot 1 when the audio\n              block operates as a transmitter. In reception mode,\n              the slot1 is discarded and only the data received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n              mode for more details."
            },
            {
                "name": "OUTDRIV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output drive. This bit is set and\n              cleared by software. Note: This bit has to be set\n              before enabling the audio block and after the audio\n              block configuration."
            },
            {
                "name": "SAIXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Audio block enable where x is A or B.\n              This bit is set by software. To switch off the audio\n              block, the application software must program this bit\n              to 0 and poll the bit till it reads back 0, meaning\n              that the block is completely disabled. Before setting\n              this bit to 1, check that it is set to 0, otherwise\n              the enable command will not be taken into account.\n              This bit allows to control the state of SAIx audio\n              block. If it is disabled when an audio frame transfer\n              is ongoing, the ongoing transfer completes and the\n              cell is fully disabled at the end of this audio frame\n              transfer. Note: When SAIx block is configured in\n              master mode, the clock must be present on the input\n              of SAIx before setting SAIXEN bit."
            },
            {
                "name": "DMAEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA enable. This bit is set and cleared\n              by software. Note: Since the audio block defaults to\n              operate as a transmitter after reset, the MODE[1:0]\n              bits must be configured before setting DMAEN to avoid\n              a DMA request in receiver mode."
            },
            {
                "name": "NOMCK",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No divider"
            },
            {
                "name": "MCKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master clock divider. These bits are set\n              and cleared by software. These bits are meaningless\n              when the audio block operates in slave mode. They\n              have to be configured when the audio block is\n              disabled. Others: the master clock frequency is\n              calculated accordingly to the following\n              formula:"
            },
            {
                "name": "OSR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Oversampling ratio for master\n              clock"
            }
        ]
    },
    "1073829896": {
        "name": "SAI_ACR2",
        "address": 1073829896,
        "size": 32,
        "access": "",
        "desc": "Configuration register 2",
        "fields": [
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FIFO threshold. This bit is set and\n              cleared by software."
            },
            {
                "name": "FFLUSH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO flush. This bit is set by software.\n              It is always read as 0. This bit should be configured\n              when the SAI is disabled."
            },
            {
                "name": "TRIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tristate management on data line. This\n              bit is set and cleared by software. It is meaningful\n              only if the audio block is configured as a\n              transmitter. This bit is not used when the audio\n              block is configured in SPDIF mode. It should be\n              configured when SAI is disabled. Refer to Section:\n              Output data line management on an inactive slot for\n              more details."
            },
            {
                "name": "MUTE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mute. This bit is set and cleared by\n              software. It is meaningful only when the audio block\n              operates as a transmitter. The MUTE value is linked\n              to value of MUTEVAL if the number of slots is lower\n              or equal to 2, or equal to 0 if it is greater than 2.\n              Refer to Section: Mute mode for more details. Note:\n              This bit is meaningless and should not be used for\n              SPDIF audio blocks."
            },
            {
                "name": "MUTEVAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mute value. This bit is set and cleared\n              by software.It must be written before enabling the\n              audio block: SAIXEN. This bit is meaningful only when\n              the audio block operates as a transmitter, the number\n              of slots is lower or equal to 2 and the MUTE bit is\n              set. If more slots are declared, the bit value sent\n              during the transmission in mute mode is equal to 0,\n              whatever the value of MUTEVAL. if the number of slot\n              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n              value transmitted for each slot is the one sent\n              during the previous frame. Refer to Section: Mute\n              mode for more details. Note: This bit is meaningless\n              and should not be used for SPDIF audio\n              blocks."
            },
            {
                "name": "MUTECNT",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Mute counter. These bits are set and\n              cleared by software. They are used only in reception\n              mode. The value set in these bits is compared to the\n              number of consecutive mute frames detected in\n              reception. When the number of mute frames is equal to\n              this value, the flag MUTEDET will be set and an\n              interrupt will be generated if bit MUTEDETIE is set.\n              Refer to Section: Mute mode for more\n              details."
            },
            {
                "name": "CPL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Complement bit. This bit is set and\n              cleared by software. It defines the type of\n              complement to be used for companding mode Note: This\n              bit has effect only when the companding mode is -Law\n              algorithm or A-Law algorithm."
            },
            {
                "name": "COMP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Companding mode. These bits are set and\n              cleared by software. The -Law and the A-Law log are a\n              part of the CCITT G.711 recommendation, the type of\n              complement that will be used depends on CPL bit. The\n              data expansion or data compression are determined by\n              the state of bit MODE[0]. The data compression is\n              applied if the audio block is configured as a\n              transmitter. The data expansion is automatically\n              applied when the audio block is configured as a\n              receiver. Refer to Section: Companding mode for more\n              details. Note: Companding mode is applicable only\n              when TDM is selected."
            }
        ]
    },
    "1073829900": {
        "name": "SAI_AFRCR",
        "address": 1073829900,
        "size": 32,
        "access": "",
        "desc": "This register has no meaning in AC97 and\n          SPDIF audio protocol",
        "fields": [
            {
                "name": "FRL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame length. These bits are set and\n              cleared by software. They define the audio frame\n              length expressed in number of SCK clock cycles: the\n              number of bits in the frame is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer in an audio\n              frame must be equal to 8, otherwise the audio block\n              will behaves in an unexpected way. This is the case\n              when the data size is 8 bits and only one slot 0 is\n              defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0] = 0000). In master mode, if the master\n              clock (available on MCLK_x pin) is used, the frame\n              length should be aligned with a number equal to a\n              power of 2, ranging from 8 to 256. When the master\n              clock is not used (NODIV = 1), it is recommended to\n              program the frame length to an value ranging from 8\n              to 256. These bits are meaningless and are not used\n              in AC97 or SPDIF audio block\n              configuration."
            },
            {
                "name": "FSALL",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Frame synchronization active level\n              length. These bits are set and cleared by software.\n              They specify the length in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the active level of the FS\n              signal in the audio frame These bits are meaningless\n              and are not used in AC97 or SPDIF audio block\n              configuration. They must be configured when the audio\n              block is disabled."
            },
            {
                "name": "FSDEF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Frame synchronization definition. This\n              bit is set and cleared by software. When the bit is\n              set, the number of slots defined in the SAI_xSLOTR\n              register has to be even. It means that half of this\n              number of slots will be dedicated to the left channel\n              and the other slots for the right channel (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n              protocols...). This bit is meaningless and is not\n              used in AC97 or SPDIF audio block configuration. It\n              must be configured when the audio block is\n              disabled."
            },
            {
                "name": "FSPOL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Frame synchronization polarity. This bit\n              is set and cleared by software. It is used to\n              configure the level of the start of frame on the FS\n              signal. It is meaningless and is not used in AC97 or\n              SPDIF audio block configuration. This bit must be\n              configured when the audio block is\n              disabled."
            },
            {
                "name": "FSOFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Frame synchronization offset. This bit\n              is set and cleared by software. It is meaningless and\n              is not used in AC97 or SPDIF audio block\n              configuration. This bit must be configured when the\n              audio block is disabled."
            }
        ]
    },
    "1073829904": {
        "name": "SAI_ASLOTR",
        "address": 1073829904,
        "size": 32,
        "access": "read-write",
        "desc": "This register has no meaning in AC97 and\n          SPDIF audio protocol",
        "fields": [
            {
                "name": "FBOFF",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "First bit offset These bits are set and\n              cleared by software. The value set in this bitfield\n              defines the position of the first data transfer bit\n              in the slot. It represents an offset value. In\n              transmission mode, the bits outside the data field\n              are forced to 0. In reception mode, the extra\n              received bits are discarded. These bits must be set\n              when the audio block is disabled. They are ignored in\n              AC97 or SPDIF mode."
            },
            {
                "name": "SLOTSZ",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Slot size This bits is set and cleared\n              by software. The slot size must be higher or equal to\n              the data size. If this condition is not respected,\n              the behavior of the SAI will be undetermined. Refer\n              to Section: Output data line management on an\n              inactive slot for information on how to drive SD\n              line. These bits must be set when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode."
            },
            {
                "name": "NBSLOT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of slots in an audio frame. These\n              bits are set and cleared by software. The value set\n              in this bitfield represents the number of slots + 1\n              in the audio frame (including the number of inactive\n              slots). The maximum number of slots is 16. The number\n              of slots should be even if FSDEF bit in the SAI_xFRCR\n              register is set. The number of slots must be\n              configured when the audio block is disabled. They are\n              ignored in AC97 or SPDIF mode."
            },
            {
                "name": "SLOTEN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Slot enable. These bits are set and\n              cleared by software. Each SLOTEN bit corresponds to a\n              slot position from 0 to 15 (maximum 16 slots). The\n              slot must be enabled when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode."
            }
        ]
    },
    "1073829908": {
        "name": "SAI_AIM",
        "address": 1073829908,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register 2",
        "fields": [
            {
                "name": "OVRUDRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun/underrun interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the OVRUDR bit in\n              the SAI_xSR register is set."
            },
            {
                "name": "MUTEDETIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the MUTEDET bit in\n              the SAI_xSR register is set. This bit has a meaning\n              only if the audio block is configured in receiver\n              mode."
            },
            {
                "name": "WCKCFGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration interrupt\n              enable. This bit is set and cleared by software. This\n              bit is taken into account only if the audio block is\n              configured as a master (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if the WCKCFG flag in the\n              SAI_xSR register is set. Note: This bit is used only\n              in TDM mode and is meaningless in other\n              modes."
            },
            {
                "name": "FREQIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request interrupt enable. This bit\n              is set and cleared by software. When this bit is set,\n              an interrupt is generated if the FREQ bit in the\n              SAI_xSR register is set. Since the audio block\n              defaults to operate as a transmitter after reset, the\n              MODE bit must be configured before setting FREQIE to\n              avoid a parasitic interruption in receiver\n              mode,"
            },
            {
                "name": "CNRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready interrupt enable (AC97).\n              This bit is set and cleared by software. When the\n              interrupt is enabled, the audio block detects in the\n              slot 0 (tag0) of the AC97 frame if the Codec\n              connected to this line is ready or not. If it is not\n              ready, the CNRDY flag in the SAI_xSR register is set\n              and an interruption i generated. This bit has a\n              meaning only if the AC97 mode is selected through\n              PRTCFG[1:0] bits and the audio block is operates as a\n              receiver."
            },
            {
                "name": "AFSDETIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection interrupt enable. This bit is set and\n              cleared by software. When this bit is set, an\n              interrupt will be generated if the AFSDET bit in the\n              SAI_xSR register is set. This bit is meaningless in\n              AC97, SPDIF mode or when the audio block operates as\n              a master."
            },
            {
                "name": "LFSDETIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection\n              interrupt enable. This bit is set and cleared by\n              software. When this bit is set, an interrupt will be\n              generated if the LFSDET bit is set in the SAI_xSR\n              register. This bit is meaningless in AC97, SPDIF mode\n              or when the audio block operates as a\n              master."
            }
        ]
    },
    "1073829912": {
        "name": "SAI_ASR",
        "address": 1073829912,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun / underrun. This bit is read\n              only. The overrun and underrun conditions can occur\n              only when the audio block is configured as a receiver\n              and a transmitter, respectively. It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM register.\n              This flag is cleared when the software sets COVRUDR\n              bit in SAI_xCLRFR register."
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection. This bit is read only.\n              This flag is set if consecutive 0 values are received\n              in each slot of a given audio frame and for a\n              consecutive number of audio frames (set in the\n              MUTECNT bit in the SAI_xCR2 register). It can\n              generate an interrupt if MUTEDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration flag. This bit\n              is read only. This bit is used only when the audio\n              block operates in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register. This flag is cleared when\n              the software sets CWCKCFG bit in SAI_xCLRFR\n              register."
            },
            {
                "name": "FREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request. This bit is read only. The\n              request depends on the audio block configuration: If\n              the block is configured in transmission mode, the\n              FIFO request is related to a write request operation\n              in the SAI_xDR. If the block configured in reception,\n              the FIFO request related to a read request operation\n              from the SAI_xDR. This flag can generate an interrupt\n              if FREQIE bit is set in SAI_xIM\n              register."
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready. This bit is read only.\n              This bit is used only when the AC97 audio protocol is\n              selected in the SAI_xCR1 register and configured in\n              receiver mode. It can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM register. This flag is\n              cleared when the software sets CCNRDY bit in\n              SAI_xCLRFR register."
            },
            {
                "name": "AFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection. This bit is read only. This flag can be\n              set only if the audio block is configured in slave\n              mode. It is not used in AC97or SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets CAFSDET bit in SAI_xCLRFR\n              register."
            },
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection.\n              This bit is read only. This flag can be set only if\n              the audio block is configured in slave mode. It is\n              not used in AC97 or SPDIF mode. It can generate an\n              interrupt if LFSDETIE bit is set in the SAI_xIM\n              register. This flag is cleared when the software sets\n              bit CLFSDET in SAI_xCLRFR register"
            },
            {
                "name": "FLVL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "FIFO level threshold. This bit is read\n              only. The FIFO level threshold flag is managed only\n              by hardware and its setting depends on SAI block\n              configuration (transmitter or receiver mode). If the\n              SAI block is configured as transmitter: If SAI block\n              is configured as receiver:"
            }
        ]
    },
    "1073829916": {
        "name": "SAI_ACLRFR",
        "address": 1073829916,
        "size": 32,
        "access": "write-only",
        "desc": "Clear flag register",
        "fields": [
            {
                "name": "COVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear overrun / underrun. This bit is\n              write only. Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR register. Reading this bit\n              always returns the value 0."
            },
            {
                "name": "CMUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection flag. This bit is write\n              only. Programming this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register. Reading this bit always\n              returns the value 0."
            },
            {
                "name": "CWCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wrong clock configuration flag.\n              This bit is write only. Programming this bit to 1\n              clears the WCKCFG flag in the SAI_xSR register. This\n              bit is used only when the audio block is set as\n              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1\n              register. Reading this bit always returns the value\n              0."
            },
            {
                "name": "CCNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear Codec not ready flag. This bit is\n              write only. Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR register. This bit is used\n              only when the AC97 audio protocol is selected in the\n              SAI_xCR1 register. Reading this bit always returns\n              the value 0."
            },
            {
                "name": "CAFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear anticipated frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the AFSDET flag in the SAI_xSR\n              register. It is not used in AC97or SPDIF mode.\n              Reading this bit always returns the value\n              0."
            },
            {
                "name": "CLFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear late frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the LFSDET flag in the SAI_xSR\n              register. This bit is not used in AC97or SPDIF mode\n              Reading this bit always returns the value\n              0."
            }
        ]
    },
    "1073829920": {
        "name": "SAI_ADR",
        "address": 1073829920,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data A write to this register loads the\n              FIFO provided the FIFO is not full. A read from this\n              register empties the FIFO if the FIFO is not\n              empty."
            }
        ]
    },
    "1073829924": {
        "name": "SAI_BCR1",
        "address": 1073829924,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register 1",
        "fields": [
            {
                "name": "MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SAIx audio block mode\n              immediately"
            },
            {
                "name": "PRTCFG",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Protocol configuration. These bits are\n              set and cleared by software. These bits have to be\n              configured when the audio block is\n              disabled."
            },
            {
                "name": "DS",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Data size. These bits are set and\n              cleared by software. These bits are ignored when the\n              SPDIF protocols are selected (bit PRTCFG[1:0]),\n              because the frame and the data size are fixed in such\n              case. When the companding mode is selected through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n              size is fixed to 8 bits by the algorithm. These bits\n              must be configured when the audio block is\n              disabled."
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Least significant bit first. This bit is\n              set and cleared by software. It must be configured\n              when the audio block is disabled. This bit has no\n              meaning in AC97 audio protocol since AC97 data are\n              always transferred with the MSB first. This bit has\n              no meaning in SPDIF audio protocol since in SPDIF\n              data are always transferred with LSB\n              first."
            },
            {
                "name": "CKSTR",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock strobing edge. This bit is set and\n              cleared by software. It must be configured when the\n              audio block is disabled. This bit has no meaning in\n              SPDIF audio protocol."
            },
            {
                "name": "SYNCEN",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Synchronization enable. These bits are\n              set and cleared by software. They must be configured\n              when the audio sub-block is disabled. Note: The audio\n              sub-block should be configured as asynchronous when\n              SPDIF mode is enabled."
            },
            {
                "name": "MONO",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Mono mode. This bit is set and cleared\n              by software. It is meaningful only when the number of\n              slots is equal to 2. When the mono mode is selected,\n              slot 0 data are duplicated on slot 1 when the audio\n              block operates as a transmitter. In reception mode,\n              the slot1 is discarded and only the data received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n              mode for more details."
            },
            {
                "name": "OUTDRIV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output drive. This bit is set and\n              cleared by software. Note: This bit has to be set\n              before enabling the audio block and after the audio\n              block configuration."
            },
            {
                "name": "SAIXEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Audio block enable where x is A or B.\n              This bit is set by software. To switch off the audio\n              block, the application software must program this bit\n              to 0 and poll the bit till it reads back 0, meaning\n              that the block is completely disabled. Before setting\n              this bit to 1, check that it is set to 0, otherwise\n              the enable command will not be taken into account.\n              This bit allows to control the state of SAIx audio\n              block. If it is disabled when an audio frame transfer\n              is ongoing, the ongoing transfer completes and the\n              cell is fully disabled at the end of this audio frame\n              transfer. Note: When SAIx block is configured in\n              master mode, the clock must be present on the input\n              of SAIx before setting SAIXEN bit."
            },
            {
                "name": "DMAEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DMA enable. This bit is set and cleared\n              by software. Note: Since the audio block defaults to\n              operate as a transmitter after reset, the MODE[1:0]\n              bits must be configured before setting DMAEN to avoid\n              a DMA request in receiver mode."
            },
            {
                "name": "NOMCK",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "No divider"
            },
            {
                "name": "MCKDIV",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master clock divider. These bits are set\n              and cleared by software. These bits are meaningless\n              when the audio block operates in slave mode. They\n              have to be configured when the audio block is\n              disabled. Others: the master clock frequency is\n              calculated accordingly to the following\n              formula:"
            },
            {
                "name": "OSR",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Oversampling ratio for master\n              clock"
            }
        ]
    },
    "1073829928": {
        "name": "SAI_BCR2",
        "address": 1073829928,
        "size": 32,
        "access": "",
        "desc": "Configuration register 2",
        "fields": [
            {
                "name": "FTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "FIFO threshold. This bit is set and\n              cleared by software."
            },
            {
                "name": "FFLUSH",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO flush. This bit is set by software.\n              It is always read as 0. This bit should be configured\n              when the SAI is disabled."
            },
            {
                "name": "TRIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tristate management on data line. This\n              bit is set and cleared by software. It is meaningful\n              only if the audio block is configured as a\n              transmitter. This bit is not used when the audio\n              block is configured in SPDIF mode. It should be\n              configured when SAI is disabled. Refer to Section:\n              Output data line management on an inactive slot for\n              more details."
            },
            {
                "name": "MUTE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mute. This bit is set and cleared by\n              software. It is meaningful only when the audio block\n              operates as a transmitter. The MUTE value is linked\n              to value of MUTEVAL if the number of slots is lower\n              or equal to 2, or equal to 0 if it is greater than 2.\n              Refer to Section: Mute mode for more details. Note:\n              This bit is meaningless and should not be used for\n              SPDIF audio blocks."
            },
            {
                "name": "MUTEVAL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mute value. This bit is set and cleared\n              by software.It must be written before enabling the\n              audio block: SAIXEN. This bit is meaningful only when\n              the audio block operates as a transmitter, the number\n              of slots is lower or equal to 2 and the MUTE bit is\n              set. If more slots are declared, the bit value sent\n              during the transmission in mute mode is equal to 0,\n              whatever the value of MUTEVAL. if the number of slot\n              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n              value transmitted for each slot is the one sent\n              during the previous frame. Refer to Section: Mute\n              mode for more details. Note: This bit is meaningless\n              and should not be used for SPDIF audio\n              blocks."
            },
            {
                "name": "MUTECNT",
                "bitOffset": 7,
                "bitWidth": 6,
                "desc": "Mute counter. These bits are set and\n              cleared by software. They are used only in reception\n              mode. The value set in these bits is compared to the\n              number of consecutive mute frames detected in\n              reception. When the number of mute frames is equal to\n              this value, the flag MUTEDET will be set and an\n              interrupt will be generated if bit MUTEDETIE is set.\n              Refer to Section: Mute mode for more\n              details."
            },
            {
                "name": "CPL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Complement bit. This bit is set and\n              cleared by software. It defines the type of\n              complement to be used for companding mode Note: This\n              bit has effect only when the companding mode is -Law\n              algorithm or A-Law algorithm."
            },
            {
                "name": "COMP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Companding mode. These bits are set and\n              cleared by software. The -Law and the A-Law log are a\n              part of the CCITT G.711 recommendation, the type of\n              complement that will be used depends on CPL bit. The\n              data expansion or data compression are determined by\n              the state of bit MODE[0]. The data compression is\n              applied if the audio block is configured as a\n              transmitter. The data expansion is automatically\n              applied when the audio block is configured as a\n              receiver. Refer to Section: Companding mode for more\n              details. Note: Companding mode is applicable only\n              when TDM is selected."
            }
        ]
    },
    "1073829932": {
        "name": "SAI_BFRCR",
        "address": 1073829932,
        "size": 32,
        "access": "",
        "desc": "This register has no meaning in AC97 and\n          SPDIF audio protocol",
        "fields": [
            {
                "name": "FRL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Frame length. These bits are set and\n              cleared by software. They define the audio frame\n              length expressed in number of SCK clock cycles: the\n              number of bits in the frame is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer in an audio\n              frame must be equal to 8, otherwise the audio block\n              will behaves in an unexpected way. This is the case\n              when the data size is 8 bits and only one slot 0 is\n              defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0] = 0000). In master mode, if the master\n              clock (available on MCLK_x pin) is used, the frame\n              length should be aligned with a number equal to a\n              power of 2, ranging from 8 to 256. When the master\n              clock is not used (NODIV = 1), it is recommended to\n              program the frame length to an value ranging from 8\n              to 256. These bits are meaningless and are not used\n              in AC97 or SPDIF audio block\n              configuration."
            },
            {
                "name": "FSALL",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Frame synchronization active level\n              length. These bits are set and cleared by software.\n              They specify the length in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the active level of the FS\n              signal in the audio frame These bits are meaningless\n              and are not used in AC97 or SPDIF audio block\n              configuration. They must be configured when the audio\n              block is disabled."
            },
            {
                "name": "FSDEF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Frame synchronization definition. This\n              bit is set and cleared by software. When the bit is\n              set, the number of slots defined in the SAI_xSLOTR\n              register has to be even. It means that half of this\n              number of slots will be dedicated to the left channel\n              and the other slots for the right channel (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n              protocols...). This bit is meaningless and is not\n              used in AC97 or SPDIF audio block configuration. It\n              must be configured when the audio block is\n              disabled."
            },
            {
                "name": "FSPOL",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Frame synchronization polarity. This bit\n              is set and cleared by software. It is used to\n              configure the level of the start of frame on the FS\n              signal. It is meaningless and is not used in AC97 or\n              SPDIF audio block configuration. This bit must be\n              configured when the audio block is\n              disabled."
            },
            {
                "name": "FSOFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Frame synchronization offset. This bit\n              is set and cleared by software. It is meaningless and\n              is not used in AC97 or SPDIF audio block\n              configuration. This bit must be configured when the\n              audio block is disabled."
            }
        ]
    },
    "1073829936": {
        "name": "SAI_BSLOTR",
        "address": 1073829936,
        "size": 32,
        "access": "read-write",
        "desc": "This register has no meaning in AC97 and\n          SPDIF audio protocol",
        "fields": [
            {
                "name": "FBOFF",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "First bit offset These bits are set and\n              cleared by software. The value set in this bitfield\n              defines the position of the first data transfer bit\n              in the slot. It represents an offset value. In\n              transmission mode, the bits outside the data field\n              are forced to 0. In reception mode, the extra\n              received bits are discarded. These bits must be set\n              when the audio block is disabled. They are ignored in\n              AC97 or SPDIF mode."
            },
            {
                "name": "SLOTSZ",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Slot size This bits is set and cleared\n              by software. The slot size must be higher or equal to\n              the data size. If this condition is not respected,\n              the behavior of the SAI will be undetermined. Refer\n              to Section: Output data line management on an\n              inactive slot for information on how to drive SD\n              line. These bits must be set when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode."
            },
            {
                "name": "NBSLOT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Number of slots in an audio frame. These\n              bits are set and cleared by software. The value set\n              in this bitfield represents the number of slots + 1\n              in the audio frame (including the number of inactive\n              slots). The maximum number of slots is 16. The number\n              of slots should be even if FSDEF bit in the SAI_xFRCR\n              register is set. The number of slots must be\n              configured when the audio block is disabled. They are\n              ignored in AC97 or SPDIF mode."
            },
            {
                "name": "SLOTEN",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Slot enable. These bits are set and\n              cleared by software. Each SLOTEN bit corresponds to a\n              slot position from 0 to 15 (maximum 16 slots). The\n              slot must be enabled when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode."
            }
        ]
    },
    "1073829940": {
        "name": "SAI_BIM",
        "address": 1073829940,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register 2",
        "fields": [
            {
                "name": "OVRUDRIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun/underrun interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the OVRUDR bit in\n              the SAI_xSR register is set."
            },
            {
                "name": "MUTEDETIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the MUTEDET bit in\n              the SAI_xSR register is set. This bit has a meaning\n              only if the audio block is configured in receiver\n              mode."
            },
            {
                "name": "WCKCFGIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration interrupt\n              enable. This bit is set and cleared by software. This\n              bit is taken into account only if the audio block is\n              configured as a master (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if the WCKCFG flag in the\n              SAI_xSR register is set. Note: This bit is used only\n              in TDM mode and is meaningless in other\n              modes."
            },
            {
                "name": "FREQIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request interrupt enable. This bit\n              is set and cleared by software. When this bit is set,\n              an interrupt is generated if the FREQ bit in the\n              SAI_xSR register is set. Since the audio block\n              defaults to operate as a transmitter after reset, the\n              MODE bit must be configured before setting FREQIE to\n              avoid a parasitic interruption in receiver\n              mode,"
            },
            {
                "name": "CNRDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready interrupt enable (AC97).\n              This bit is set and cleared by software. When the\n              interrupt is enabled, the audio block detects in the\n              slot 0 (tag0) of the AC97 frame if the Codec\n              connected to this line is ready or not. If it is not\n              ready, the CNRDY flag in the SAI_xSR register is set\n              and an interruption i generated. This bit has a\n              meaning only if the AC97 mode is selected through\n              PRTCFG[1:0] bits and the audio block is operates as a\n              receiver."
            },
            {
                "name": "AFSDETIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection interrupt enable. This bit is set and\n              cleared by software. When this bit is set, an\n              interrupt will be generated if the AFSDET bit in the\n              SAI_xSR register is set. This bit is meaningless in\n              AC97, SPDIF mode or when the audio block operates as\n              a master."
            },
            {
                "name": "LFSDETIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection\n              interrupt enable. This bit is set and cleared by\n              software. When this bit is set, an interrupt will be\n              generated if the LFSDET bit is set in the SAI_xSR\n              register. This bit is meaningless in AC97, SPDIF mode\n              or when the audio block operates as a\n              master."
            }
        ]
    },
    "1073829944": {
        "name": "SAI_BSR",
        "address": 1073829944,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "OVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Overrun / underrun. This bit is read\n              only. The overrun and underrun conditions can occur\n              only when the audio block is configured as a receiver\n              and a transmitter, respectively. It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM register.\n              This flag is cleared when the software sets COVRUDR\n              bit in SAI_xCLRFR register."
            },
            {
                "name": "MUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection. This bit is read only.\n              This flag is set if consecutive 0 values are received\n              in each slot of a given audio frame and for a\n              consecutive number of audio frames (set in the\n              MUTECNT bit in the SAI_xCR2 register). It can\n              generate an interrupt if MUTEDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
            },
            {
                "name": "WCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wrong clock configuration flag. This bit\n              is read only. This bit is used only when the audio\n              block operates in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register. This flag is cleared when\n              the software sets CWCKCFG bit in SAI_xCLRFR\n              register."
            },
            {
                "name": "FREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "FIFO request. This bit is read only. The\n              request depends on the audio block configuration: If\n              the block is configured in transmission mode, the\n              FIFO request is related to a write request operation\n              in the SAI_xDR. If the block configured in reception,\n              the FIFO request related to a read request operation\n              from the SAI_xDR. This flag can generate an interrupt\n              if FREQIE bit is set in SAI_xIM\n              register."
            },
            {
                "name": "CNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Codec not ready. This bit is read only.\n              This bit is used only when the AC97 audio protocol is\n              selected in the SAI_xCR1 register and configured in\n              receiver mode. It can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM register. This flag is\n              cleared when the software sets CCNRDY bit in\n              SAI_xCLRFR register."
            },
            {
                "name": "AFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Anticipated frame synchronization\n              detection. This bit is read only. This flag can be\n              set only if the audio block is configured in slave\n              mode. It is not used in AC97or SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets CAFSDET bit in SAI_xCLRFR\n              register."
            },
            {
                "name": "LFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Late frame synchronization detection.\n              This bit is read only. This flag can be set only if\n              the audio block is configured in slave mode. It is\n              not used in AC97 or SPDIF mode. It can generate an\n              interrupt if LFSDETIE bit is set in the SAI_xIM\n              register. This flag is cleared when the software sets\n              bit CLFSDET in SAI_xCLRFR register"
            },
            {
                "name": "FLVL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "FIFO level threshold. This bit is read\n              only. The FIFO level threshold flag is managed only\n              by hardware and its setting depends on SAI block\n              configuration (transmitter or receiver mode). If the\n              SAI block is configured as transmitter: If SAI block\n              is configured as receiver:"
            }
        ]
    },
    "1073829948": {
        "name": "SAI_BCLRFR",
        "address": 1073829948,
        "size": 32,
        "access": "write-only",
        "desc": "Clear flag register",
        "fields": [
            {
                "name": "COVRUDR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear overrun / underrun. This bit is\n              write only. Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR register. Reading this bit\n              always returns the value 0."
            },
            {
                "name": "CMUTEDET",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Mute detection flag. This bit is write\n              only. Programming this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register. Reading this bit always\n              returns the value 0."
            },
            {
                "name": "CWCKCFG",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear wrong clock configuration flag.\n              This bit is write only. Programming this bit to 1\n              clears the WCKCFG flag in the SAI_xSR register. This\n              bit is used only when the audio block is set as\n              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1\n              register. Reading this bit always returns the value\n              0."
            },
            {
                "name": "CCNRDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear Codec not ready flag. This bit is\n              write only. Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR register. This bit is used\n              only when the AC97 audio protocol is selected in the\n              SAI_xCR1 register. Reading this bit always returns\n              the value 0."
            },
            {
                "name": "CAFSDET",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clear anticipated frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the AFSDET flag in the SAI_xSR\n              register. It is not used in AC97or SPDIF mode.\n              Reading this bit always returns the value\n              0."
            },
            {
                "name": "CLFSDET",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Clear late frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the LFSDET flag in the SAI_xSR\n              register. This bit is not used in AC97or SPDIF mode\n              Reading this bit always returns the value\n              0."
            }
        ]
    },
    "1073829952": {
        "name": "SAI_BDR",
        "address": 1073829952,
        "size": 32,
        "access": "read-write",
        "desc": "Data register",
        "fields": [
            {
                "name": "DATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data A write to this register loads the\n              FIFO provided the FIFO is not full. A read from this\n              register empties the FIFO if the FIFO is not\n              empty."
            }
        ]
    },
    "1073829956": {
        "name": "SAI_PDMCR",
        "address": 1073829956,
        "size": 32,
        "access": "read-write",
        "desc": "PDM control register",
        "fields": [
            {
                "name": "PDMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PDM enable"
            },
            {
                "name": "MICNBR",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Number of microphones"
            },
            {
                "name": "CKEN1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clock enable of bitstream clock number\n              1"
            },
            {
                "name": "CKEN2",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock enable of bitstream clock number\n              2"
            },
            {
                "name": "CKEN3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock enable of bitstream clock number\n              3"
            },
            {
                "name": "CKEN4",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable of bitstream clock number\n              4"
            }
        ]
    },
    "1073829960": {
        "name": "SAI_PDMDLY",
        "address": 1073829960,
        "size": 32,
        "access": "read-write",
        "desc": "PDM delay register",
        "fields": [
            {
                "name": "DLYM1L",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Delay line adjust for first microphone\n              of pair 1"
            },
            {
                "name": "DLYM1R",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Delay line adjust for second microphone\n              of pair 1"
            },
            {
                "name": "DLYM2L",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Delay line for first microphone of pair\n              2"
            },
            {
                "name": "DLYM2R",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Delay line for second microphone of pair\n              2"
            },
            {
                "name": "DLYM3L",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "Delay line for first microphone of pair\n              3"
            },
            {
                "name": "DLYM3R",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Delay line for second microphone of pair\n              3"
            },
            {
                "name": "DLYM4L",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Delay line for first microphone of pair\n              4"
            },
            {
                "name": "DLYM4R",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Delay line for second microphone of pair\n              4"
            }
        ]
    },
    "1375760384": {
        "name": "SDMMC_POWER",
        "address": 1375760384,
        "size": 32,
        "access": "read-write",
        "desc": "SDMMC power control register",
        "fields": [
            {
                "name": "PWRCTRL",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SDMMC state control bits. These bits can\n              only be written when the SDMMC is not in the power-on\n              state (PWRCTRL?11). These bits are used to define the\n              functional state of the SDMMC signals: Any further\n              write will be ignored, PWRCTRL value will keep\n              11."
            },
            {
                "name": "VSWITCH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Voltage switch sequence start. This bit\n              is used to start the timing critical section of the\n              voltage switch sequence:"
            },
            {
                "name": "VSWITCHEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage switch procedure enable. This\n              bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). This bit is used to stop the\n              SDMMC_CK after the voltage switch command\n              response:"
            },
            {
                "name": "DIRPOL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Data and command direction signals\n              polarity selection. This bit can only be written when\n              the SDMMC is in the power-off state (PWRCTRL =\n              00)."
            }
        ]
    },
    "1375760388": {
        "name": "SDMMC_CLKCR",
        "address": 1375760388,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_CLKCR register controls the\n          SDMMC_CK output clock, the SDMMC_RX_CLK receive clock,\n          and the bus width.",
        "fields": [
            {
                "name": "CLKDIV",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Clock divide factor This bit can only be\n              written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0). This field defines the\n              divide factor between the input clock (SDMMCCLK) and\n              the output clock (SDMMC_CK): SDMMC_CK frequency =\n              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:\n              etc.."
            },
            {
                "name": "PWRSAV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Power saving configuration bit This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) For power\n              saving, the SDMMC_CK clock output can be disabled\n              when the bus is idle by setting PWRSAV:"
            },
            {
                "name": "WIDBUS",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "Wide bus mode enable bit This bit can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
            },
            {
                "name": "NEGEDGE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SDMMC_CK dephasing selection bit for\n              data and Command. This bit can only be written when\n              the CPSM and DPSM are not active (CPSMACT = 0 and\n              DPSMACT = 0). When clock division = 1 (CLKDIV = 0),\n              this bit has no effect. Data and Command change on\n              SDMMC_CK falling edge. When clock division &gt;1\n              (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK\n              edge occurs on SDMMCCLK rising edge. When clock\n              division >1 (CLKDIV > 0) & DDR = 1: - Data\n              changed on the SDMMCCLK falling edge succeeding a\n              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK\n              rising edge. - Data changed on the SDMMC_CK falling\n              edge succeeding a SDMMC_CK edge. - SDMMC_CK edge\n              occurs on SDMMCCLK rising edge."
            },
            {
                "name": "HWFC_EN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Hardware flow control enable This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) When Hardware\n              flow control is enabled, the meaning of the TXFIFOE\n              and RXFIFOF flags change, please see SDMMC status\n              register definition in Section56.8.11."
            },
            {
                "name": "DDR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Data rate signaling selection This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall\n              only be selected with 4-bit or 8-bit wide bus mode.\n              (WIDBUS &gt; 00). DDR = 1 has no effect when\n              WIDBUS = 00 (1-bit wide bus). DDR rate shall only be\n              selected with clock division &gt;1. (CLKDIV\n              &gt; 0)"
            },
            {
                "name": "BUSSPEED",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Bus speed mode selection between DS, HS,\n              SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
            },
            {
                "name": "SELCLKRX",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Receive clock selection. These bits can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
            }
        ]
    },
    "1375760392": {
        "name": "SDMMC_ARGR",
        "address": 1375760392,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_ARGR register contains a 32-bit\n          command argument, which is sent to a card as part of a\n          command message.",
        "fields": [
            {
                "name": "CMDARG",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Command argument. These bits can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). Command argument sent to a card as part of a\n              command message. If a command contains an argument,\n              it must be loaded into this register before writing a\n              command to the command register."
            }
        ]
    },
    "1375760396": {
        "name": "SDMMC_CMDR",
        "address": 1375760396,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_CMDR register contains the command\n          index and command type bits. The command index is sent to\n          a card as part of a command message. The command type\n          bits control the command path state machine\n          (CPSM).",
        "fields": [
            {
                "name": "CMDINDEX",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Command index. This bit can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). The command index is sent to the card as part of\n              a command message."
            },
            {
                "name": "CMDTRANS",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a data\n              transfer command, stops the interrupt period, and\n              signals DataEnable to the DPSM This bit can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). If this bit is set, the CPSM issues an end of\n              interrupt period and issues DataEnable signal to the\n              DPSM when the command is sent."
            },
            {
                "name": "CMDSTOP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Stop\n              Transmission command and signals Abort to the DPSM.\n              This bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). If this bit is set, the CPSM\n              issues the Abort signal to the DPSM when the command\n              is sent."
            },
            {
                "name": "WAITRESP",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Wait for response bits. This bit can\n              only be written by firmware when CPSM is disabled\n              (CPSMEN = 0). They are used to configure whether the\n              CPSM is to wait for a response, and if yes, which\n              kind of response."
            },
            {
                "name": "WAITINT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPSM waits for interrupt request. If\n              this bit is set, the CPSM disables command timeout\n              and waits for an card interrupt request (Response).\n              If this bit is cleared in the CPSM Wait state, will\n              cause the abort of the interrupt mode."
            },
            {
                "name": "WAITPEND",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CPSM Waits for end of data transfer\n              (CmdPend internal signal) from DPSM. This bit when\n              set, the CPSM waits for the end of data transfer\n              trigger before it starts sending a command. WAITPEND\n              is only taken into account when DTMODE = MMC stream\n              data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT\n              = 1 and DTDIR = from host to card."
            },
            {
                "name": "CPSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Command path state machine (CPSM) Enable\n              bit This bit is written 1 by firmware, and cleared by\n              hardware when the CPSM enters the Idle state. If this\n              bit is set, the CPSM is enabled. When DTEN = 1, no\n              command will be transfered nor boot procedure will be\n              started. CPSMEN is cleared to 0."
            },
            {
                "name": "DTHOLD",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hold new data block transmission and\n              reception in the DPSM. If this bit is set, the DPSM\n              will not move from the Wait_S state to the Send state\n              or from the Wait_R state to the Receive\n              state."
            },
            {
                "name": "BOOTMODE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Select the boot mode procedure to be\n              used. This bit can only be written by firmware when\n              CPSM is disabled (CPSMEN = 0)"
            },
            {
                "name": "BOOTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Enable boot mode\n              procedure."
            },
            {
                "name": "CMDSUSPEND",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "The CPSM treats the command as a Suspend\n              or Resume command and signals interrupt period\n              start/end. This bit can only be written by firmware\n              when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1\n              and CMDTRANS = 0 Suspend command, start interrupt\n              period when response bit BS=0. CMDSUSPEND = 1 and\n              CMDTRANS = 1 Resume command with data, end interrupt\n              period when response bit DF=1."
            }
        ]
    },
    "1375760404": {
        "name": "SDMMC_RESP1R",
        "address": 1375760404,
        "size": 32,
        "access": "read-only",
        "desc": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response.",
        "fields": [
            {
                "name": "CARDSTATUS1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table 432"
            }
        ]
    },
    "1375760408": {
        "name": "SDMMC_RESP2R",
        "address": 1375760408,
        "size": 32,
        "access": "read-only",
        "desc": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response.",
        "fields": [
            {
                "name": "CARDSTATUS2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table404."
            }
        ]
    },
    "1375760412": {
        "name": "SDMMC_RESP3R",
        "address": 1375760412,
        "size": 32,
        "access": "read-only",
        "desc": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response.",
        "fields": [
            {
                "name": "CARDSTATUS3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table404."
            }
        ]
    },
    "1375760416": {
        "name": "SDMMC_RESP4R",
        "address": 1375760416,
        "size": 32,
        "access": "read-only",
        "desc": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response.",
        "fields": [
            {
                "name": "CARDSTATUS4",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "see Table404."
            }
        ]
    },
    "1375760420": {
        "name": "SDMMC_DTIMER",
        "address": 1375760420,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_DTIMER register contains the data\n          timeout period, in card bus clock periods. A counter\n          loads the value from the SDMMC_DTIMER register, and\n          starts decrementing when the data path state machine\n          (DPSM) enters the Wait_R or Busy state. If the timer\n          reaches 0 while the DPSM is in either of these states,\n          the timeout status flag is set.",
        "fields": [
            {
                "name": "DATATIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data and R1b busy timeout period This\n              bit can only be written when the CPSM and DPSM are\n              not active (CPSMACT = 0 and DPSMACT = 0). Data and\n              R1b busy timeout period expressed in card bus clock\n              periods."
            }
        ]
    },
    "1375760424": {
        "name": "SDMMC_DLENR",
        "address": 1375760424,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_DLENR register contains the number\n          of data bytes to be transferred. The value is loaded into\n          the data counter when data transfer starts.",
        "fields": [
            {
                "name": "DATALENGTH",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data length value This register can only\n              be written by firmware when DPSM is inactive (DPSMACT\n              = 0). Number of data bytes to be transferred. When\n              DDR = 1 DATALENGTH is truncated to a multiple of 2.\n              (The last odd byte is not transfered) When DATALENGTH\n              = 0 no data will be transfered, when requested by a\n              CPSMEN and CMDTRANS = 1 also no command will be\n              transfered. DTEN and CPSMEN are cleared to\n              0."
            }
        ]
    },
    "1375760428": {
        "name": "SDMMC_DCTRL",
        "address": 1375760428,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_DCTRL register control the data\n          path state machine (DPSM).",
        "fields": [
            {
                "name": "DTEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Data transfer enable bit This bit can\n              only be written by firmware when DPSM is inactive\n              (DPSMACT = 0). This bit is cleared by Hardware when\n              data transfer completes. This bit shall only be used\n              to transfer data when no associated data transfer\n              command is used, i.e. shall not be used with SD or\n              eMMC cards."
            },
            {
                "name": "DTDIR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data transfer direction selection This\n              bit can only be written by firmware when DPSM is\n              inactive (DPSMACT = 0)."
            },
            {
                "name": "DTMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Data transfer mode selection. This bit\n              can only be written by firmware when DPSM is inactive\n              (DPSMACT = 0)."
            },
            {
                "name": "DBLOCKSIZE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Data block size This bit can only be\n              written by firmware when DPSM is inactive (DPSMACT =\n              0). Define the data block length when the block data\n              transfer mode is selected: When DATALENGTH is not a\n              multiple of DBLOCKSIZE, the transfered data is\n              truncated at a multiple of DBLOCKSIZE. (Any remain\n              data will not be transfered.) When DDR = 1,\n              DBLOCKSIZE = 0000 shall not be used. (No data will be\n              transfered)"
            },
            {
                "name": "RWSTART",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Read wait start. If this bit is set,\n              read wait operation starts."
            },
            {
                "name": "RWSTOP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Read wait stop This bit is written by\n              firmware and auto cleared by hardware when the DPSM\n              moves from the READ_WAIT state to the WAIT_R or IDLE\n              state."
            },
            {
                "name": "RWMOD",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Read wait mode. This bit can only be\n              written by firmware when DPSM is inactive (DPSMACT =\n              0)."
            },
            {
                "name": "SDIOEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SD I/O interrupt enable functions This\n              bit can only be written by firmware when DPSM is\n              inactive (DPSMACT = 0). If this bit is set, the DPSM\n              enables the SD I/O card specific interrupt\n              operation."
            },
            {
                "name": "BOOTACKEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable the reception of the boot\n              acknowledgment. This bit can only be written by\n              firmware when DPSM is inactive (DPSMACT =\n              0)."
            },
            {
                "name": "FIFORST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "FIFO reset, will flush any remaining\n              data. This bit can only be written by firmware when\n              IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit\n              will only take effect when a transfer error or\n              transfer hold occurs."
            }
        ]
    },
    "1375760432": {
        "name": "SDMMC_DCNTR",
        "address": 1375760432,
        "size": 32,
        "access": "read-only",
        "desc": "The SDMMC_DCNTR register loads the value\n          from the data length register (see SDMMC_DLENR) when the\n          DPSM moves from the Idle state to the Wait_R or Wait_S\n          state. As data is transferred, the counter decrements the\n          value until it reaches 0. The DPSM then moves to the Idle\n          state and when there has been no error, the data status\n          end flag (DATAEND) is set.",
        "fields": [
            {
                "name": "DATACOUNT",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Data count value When read, the number\n              of remaining data bytes to be transferred is\n              returned. Write has no effect."
            }
        ]
    },
    "1375760436": {
        "name": "SDMMC_STAR",
        "address": 1375760436,
        "size": 32,
        "access": "read-only",
        "desc": "The SDMMC_STAR register is a read-only\n          register. It contains two types of flag:Static flags\n          (bits [29,21,11:0]): these bits remain asserted until\n          they are cleared by writing to the SDMMC interrupt Clear\n          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):\n          these bits change state depending on the state of the\n          underlying logic (for example, FIFO full and empty flags\n          are asserted and de-asserted as data while written to the\n          FIFO)",
        "fields": [
            {
                "name": "CCRCFAIL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command response received (CRC check\n              failed). Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "DCRCFAIL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data block sent/received (CRC check\n              failed). Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "CTIMEOUT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command response timeout. Interrupt flag\n              is cleared by writing corresponding interrupt clear\n              bit in SDMMC_ICR. The Command Timeout period has a\n              fixed value of 64 SDMMC_CK clock\n              periods."
            },
            {
                "name": "DTIMEOUT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout. Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "TXUNDERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit FIFO underrun error or IDMA\n              read transfer error. Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "RXOVERR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Received FIFO overrun error or IDMA\n              write transfer error. Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "CMDREND",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received (CRC check\n              passed, or no CRC). Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "CMDSENT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent (no response required).\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
            },
            {
                "name": "DATAEND",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data transfer ended correctly. (data\n              counter, DATACOUNT is zero and no errors occur).\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
            },
            {
                "name": "DHOLD",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data transfer Hold. Interrupt flag is\n              cleared by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
            },
            {
                "name": "DBCKEND",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block sent/received. (CRC check\n              passed) and DPSM moves to the READWAIT state.\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
            },
            {
                "name": "DABORT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted by CMD12.\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
            },
            {
                "name": "DPSMACT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Data path state machine active, i.e. not\n              in Idle state. This is a hardware status flag only,\n              does not generate an interrupt."
            },
            {
                "name": "CPSMACT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Command path state machine active, i.e.\n              not in Idle state. This is a hardware status flag\n              only, does not generate an interrupt."
            },
            {
                "name": "TXFIFOHE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Transmit FIFO half empty At least half\n              the number of words can be written into the FIFO.\n              This bit is cleared when the FIFO becomes half+1\n              full."
            },
            {
                "name": "RXFIFOHF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Receive FIFO half full There are at\n              least half the number of words in the FIFO. This bit\n              is cleared when the FIFO becomes half+1\n              empty."
            },
            {
                "name": "TXFIFOF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transmit FIFO full This is a hardware\n              status flag only, does not generate an interrupt.\n              This bit is cleared when one FIFO location becomes\n              empty."
            },
            {
                "name": "RXFIFOF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Receive FIFO full This bit is cleared\n              when one FIFO location becomes empty."
            },
            {
                "name": "TXFIFOE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Transmit FIFO empty This bit is cleared\n              when one FIFO location becomes full."
            },
            {
                "name": "RXFIFOE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Receive FIFO empty This is a hardware\n              status flag only, does not generate an interrupt.\n              This bit is cleared when one FIFO location becomes\n              full."
            },
            {
                "name": "BUSYD0",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Inverted value of SDMMC_D0 line (Busy),\n              sampled at the end of a CMD response and a second\n              time 2 SDMMC_CK cycles after the CMD response. This\n              bit is reset to not busy when the SDMMCD0 line\n              changes from busy to not busy. This bit does not\n              signal busy due to data transfer. This is a hardware\n              status flag only, it does not generate an\n              interrupt."
            },
            {
                "name": "BUSYD0END",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "end of SDMMC_D0 Busy following a CMD\n              response detected. This indicates only end of busy\n              following a CMD response. This bit does not signal\n              busy due to data transfer. Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "SDIOIT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO interrupt received. Interrupt flag\n              is cleared by writing corresponding interrupt clear\n              bit in SDMMC_ICR."
            },
            {
                "name": "ACKFAIL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Boot acknowledgment received (boot\n              acknowledgment check fail). Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "ACKTIMEOUT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Boot acknowledgment timeout. Interrupt\n              flag is cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
            },
            {
                "name": "VSWEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section\n              completion. Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "CKSTOP",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SDMMC_CK stopped in Voltage switch\n              procedure. Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
            },
            {
                "name": "IDMATE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error. Interrupt flag is\n              cleared by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
            },
            {
                "name": "IDMABTC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete. interrupt\n              flag is cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
            }
        ]
    },
    "1375760440": {
        "name": "SDMMC_ICR",
        "address": 1375760440,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_ICR register is a write-only\n          register. Writing a bit with 1 clears the corresponding\n          bit in the SDMMC_STAR status register.",
        "fields": [
            {
                "name": "CCRCFAILC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCRCFAIL flag clear bit Set by software\n              to clear the CCRCFAIL flag."
            },
            {
                "name": "DCRCFAILC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "DCRCFAIL flag clear bit Set by software\n              to clear the DCRCFAIL flag."
            },
            {
                "name": "CTIMEOUTC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CTIMEOUT flag clear bit Set by software\n              to clear the CTIMEOUT flag."
            },
            {
                "name": "DTIMEOUTC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DTIMEOUT flag clear bit Set by software\n              to clear the DTIMEOUT flag."
            },
            {
                "name": "TXUNDERRC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXUNDERR flag clear bit Set by software\n              to clear TXUNDERR flag."
            },
            {
                "name": "RXOVERRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXOVERR flag clear bit Set by software\n              to clear the RXOVERR flag."
            },
            {
                "name": "CMDRENDC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CMDREND flag clear bit Set by software\n              to clear the CMDREND flag."
            },
            {
                "name": "CMDSENTC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CMDSENT flag clear bit Set by software\n              to clear the CMDSENT flag."
            },
            {
                "name": "DATAENDC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "DATAEND flag clear bit Set by software\n              to clear the DATAEND flag."
            },
            {
                "name": "DHOLDC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DHOLD flag clear bit Set by software to\n              clear the DHOLD flag."
            },
            {
                "name": "DBCKENDC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DBCKEND flag clear bit Set by software\n              to clear the DBCKEND flag."
            },
            {
                "name": "DABORTC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DABORT flag clear bit Set by software to\n              clear the DABORT flag."
            },
            {
                "name": "BUSYD0ENDC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END flag clear bit Set by software\n              to clear the BUSYD0END flag."
            },
            {
                "name": "SDIOITC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIOIT flag clear bit Set by software to\n              clear the SDIOIT flag."
            },
            {
                "name": "ACKFAILC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "ACKFAIL flag clear bit Set by software\n              to clear the ACKFAIL flag."
            },
            {
                "name": "ACKTIMEOUTC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "ACKTIMEOUT flag clear bit Set by\n              software to clear the ACKTIMEOUT flag."
            },
            {
                "name": "VSWENDC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "VSWEND flag clear bit Set by software to\n              clear the VSWEND flag."
            },
            {
                "name": "CKSTOPC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CKSTOP flag clear bit Set by software to\n              clear the CKSTOP flag."
            },
            {
                "name": "IDMATEC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "IDMA transfer error clear bit Set by\n              software to clear the IDMATE flag."
            },
            {
                "name": "IDMABTCC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete clear bit\n              Set by software to clear the IDMABTC\n              flag."
            }
        ]
    },
    "1375760444": {
        "name": "SDMMC_MASKR",
        "address": 1375760444,
        "size": 32,
        "access": "read-write",
        "desc": "The interrupt mask register determines which\n          status flags generate an interrupt request by setting the\n          corresponding bit to 1.",
        "fields": [
            {
                "name": "CCRCFAILIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Command CRC fail interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by command CRC failure."
            },
            {
                "name": "DCRCFAILIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Data CRC fail interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data CRC failure."
            },
            {
                "name": "CTIMEOUTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Command timeout interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by command timeout."
            },
            {
                "name": "DTIMEOUTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Data timeout interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data timeout."
            },
            {
                "name": "TXUNDERRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Tx FIFO underrun error interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by Tx FIFO underrun\n              error."
            },
            {
                "name": "RXOVERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx FIFO overrun error interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by Rx FIFO overrun\n              error."
            },
            {
                "name": "CMDRENDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Command response received interrupt\n              enable Set and cleared by software to enable/disable\n              interrupt caused by receiving command\n              response."
            },
            {
                "name": "CMDSENTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Command sent interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by sending command."
            },
            {
                "name": "DATAENDIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Data end interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data end."
            },
            {
                "name": "DHOLDIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Data hold interrupt enable Set and\n              cleared by software to enable/disable the interrupt\n              generated when sending new data is hold in the DPSM\n              Wait_S state."
            },
            {
                "name": "DBCKENDIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Data block end interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data block end."
            },
            {
                "name": "DABORTIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Data transfer aborted interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by a data transfer being\n              aborted."
            },
            {
                "name": "TXFIFOHEIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Tx FIFO half empty interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by Tx FIFO half empty."
            },
            {
                "name": "RXFIFOHFIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Rx FIFO half full interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by Rx FIFO half full."
            },
            {
                "name": "RXFIFOFIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Rx FIFO full interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by Rx FIFO full."
            },
            {
                "name": "TXFIFOEIE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tx FIFO empty interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by Tx FIFO empty."
            },
            {
                "name": "BUSYD0ENDIE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BUSYD0END interrupt enable Set and\n              cleared by software to enable/disable the interrupt\n              generated when SDMMC_D0 signal changes from busy to\n              NOT busy following a CMD response."
            },
            {
                "name": "SDIOITIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SDIO mode interrupt received interrupt\n              enable Set and cleared by software to enable/disable\n              the interrupt generated when receiving the SDIO mode\n              interrupt."
            },
            {
                "name": "ACKFAILIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Acknowledgment Fail interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by acknowledgment Fail."
            },
            {
                "name": "ACKTIMEOUTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Acknowledgment timeout interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by acknowledgment\n              timeout."
            },
            {
                "name": "VSWENDIE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Voltage switch critical timing section\n              completion interrupt enable Set and cleared by\n              software to enable/disable the interrupt generated\n              when voltage switch critical timing section\n              completion."
            },
            {
                "name": "CKSTOPIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Voltage Switch clock stopped interrupt\n              enable Set and cleared by software to enable/disable\n              interrupt caused by Voltage Switch clock\n              stopped."
            },
            {
                "name": "IDMABTCIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "IDMA buffer transfer complete interrupt\n              enable Set and cleared by software to enable/disable\n              the interrupt generated when the IDMA has transferred\n              all data belonging to a memory buffer."
            }
        ]
    },
    "1375760448": {
        "name": "SDMMC_ACKTIMER",
        "address": 1375760448,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_ACKTIMER register contains the\n          acknowledgment timeout period, in SDMMC_CK bus clock\n          periods. A counter loads the value from the\n          SDMMC_ACKTIMER register, and starts decrementing when the\n          data path state machine (DPSM) enters the Wait_Ack state.\n          If the timer reaches 0 while the DPSM is in this states,\n          the acknowledgment timeout status flag is\n          set.",
        "fields": [
            {
                "name": "ACKTIME",
                "bitOffset": 0,
                "bitWidth": 25,
                "desc": "Boot acknowledgment timeout period This\n              bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). Boot acknowledgment timeout\n              period expressed in card bus clock\n              periods."
            }
        ]
    },
    "1375760464": {
        "name": "SDMMC_IDMACTRLR",
        "address": 1375760464,
        "size": 32,
        "access": "read-write",
        "desc": "The receive and transmit FIFOs can be read\n          or written as 32-bit wide registers. The FIFOs contain 32\n          entries on 32 sequential addresses. This allows the CPU\n          to use its load and store multiple operands to read\n          from/write to the FIFO.",
        "fields": [
            {
                "name": "IDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IDMA enable This bit can only be written\n              by firmware when DPSM is inactive (DPSMACT =\n              0)."
            },
            {
                "name": "IDMABMODE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Buffer mode selection. This bit can only\n              be written by firmware when DPSM is inactive (DPSMACT\n              = 0)."
            },
            {
                "name": "IDMABACT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Double buffer mode active buffer\n              indication This bit can only be written by firmware\n              when DPSM is inactive (DPSMACT = 0). When IDMA is\n              enabled this bit is toggled by\n              hardware."
            }
        ]
    },
    "1375760468": {
        "name": "SDMMC_IDMABSIZER",
        "address": 1375760468,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_IDMABSIZER register contains the\n          buffers size when in double buffer\n          configuration.",
        "fields": [
            {
                "name": "IDMABNDT",
                "bitOffset": 5,
                "bitWidth": 8,
                "desc": "Number of transfers per buffer. This\n              8-bit value shall be multiplied by 8 to get the size\n              of the buffer in 32-bit words and by 32 to get the\n              size of the buffer in bytes. Example: IDMABNDT =\n              0x01: buffer size = 8 words = 32 bytes. These bits\n              can only be written by firmware when DPSM is inactive\n              (DPSMACT = 0)."
            }
        ]
    },
    "1375760472": {
        "name": "SDMMC_IDMABASE0R",
        "address": 1375760472,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_IDMABASE0R register contains the\n          memory buffer base address in single buffer configuration\n          and the buffer 0 base address in double buffer\n          configuration.",
        "fields": [
            {
                "name": "IDMABASE0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer 0 memory base address bits\n              [31:2], shall be word aligned (bit [1:0] are always 0\n              and read only). This register can be written by\n              firmware when DPSM is inactive (DPSMACT = 0), and can\n              dynamically be written by firmware when DPSM active\n              (DPSMACT = 1) and memory buffer 0 is inactive\n              (IDMABACT = 1)."
            }
        ]
    },
    "1375760476": {
        "name": "SDMMC_IDMABASE1R",
        "address": 1375760476,
        "size": 32,
        "access": "read-write",
        "desc": "The SDMMC_IDMABASE1R register contains the\n          double buffer configuration second buffer memory base\n          address.",
        "fields": [
            {
                "name": "IDMABASE1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Buffer 1 memory base address, shall be\n              word aligned (bit [1:0] are always 0 and read only).\n              This register can be written by firmware when DPSM is\n              inactive (DPSMACT = 0), and can dynamically be\n              written by firmware when DPSM active (DPSMACT = 1)\n              and memory buffer 1 is inactive (IDMABACT =\n              0)."
            }
        ]
    },
    "1375760512": {
        "name": "SDMMC_FIFOR",
        "address": 1375760512,
        "size": 32,
        "access": "read-write",
        "desc": "The receive and transmit FIFOs can be only\n          read or written as word (32-bit) wide registers. The\n          FIFOs contain 16 entries on sequential addresses. This\n          allows the CPU to use its load and store multiple\n          operands to read from/write to the FIFO.When accessing\n          SDMMC_FIFOR with half word or byte access an AHB bus\n          fault is generated.",
        "fields": [
            {
                "name": "FIFODATA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive and transmit FIFO data This\n              register can only be read or written by firmware when\n              the DPSM is active (DPSMACT=1). The FIFO data\n              occupies 16 entries of 32-bit words."
            }
        ]
    },
    "1375760400": {
        "name": "SDMMC_RESPCMDR",
        "address": 1375760400,
        "size": 32,
        "access": "read-only",
        "desc": "SDMMC command response\n          register",
        "fields": [
            {
                "name": "RESPCMD",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Response command index"
            }
        ]
    },
    "1073758208": {
        "name": "CR",
        "address": 1073758208,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "SPDIFRXEN",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Peripheral Block Enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver DMA ENable for data\n              flow"
            },
            {
                "name": "RXSTEO",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "STerEO Mode"
            },
            {
                "name": "DRFMT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "RX Data format"
            },
            {
                "name": "PMSK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Mask Parity error bit"
            },
            {
                "name": "VMSK",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Mask of Validity bit"
            },
            {
                "name": "CUMSK",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Mask of channel status and user\n              bits"
            },
            {
                "name": "PTMSK",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Mask of Preamble Type bits"
            },
            {
                "name": "CBDMAEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Control Buffer DMA ENable for control\n              flow"
            },
            {
                "name": "CHSEL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Channel Selection"
            },
            {
                "name": "NBTR",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "Maximum allowed re-tries during\n              synchronization phase"
            },
            {
                "name": "WFA",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wait For Activity"
            },
            {
                "name": "INSEL",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "input selection"
            },
            {
                "name": "CKSEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Symbol Clock Enable"
            },
            {
                "name": "CKSBKPEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Backup Symbol Clock Enable"
            }
        ]
    },
    "1073758212": {
        "name": "IMR",
        "address": 1073758212,
        "size": 32,
        "access": "read-write",
        "desc": "Interrupt mask register",
        "fields": [
            {
                "name": "RXNEIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "CSRNEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Control Buffer Ready Interrupt\n              Enable"
            },
            {
                "name": "PERRIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Parity error interrupt\n              enable"
            },
            {
                "name": "OVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error Interrupt\n              Enable"
            },
            {
                "name": "SBLKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Synchronization Block Detected Interrupt\n              Enable"
            },
            {
                "name": "SYNCDIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Synchronization Done"
            },
            {
                "name": "IFEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Serial Interface Error Interrupt\n              Enable"
            }
        ]
    },
    "1073758216": {
        "name": "SR",
        "address": 1073758216,
        "size": 32,
        "access": "read-only",
        "desc": "Status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Read data register not\n              empty"
            },
            {
                "name": "CSRNE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Control Buffer register is not\n              empty"
            },
            {
                "name": "PERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Parity error"
            },
            {
                "name": "OVR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error"
            },
            {
                "name": "SBD",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Synchronization Block\n              Detected"
            },
            {
                "name": "SYNCD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Synchronization Done"
            },
            {
                "name": "FERR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Framing error"
            },
            {
                "name": "SERR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Synchronization error"
            },
            {
                "name": "TERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Time-out error"
            },
            {
                "name": "WIDTH5",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Duration of 5 symbols counted with\n              SPDIF_CLK"
            }
        ]
    },
    "1073758220": {
        "name": "IFCR",
        "address": 1073758220,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt Flag Clear register",
        "fields": [
            {
                "name": "PERRCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clears the Parity error\n              flag"
            },
            {
                "name": "OVRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clears the Overrun error\n              flag"
            },
            {
                "name": "SBDCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clears the Synchronization Block\n              Detected flag"
            },
            {
                "name": "SYNCDCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Clears the Synchronization Done\n              flag"
            }
        ]
    },
    "1073758224": {
        "name": "FMT0_DR",
        "address": 1073758224,
        "size": 32,
        "access": "read-only",
        "desc": "Data input register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Parity Error bit"
            },
            {
                "name": "PE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Parity Error bit"
            },
            {
                "name": "V",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Validity bit"
            },
            {
                "name": "U",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "User bit"
            },
            {
                "name": "C",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Channel Status bit"
            },
            {
                "name": "PT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Preamble Type"
            }
        ]
    },
    "1073758228": {
        "name": "CSR",
        "address": 1073758228,
        "size": 32,
        "access": "read-only",
        "desc": "Channel Status register",
        "fields": [
            {
                "name": "USR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "User data information"
            },
            {
                "name": "CS",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Channel A status\n              information"
            },
            {
                "name": "SOB",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Start Of Block"
            }
        ]
    },
    "1073758232": {
        "name": "DIR",
        "address": 1073758232,
        "size": 32,
        "access": "read-only",
        "desc": "Debug Information register",
        "fields": [
            {
                "name": "THI",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Threshold HIGH"
            },
            {
                "name": "TLO",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Threshold LOW"
            }
        ]
    },
    "1073819648": {
        "name": "CR1",
        "address": 1073819648,
        "size": 32,
        "access": "",
        "desc": "control register 1",
        "fields": [
            {
                "name": "IOLOCK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Locking the AF configuration of\n              associated IOs"
            },
            {
                "name": "TCRCI",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CRC calculation initialization pattern\n              control for transmitter"
            },
            {
                "name": "RCRCI",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CRC calculation initialization pattern\n              control for receiver"
            },
            {
                "name": "CRC33_17",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "32-bit CRC polynomial\n              configuration"
            },
            {
                "name": "SSI",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Internal SS signal input\n              level"
            },
            {
                "name": "HDDIR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Rx/Tx direction at Half-duplex\n              mode"
            },
            {
                "name": "CSUSP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Master SUSPend request"
            },
            {
                "name": "CSTART",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master transfer start"
            },
            {
                "name": "MASRX",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Master automatic SUSP in Receive\n              mode"
            },
            {
                "name": "SPE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Serial Peripheral Enable"
            }
        ]
    },
    "1073819652": {
        "name": "CR2",
        "address": 1073819652,
        "size": 32,
        "access": "",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TSER",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Number of data transfer extension to be\n              reload into TSIZE just when a previous"
            },
            {
                "name": "TSIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of data at current\n              transfer"
            }
        ]
    },
    "1073819656": {
        "name": "CFG1",
        "address": 1073819656,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register 1",
        "fields": [
            {
                "name": "MBR",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Master baud rate"
            },
            {
                "name": "CRCEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Hardware CRC computation\n              enable"
            },
            {
                "name": "CRCSIZE",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "Length of CRC frame to be transacted and\n              compared"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Tx DMA stream enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Rx DMA stream enable"
            },
            {
                "name": "UDRDET",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Detection of underrun condition at slave\n              transmitter"
            },
            {
                "name": "UDRCFG",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "Behavior of slave transmitter at\n              underrun condition"
            },
            {
                "name": "FTHVL",
                "bitOffset": 5,
                "bitWidth": 4,
                "desc": "threshold level"
            },
            {
                "name": "DSIZE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Number of bits in at single SPI data\n              frame"
            }
        ]
    },
    "1073819660": {
        "name": "CFG2",
        "address": 1073819660,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register 2",
        "fields": [
            {
                "name": "AFCNTR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alternate function GPIOs\n              control"
            },
            {
                "name": "SSOM",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "SS output management in master\n              mode"
            },
            {
                "name": "SSOE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "SS output enable"
            },
            {
                "name": "SSIOP",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "SS input/output polarity"
            },
            {
                "name": "SSM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Software management of SS signal\n              input"
            },
            {
                "name": "CPOL",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LSBFRST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Data frame format"
            },
            {
                "name": "MASTER",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SPI Master"
            },
            {
                "name": "SP",
                "bitOffset": 19,
                "bitWidth": 3,
                "desc": "Serial Protocol"
            },
            {
                "name": "COMM",
                "bitOffset": 17,
                "bitWidth": 2,
                "desc": "SPI Communication Mode"
            },
            {
                "name": "IOSWP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap functionality of MISO and MOSI\n              pins"
            },
            {
                "name": "MIDI",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Master Inter-Data Idleness"
            },
            {
                "name": "MSSI",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Master SS Idleness"
            }
        ]
    },
    "1073819664": {
        "name": "IER",
        "address": 1073819664,
        "size": 32,
        "access": "",
        "desc": "Interrupt Enable Register",
        "fields": [
            {
                "name": "TSERFIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Additional number of transactions reload\n              interrupt enable"
            },
            {
                "name": "MODFIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Mode Fault interrupt\n              enable"
            },
            {
                "name": "TIFREIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TIFRE interrupt enable"
            },
            {
                "name": "CRCEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CRC Interrupt enable"
            },
            {
                "name": "OVRIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OVR interrupt enable"
            },
            {
                "name": "UDRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "UDR interrupt enable"
            },
            {
                "name": "TXTFIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXTFIE interrupt enable"
            },
            {
                "name": "EOTIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOT, SUSP and TXC interrupt\n              enable"
            },
            {
                "name": "DPXPIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "DXP interrupt enabled"
            },
            {
                "name": "TXPIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TXP interrupt enable"
            },
            {
                "name": "RXPIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RXP Interrupt Enable"
            }
        ]
    },
    "1073819668": {
        "name": "SR",
        "address": 1073819668,
        "size": 32,
        "access": "read-only",
        "desc": "Status Register",
        "fields": [
            {
                "name": "CTSIZE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Number of data frames remaining in\n              current TSIZE session"
            },
            {
                "name": "RXWNE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RxFIFO Word Not Empty"
            },
            {
                "name": "RXPLVL",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "RxFIFO Packing LeVeL"
            },
            {
                "name": "TXC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "TxFIFO transmission\n              complete"
            },
            {
                "name": "SUSP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SUSPend"
            },
            {
                "name": "TSERF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Additional number of SPI data to be\n              transacted was reload"
            },
            {
                "name": "MODF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Mode Fault"
            },
            {
                "name": "TIFRE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error"
            },
            {
                "name": "CRCE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CRC Error"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun"
            },
            {
                "name": "UDR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Underrun at slave transmission\n              mode"
            },
            {
                "name": "TXTF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmission Transfer\n              Filled"
            },
            {
                "name": "EOT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End Of Transfer"
            },
            {
                "name": "DXP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Duplex Packet"
            },
            {
                "name": "TXP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx-Packet space available"
            },
            {
                "name": "RXP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx-Packet available"
            }
        ]
    },
    "1073819672": {
        "name": "IFCR",
        "address": 1073819672,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt/Status Flags Clear\n          Register",
        "fields": [
            {
                "name": "SUSPC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SUSPend flag clear"
            },
            {
                "name": "TSERFC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "TSERFC flag clear"
            },
            {
                "name": "MODFC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Mode Fault flag clear"
            },
            {
                "name": "TIFREC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TI frame format error flag\n              clear"
            },
            {
                "name": "CRCEC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CRC Error flag clear"
            },
            {
                "name": "OVRC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag clear"
            },
            {
                "name": "UDRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Underrun flag clear"
            },
            {
                "name": "TXTFC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmission Transfer Filled flag\n              clear"
            },
            {
                "name": "EOTC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "End Of Transfer flag clear"
            }
        ]
    },
    "1073819680": {
        "name": "TXDR",
        "address": 1073819680,
        "size": 32,
        "access": "write-only",
        "desc": "Transmit Data Register",
        "fields": [
            {
                "name": "TXDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmit data register"
            }
        ]
    },
    "1073819696": {
        "name": "RXDR",
        "address": 1073819696,
        "size": 32,
        "access": "read-only",
        "desc": "Receive Data Register",
        "fields": [
            {
                "name": "RXDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Receive data register"
            }
        ]
    },
    "1073819712": {
        "name": "CRCPOLY",
        "address": 1073819712,
        "size": 32,
        "access": "read-write",
        "desc": "Polynomial Register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC polynomial register"
            }
        ]
    },
    "1073819716": {
        "name": "TXCRC",
        "address": 1073819716,
        "size": 32,
        "access": "read-write",
        "desc": "Transmitter CRC Register",
        "fields": [
            {
                "name": "TXCRC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC register for\n              transmitter"
            }
        ]
    },
    "1073819720": {
        "name": "RXCRC",
        "address": 1073819720,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver CRC Register",
        "fields": [
            {
                "name": "RXCRC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC register for receiver"
            }
        ]
    },
    "1073819724": {
        "name": "UDRDR",
        "address": 1073819724,
        "size": 32,
        "access": "read-write",
        "desc": "Underrun Data Register",
        "fields": [
            {
                "name": "UDRDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data at slave underrun\n              condition"
            }
        ]
    },
    "1073819728": {
        "name": "I2SCFGR",
        "address": 1073819728,
        "size": 32,
        "access": "read-write",
        "desc": "configuration register",
        "fields": [
            {
                "name": "MCKOE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Master clock output enable"
            },
            {
                "name": "ODD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Odd factor for the\n              prescaler"
            },
            {
                "name": "I2SDIV",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "I2S linear prescaler"
            },
            {
                "name": "DATFMT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Data format"
            },
            {
                "name": "WSINV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Fixed channel length in\n              SLAVE"
            },
            {
                "name": "FIXCH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word select inversion"
            },
            {
                "name": "CKPOL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Serial audio clock\n              polarity"
            },
            {
                "name": "CHLEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio\n              channel)"
            },
            {
                "name": "DATLEN",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Data length to be\n              transferred"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "I2S standard selection"
            },
            {
                "name": "I2SCFG",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "I2S configuration mode"
            },
            {
                "name": "I2SMOD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2S mode selection"
            }
        ]
    },
    "1073776640": {
        "name": "CR",
        "address": 1073776640,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Configuration/Control\n          register",
        "fields": [
            {
                "name": "RXDMA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Reception DMA enable"
            },
            {
                "name": "TXDMA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmission DMA enable"
            },
            {
                "name": "RXMODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reception buffering mode"
            },
            {
                "name": "TXMODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmission buffering\n              mode"
            },
            {
                "name": "LPBK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Loopback mode enable"
            },
            {
                "name": "SWPACT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Single wire protocol master interface\n              activate"
            },
            {
                "name": "DEACT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Single wire protocol master interface\n              deactivate"
            },
            {
                "name": "SWPTEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Single wire protocol master transceiver\n              enable"
            }
        ]
    },
    "1073776644": {
        "name": "BRR",
        "address": 1073776644,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Bitrate register",
        "fields": [
            {
                "name": "BR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Bitrate prescaler"
            }
        ]
    },
    "1073776652": {
        "name": "ISR",
        "address": 1073776652,
        "size": 32,
        "access": "read-only",
        "desc": "SWPMI Interrupt and Status\n          register",
        "fields": [
            {
                "name": "RXBFF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer full flag"
            },
            {
                "name": "TXBEF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty flag"
            },
            {
                "name": "RXBERF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive CRC error flag"
            },
            {
                "name": "RXOVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive overrun error flag"
            },
            {
                "name": "TXUNRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit underrun error\n              flag"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Receive data register not\n              empty"
            },
            {
                "name": "TXE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmit data register\n              empty"
            },
            {
                "name": "TCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer complete flag"
            },
            {
                "name": "SRF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Slave resume flag"
            },
            {
                "name": "SUSP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SUSPEND flag"
            },
            {
                "name": "DEACTF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DEACTIVATED flag"
            },
            {
                "name": "RDYF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "transceiver ready flag"
            }
        ]
    },
    "1073776656": {
        "name": "ICR",
        "address": 1073776656,
        "size": 32,
        "access": "write-only",
        "desc": "SWPMI Interrupt Flag Clear\n          register",
        "fields": [
            {
                "name": "CRXBFF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clear receive buffer full\n              flag"
            },
            {
                "name": "CTXBEF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clear transmit buffer empty\n              flag"
            },
            {
                "name": "CRXBERF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Clear receive CRC error\n              flag"
            },
            {
                "name": "CRXOVRF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clear receive overrun error\n              flag"
            },
            {
                "name": "CTXUNRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Clear transmit underrun error\n              flag"
            },
            {
                "name": "CTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Clear transfer complete\n              flag"
            },
            {
                "name": "CSRF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Clear slave resume flag"
            },
            {
                "name": "CRDYF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clear transceiver ready\n              flag"
            }
        ]
    },
    "1073776660": {
        "name": "IER",
        "address": 1073776660,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Interrupt Enable\n          register",
        "fields": [
            {
                "name": "RXBFIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer full interrupt\n              enable"
            },
            {
                "name": "TXBEIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty interrupt\n              enable"
            },
            {
                "name": "RXBERIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive CRC error interrupt\n              enable"
            },
            {
                "name": "RXOVRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive overrun error interrupt\n              enable"
            },
            {
                "name": "TXUNRIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit underrun error interrupt\n              enable"
            },
            {
                "name": "RIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Receive interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmit interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmit complete interrupt\n              enable"
            },
            {
                "name": "SRIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Slave resume interrupt\n              enable"
            },
            {
                "name": "RDYIE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transceiver ready interrupt\n              enable"
            }
        ]
    },
    "1073776664": {
        "name": "RFL",
        "address": 1073776664,
        "size": 32,
        "access": "read-only",
        "desc": "SWPMI Receive Frame Length\n          register",
        "fields": [
            {
                "name": "RFL",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Receive frame length"
            }
        ]
    },
    "1073776668": {
        "name": "TDR",
        "address": 1073776668,
        "size": 32,
        "access": "write-only",
        "desc": "SWPMI Transmit data register",
        "fields": [
            {
                "name": "TD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Transmit data"
            }
        ]
    },
    "1073776672": {
        "name": "RDR",
        "address": 1073776672,
        "size": 32,
        "access": "read-only",
        "desc": "SWPMI Receive data register",
        "fields": [
            {
                "name": "RD",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "received data"
            }
        ]
    },
    "1073776676": {
        "name": "OR",
        "address": 1073776676,
        "size": 32,
        "access": "read-write",
        "desc": "SWPMI Option register",
        "fields": [
            {
                "name": "SWP_TBYP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SWP transceiver bypass"
            },
            {
                "name": "SWP_CLASS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SWP class selection"
            }
        ]
    },
    "1476396036": {
        "name": "PMCR",
        "address": 1476396036,
        "size": 32,
        "access": "read-write",
        "desc": "peripheral mode configuration\n          register",
        "fields": [
            {
                "name": "I2C1FMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1 Fm+"
            },
            {
                "name": "I2C2FMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C2 Fm+"
            },
            {
                "name": "I2C3FMP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I2C3 Fm+"
            },
            {
                "name": "I2C4FMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I2C4 Fm+"
            },
            {
                "name": "PB6FMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PB(6) Fm+"
            },
            {
                "name": "PB7FMP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PB(7) Fast Mode Plus"
            },
            {
                "name": "PB8FMP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PB(8) Fast Mode Plus"
            },
            {
                "name": "PB9FMP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PB(9) Fm+"
            },
            {
                "name": "BOOSTE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Booster Enable"
            },
            {
                "name": "EPIS",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "Ethernet PHY Interface\n              Selection"
            },
            {
                "name": "PA0SO",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PA0 Switch Open"
            },
            {
                "name": "PA1SO",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PA1 Switch Open"
            },
            {
                "name": "PC2SO",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PC2 Switch Open"
            },
            {
                "name": "PC3SO",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PC3 Switch Open"
            }
        ]
    },
    "1476396040": {
        "name": "EXTICR1",
        "address": 1476396040,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          1",
        "fields": [
            {
                "name": "EXTI3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
                "name": "EXTI2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
                "name": "EXTI1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            },
            {
                "name": "EXTI0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 0 to\n              3)"
            }
        ]
    },
    "1476396044": {
        "name": "EXTICR2",
        "address": 1476396044,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          2",
        "fields": [
            {
                "name": "EXTI7",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
                "name": "EXTI6",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
                "name": "EXTI5",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            },
            {
                "name": "EXTI4",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 4 to\n              7)"
            }
        ]
    },
    "1476396048": {
        "name": "EXTICR3",
        "address": 1476396048,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          3",
        "fields": [
            {
                "name": "EXTI11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to\n              11)"
            },
            {
                "name": "EXTI10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI10"
            },
            {
                "name": "EXTI9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to\n              11)"
            },
            {
                "name": "EXTI8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 8 to\n              11)"
            }
        ]
    },
    "1476396052": {
        "name": "EXTICR4",
        "address": 1476396052,
        "size": 32,
        "access": "read-write",
        "desc": "external interrupt configuration register\n          4",
        "fields": [
            {
                "name": "EXTI15",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
                "name": "EXTI14",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
                "name": "EXTI13",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            },
            {
                "name": "EXTI12",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "EXTI x configuration (x = 12 to\n              15)"
            }
        ]
    },
    "1476396064": {
        "name": "CCCSR",
        "address": 1476396064,
        "size": 32,
        "access": "read-write",
        "desc": "compensation cell control/status\n          register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable"
            },
            {
                "name": "CS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Code selection"
            },
            {
                "name": "READY",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Compensation cell ready\n              flag"
            },
            {
                "name": "HSLV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "High-speed at low-voltage"
            }
        ]
    },
    "1476396068": {
        "name": "CCVR",
        "address": 1476396068,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG compensation cell value\n          register",
        "fields": [
            {
                "name": "NCV",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NMOS compensation value"
            },
            {
                "name": "PCV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "PMOS compensation value"
            }
        ]
    },
    "1476396072": {
        "name": "CCCR",
        "address": 1476396072,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG compensation cell code\n          register",
        "fields": [
            {
                "name": "NCC",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "NMOS compensation code"
            },
            {
                "name": "PCC",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "PMOS compensation code"
            }
        ]
    },
    "1476396324": {
        "name": "PKGR",
        "address": 1476396324,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG package register",
        "fields": [
            {
                "name": "PKG",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Package"
            }
        ]
    },
    "1476396800": {
        "name": "UR0",
        "address": 1476396800,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 0",
        "fields": [
            {
                "name": "BKS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Bank Swap"
            },
            {
                "name": "RDP",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Readout protection"
            }
        ]
    },
    "1476396808": {
        "name": "UR2",
        "address": 1476396808,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG user register 2",
        "fields": [
            {
                "name": "BORH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "BOR_LVL Brownout Reset Threshold\n              Level"
            },
            {
                "name": "BOOT_ADD0",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Boot Address 0"
            }
        ]
    },
    "1476396812": {
        "name": "UR3",
        "address": 1476396812,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG user register 3",
        "fields": [
            {
                "name": "BOOT_ADD1",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Boot Address 1"
            }
        ]
    },
    "1476396816": {
        "name": "UR4",
        "address": 1476396816,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 4",
        "fields": [
            {
                "name": "MEPAD_1",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Mass Erase Protected Area Disabled for\n              bank 1"
            }
        ]
    },
    "1476396820": {
        "name": "UR5",
        "address": 1476396820,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 5",
        "fields": [
            {
                "name": "MESAD_1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Mass erase secured area disabled for\n              bank 1"
            },
            {
                "name": "WRPN_1",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Write protection for flash bank\n              1"
            }
        ]
    },
    "1476396824": {
        "name": "UR6",
        "address": 1476396824,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 6",
        "fields": [
            {
                "name": "PA_BEG_1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Protected area start address for bank\n              1"
            },
            {
                "name": "PA_END_1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Protected area end address for bank\n              1"
            }
        ]
    },
    "1476396828": {
        "name": "UR7",
        "address": 1476396828,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 7",
        "fields": [
            {
                "name": "SA_BEG_1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Secured area start address for bank\n              1"
            },
            {
                "name": "SA_END_1",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Secured area end address for bank\n              1"
            }
        ]
    },
    "1476396832": {
        "name": "UR8",
        "address": 1476396832,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 8",
        "fields": [
            {
                "name": "MEPAD_2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Mass erase protected area disabled for\n              bank 2"
            },
            {
                "name": "MESAD_2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Mass erase secured area disabled for\n              bank 2"
            }
        ]
    },
    "1476396836": {
        "name": "UR9",
        "address": 1476396836,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 9",
        "fields": [
            {
                "name": "WRPN_2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection for flash bank\n              2"
            },
            {
                "name": "PA_BEG_2",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Protected area start address for bank\n              2"
            }
        ]
    },
    "1476396840": {
        "name": "UR10",
        "address": 1476396840,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 10",
        "fields": [
            {
                "name": "PA_END_2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Protected area end address for bank\n              2"
            },
            {
                "name": "SA_BEG_2",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Secured area start address for bank\n              2"
            }
        ]
    },
    "1476396844": {
        "name": "UR11",
        "address": 1476396844,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 11",
        "fields": [
            {
                "name": "SA_END_2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Secured area end address for bank\n              2"
            },
            {
                "name": "IWDG1M",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Independent Watchdog 1\n              mode"
            }
        ]
    },
    "1476396848": {
        "name": "UR12",
        "address": 1476396848,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 12",
        "fields": [
            {
                "name": "SECURE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Secure mode"
            }
        ]
    },
    "1476396852": {
        "name": "UR13",
        "address": 1476396852,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 13",
        "fields": [
            {
                "name": "SDRS",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Secured DTCM RAM Size"
            },
            {
                "name": "D1SBRST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "D1 Standby reset"
            }
        ]
    },
    "1476396856": {
        "name": "UR14",
        "address": 1476396856,
        "size": 32,
        "access": "read-write",
        "desc": "SYSCFG user register 14",
        "fields": [
            {
                "name": "D1STPRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "D1 Stop Reset"
            }
        ]
    },
    "1476396860": {
        "name": "UR15",
        "address": 1476396860,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 15",
        "fields": [
            {
                "name": "FZIWDGSTB",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Freeze independent watchdog in Standby\n              mode"
            }
        ]
    },
    "1476396864": {
        "name": "UR16",
        "address": 1476396864,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 16",
        "fields": [
            {
                "name": "FZIWDGSTP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Freeze independent watchdog in Stop\n              mode"
            },
            {
                "name": "PKP",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Private key programmed"
            }
        ]
    },
    "1476396868": {
        "name": "UR17",
        "address": 1476396868,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG user register 17",
        "fields": [
            {
                "name": "IO_HSLV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I/O high speed / low\n              voltage"
            }
        ]
    },
    "1073807360": {
        "name": "CR1",
        "address": 1073807360,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073807364": {
        "name": "CR2",
        "address": 1073807364,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS2",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Master mode selection 2"
            },
            {
                "name": "OIS6",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Output Idle state 6"
            },
            {
                "name": "OIS5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Idle state 5"
            },
            {
                "name": "OIS4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output Idle state 4"
            },
            {
                "name": "OIS3N",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS3",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Output Idle state 3"
            },
            {
                "name": "OIS2N",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073807368": {
        "name": "SMCR",
        "address": 1073807368,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection - bit\n              3"
            },
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection - bit\n              4:3"
            }
        ]
    },
    "1073807372": {
        "name": "DIER",
        "address": 1073807372,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            }
        ]
    },
    "1073807376": {
        "name": "SR",
        "address": 1073807376,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC6IF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Compare 6 interrupt flag"
            },
            {
                "name": "CC5IF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Compare 5 interrupt flag"
            },
            {
                "name": "SBIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "System Break interrupt\n              flag"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "B2IF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 interrupt flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073807380": {
        "name": "EGR",
        "address": 1073807380,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "B2G",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Break 2 generation"
            }
        ]
    },
    "1073807384": {
        "name": "CCMR1_Output",
        "address": 1073807384,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output Compare 1 clear\n              enable"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output Compare 2 clear\n              enable"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            }
        ]
    },
    "1073807388": {
        "name": "CCMR2_Output",
        "address": 1073807388,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 3\n              selection"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 3 fast\n              enable"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 3 preload\n              enable"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 3 mode"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 3 clear\n              enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 4\n              selection"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 4 fast\n              enable"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 4 preload\n              enable"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 4 mode"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 4 clear\n              enable"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 3 mode - bit\n              3"
            },
            {
                "name": "OC4M_4",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 4 mode - bit\n              3"
            }
        ]
    },
    "1073807392": {
        "name": "CCER",
        "address": 1073807392,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2NE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 complementary output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3NE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 complementary output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 complementary output\n              polarity"
            },
            {
                "name": "CC5E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output\n              enable"
            },
            {
                "name": "CC5P",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Capture/Compare 5 output\n              polarity"
            },
            {
                "name": "CC6E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output\n              enable"
            },
            {
                "name": "CC6P",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Capture/Compare 6 output\n              polarity"
            }
        ]
    },
    "1073807396": {
        "name": "CNT",
        "address": 1073807396,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy"
            }
        ]
    },
    "1073807400": {
        "name": "PSC",
        "address": 1073807400,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073807404": {
        "name": "ARR",
        "address": 1073807404,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073807412": {
        "name": "CCR1",
        "address": 1073807412,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073807416": {
        "name": "CCR2",
        "address": 1073807416,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073807420": {
        "name": "CCR3",
        "address": 1073807420,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073807424": {
        "name": "CCR4",
        "address": 1073807424,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare value"
            }
        ]
    },
    "1073807432": {
        "name": "DCR",
        "address": 1073807432,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073807436": {
        "name": "DMAR",
        "address": 1073807436,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073807408": {
        "name": "RCR",
        "address": 1073807408,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073807428": {
        "name": "BDTR",
        "address": 1073807428,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            },
            {
                "name": "BK2F",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Break 2 filter"
            },
            {
                "name": "BK2E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Break 2 enable"
            },
            {
                "name": "BK2P",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Break 2 polarity"
            }
        ]
    },
    "1073807444": {
        "name": "CCMR3_Output",
        "address": 1073807444,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 3 (output\n          mode)",
        "fields": [
            {
                "name": "OC5FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output compare 5 fast\n              enable"
            },
            {
                "name": "OC5PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output compare 5 preload\n              enable"
            },
            {
                "name": "OC5M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output compare 5 mode"
            },
            {
                "name": "OC5CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Output compare 5 clear\n              enable"
            },
            {
                "name": "OC6FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output compare 6 fast\n              enable"
            },
            {
                "name": "OC6PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output compare 6 preload\n              enable"
            },
            {
                "name": "OC6M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output compare 6 mode"
            },
            {
                "name": "OC6CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Output compare 6 clear\n              enable"
            },
            {
                "name": "OC5M3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 5 mode"
            },
            {
                "name": "OC6M3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 6 mode"
            }
        ]
    },
    "1073807448": {
        "name": "CCR5",
        "address": 1073807448,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 5",
        "fields": [
            {
                "name": "CCR5",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 5 value"
            },
            {
                "name": "GC5C1",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              1"
            },
            {
                "name": "GC5C2",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              2"
            },
            {
                "name": "GC5C3",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Group Channel 5 and Channel\n              3"
            }
        ]
    },
    "1073807452": {
        "name": "CCR6",
        "address": 1073807452,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 6",
        "fields": [
            {
                "name": "CCR6",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 6 value"
            }
        ]
    },
    "1073807456": {
        "name": "AF1",
        "address": 1073807456,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 alternate function option register\n          1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKDF1BK0E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[0] enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity"
            },
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection"
            }
        ]
    },
    "1073807460": {
        "name": "AF2",
        "address": 1073807460,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 Alternate function odfsdm1_breakster\n          2",
        "fields": [
            {
                "name": "BK2INE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK2 BKIN input enable"
            },
            {
                "name": "BK2CMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 enable"
            },
            {
                "name": "BK2CMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 enable"
            },
            {
                "name": "BK2DF1BK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK2 dfsdm1_break[1]\n              enable"
            },
            {
                "name": "BK2INP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK2 BKIN2 input polarity"
            },
            {
                "name": "BK2CMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK2 COMP1 input polarit"
            },
            {
                "name": "BK2CMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK2 COMP2 input polarity"
            }
        ]
    },
    "1073807464": {
        "name": "TISEL",
        "address": 1073807464,
        "size": 32,
        "access": "read-write",
        "desc": "TIM1 timer input selection\n          register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15]\n              input"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15]\n              input"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "selects TI3[0] to TI3[15]\n              input"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "selects TI4[0] to TI4[15]\n              input"
            }
        ]
    },
    "1073741824": {
        "name": "CR1",
        "address": 1073741824,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Center-aligned mode\n              selection"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Direction"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073741828": {
        "name": "CR2",
        "address": 1073741828,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            }
        ]
    },
    "1073741832": {
        "name": "SMCR",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection - bit\n              3"
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "External trigger polarity"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "External clock enable"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "External trigger prescaler"
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "External trigger filter"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            }
        ]
    },
    "1073741836": {
        "name": "DIER",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 DMA request\n              enable"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              enable"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073741840": {
        "name": "SR",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 overcapture\n              flag"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 overcapture\n              flag"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 interrupt\n              flag"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 interrupt\n              flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073741844": {
        "name": "EGR",
        "address": 1073741844,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/compare 4\n              generation"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare 3\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073741848": {
        "name": "CCMR1_Output",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 1 (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M"
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC2S"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC2FE"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC2PE"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC2M"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC2CE"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            }
        ]
    },
    "1073741852": {
        "name": "CCMR2_Output",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register 2 (output\n          mode)",
        "fields": [
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode - bit\n              3"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode - bit\n              3"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC4CE"
            },
            {
                "name": "OC4M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC4M"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC4PE"
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC4FE"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC4S"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC3CE"
            },
            {
                "name": "OC3M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC3M"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC3PE"
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC3FE"
            },
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC3S"
            }
        ]
    },
    "1073741856": {
        "name": "CCER",
        "address": 1073741856,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              Polarity"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Capture/Compare 4 output\n              enable"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              Polarity"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Capture/Compare 3 output\n              enable"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073741860": {
        "name": "CNT",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "low counter value"
            },
            {
                "name": "CNT_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High counter value"
            }
        ]
    },
    "1073741864": {
        "name": "PSC",
        "address": 1073741864,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073741868": {
        "name": "ARR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Auto-reload value"
            },
            {
                "name": "ARR_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073741876": {
        "name": "CCR1",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 1\n              value"
            },
            {
                "name": "CCR1_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 1\n              value"
            }
        ]
    },
    "1073741880": {
        "name": "CCR2",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare 2\n              value"
            },
            {
                "name": "CCR2_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare 2\n              value"
            }
        ]
    },
    "1073741884": {
        "name": "CCR3",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 3",
        "fields": [
            {
                "name": "CCR3_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value"
            },
            {
                "name": "CCR3_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073741888": {
        "name": "CCR4",
        "address": 1073741888,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 4",
        "fields": [
            {
                "name": "CCR4_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "High Capture/Compare value"
            },
            {
                "name": "CCR4_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Capture/Compare value"
            }
        ]
    },
    "1073741896": {
        "name": "DCR",
        "address": 1073741896,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073741900": {
        "name": "DMAR",
        "address": 1073741900,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073741920": {
        "name": "AF1",
        "address": 1073741920,
        "size": 32,
        "access": "read-write",
        "desc": "TIM alternate function option register\n          1",
        "fields": [
            {
                "name": "ETRSEL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "ETR source selection"
            }
        ]
    },
    "1073741928": {
        "name": "TISEL",
        "address": 1073741928,
        "size": 32,
        "access": "read-write",
        "desc": "TIM timer input selection\n          register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1[0] to TI1[15] input\n              selection"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TI2[0] to TI2[15] input\n              selection"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "TI3[0] to TI3[15] input\n              selection"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "TI4[0] to TI4[15] input\n              selection"
            }
        ]
    },
    "1073745920": {
        "name": "CR1",
        "address": 1073745920,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            }
        ]
    },
    "1073745924": {
        "name": "CR2",
        "address": 1073745924,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            }
        ]
    },
    "1073745932": {
        "name": "DIER",
        "address": 1073745932,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            }
        ]
    },
    "1073745936": {
        "name": "SR",
        "address": 1073745936,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073745940": {
        "name": "EGR",
        "address": 1073745940,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073745956": {
        "name": "CNT",
        "address": 1073745956,
        "size": 32,
        "access": "read-write",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073745960": {
        "name": "PSC",
        "address": 1073745960,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073745964": {
        "name": "ARR",
        "address": 1073745964,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Low Auto-reload value"
            }
        ]
    },
    "1073823744": {
        "name": "CR1",
        "address": 1073823744,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073823748": {
        "name": "CR2",
        "address": 1073823748,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Master mode selection"
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1 selection"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Idle state 2"
            }
        ]
    },
    "1073823752": {
        "name": "SMCR",
        "address": 1073823752,
        "size": 32,
        "access": "read-write",
        "desc": "slave mode control register",
        "fields": [
            {
                "name": "SMS",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Slave mode selection"
            },
            {
                "name": "TS_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Trigger selection"
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Master/Slave mode"
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave mode selection bit 3"
            },
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection - bit\n              4:3"
            }
        ]
    },
    "1073823756": {
        "name": "DIER",
        "address": 1073823756,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 DMA request\n              enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Trigger DMA request enable"
            }
        ]
    },
    "1073823760": {
        "name": "SR",
        "address": 1073823760,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Capture/compare 2 overcapture\n              flag"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 interrupt\n              flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073823764": {
        "name": "EGR",
        "address": 1073823764,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Trigger generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare 2\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073823768": {
        "name": "CCMR1_Output",
        "address": 1073823768,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Capture/Compare 2\n              selection"
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Output Compare 2 fast\n              enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Output Compare 2 preload\n              enable"
            },
            {
                "name": "OC2M",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Output Compare 2 mode"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode bit\n              3"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Output Compare 2 mode bit\n              3"
            }
        ]
    },
    "1073823776": {
        "name": "CCER",
        "address": 1073823776,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              Polarity"
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Capture/Compare 2 output\n              enable"
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073823780": {
        "name": "CNT",
        "address": 1073823780,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF copy"
            }
        ]
    },
    "1073823784": {
        "name": "PSC",
        "address": 1073823784,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073823788": {
        "name": "ARR",
        "address": 1073823788,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073823792": {
        "name": "RCR",
        "address": 1073823792,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073823796": {
        "name": "CCR1",
        "address": 1073823796,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073823800": {
        "name": "CCR2",
        "address": 1073823800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 2",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 2 value"
            }
        ]
    },
    "1073823812": {
        "name": "BDTR",
        "address": 1073823812,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            }
        ]
    },
    "1073823816": {
        "name": "DCR",
        "address": 1073823816,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073823820": {
        "name": "DMAR",
        "address": 1073823820,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073823840": {
        "name": "AF1",
        "address": 1073823840,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 alternate fdfsdm1_breakon register\n          1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKDF1BK0E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[0] enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity"
            }
        ]
    },
    "1073823848": {
        "name": "TISEL",
        "address": 1073823848,
        "size": 32,
        "access": "read-write",
        "desc": "TIM15 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15]\n              input"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15]\n              input"
            }
        ]
    },
    "1073824768": {
        "name": "CR1",
        "address": 1073824768,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073824772": {
        "name": "CR2",
        "address": 1073824772,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073824780": {
        "name": "DIER",
        "address": 1073824780,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            }
        ]
    },
    "1073824784": {
        "name": "SR",
        "address": 1073824784,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073824788": {
        "name": "EGR",
        "address": 1073824788,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073824792": {
        "name": "CCMR1_Output",
        "address": 1073824792,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode"
            }
        ]
    },
    "1073824800": {
        "name": "CCER",
        "address": 1073824800,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073824804": {
        "name": "CNT",
        "address": 1073824804,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073824808": {
        "name": "PSC",
        "address": 1073824808,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073824812": {
        "name": "ARR",
        "address": 1073824812,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073824816": {
        "name": "RCR",
        "address": 1073824816,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073824820": {
        "name": "CCR1",
        "address": 1073824820,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073824836": {
        "name": "BDTR",
        "address": 1073824836,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            }
        ]
    },
    "1073824840": {
        "name": "DCR",
        "address": 1073824840,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073824844": {
        "name": "DMAR",
        "address": 1073824844,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073824864": {
        "name": "TIM16_AF1",
        "address": 1073824864,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 alternate function register\n          1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKDFBK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[1] enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity"
            }
        ]
    },
    "1073824872": {
        "name": "TIM16_TISEL",
        "address": 1073824872,
        "size": 32,
        "access": "read-write",
        "desc": "TIM16 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15]\n              input"
            }
        ]
    },
    "1073825792": {
        "name": "CR1",
        "address": 1073825792,
        "size": 32,
        "access": "read-write",
        "desc": "control register 1",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Counter enable"
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Update disable"
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update request source"
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "One-pulse mode"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Auto-reload preload enable"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Clock division"
            },
            {
                "name": "UIFREMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIF status bit remapping"
            }
        ]
    },
    "1073825796": {
        "name": "CR2",
        "address": 1073825796,
        "size": 32,
        "access": "read-write",
        "desc": "control register 2",
        "fields": [
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Output Idle state 1"
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/compare DMA\n              selection"
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/compare control update\n              selection"
            },
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/compare preloaded\n              control"
            }
        ]
    },
    "1073825804": {
        "name": "DIER",
        "address": 1073825804,
        "size": 32,
        "access": "read-write",
        "desc": "DMA/Interrupt enable register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt enable"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 interrupt\n              enable"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt enable"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt enable"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Update DMA request enable"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 DMA request\n              enable"
            },
            {
                "name": "COMDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "COM DMA request enable"
            }
        ]
    },
    "1073825808": {
        "name": "SR",
        "address": 1073825808,
        "size": 32,
        "access": "read-write",
        "desc": "status register",
        "fields": [
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 overcapture\n              flag"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break interrupt flag"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COM interrupt flag"
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1 interrupt\n              flag"
            },
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update interrupt flag"
            }
        ]
    },
    "1073825812": {
        "name": "EGR",
        "address": 1073825812,
        "size": 32,
        "access": "write-only",
        "desc": "event generation register",
        "fields": [
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Break generation"
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Capture/Compare control update\n              generation"
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/compare 1\n              generation"
            },
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Update generation"
            }
        ]
    },
    "1073825816": {
        "name": "CCMR1_Output",
        "address": 1073825816,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare mode register (output\n          mode)",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Capture/Compare 1\n              selection"
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Output Compare 1 fast\n              enable"
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Output Compare 1 preload\n              enable"
            },
            {
                "name": "OC1M",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Output Compare 1 mode"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Output Compare 1 mode"
            }
        ]
    },
    "1073825824": {
        "name": "CCER",
        "address": 1073825824,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare enable\n          register",
        "fields": [
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 complementary output\n              enable"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              Polarity"
            },
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Capture/Compare 1 output\n              enable"
            }
        ]
    },
    "1073825828": {
        "name": "CNT",
        "address": 1073825828,
        "size": 32,
        "access": "",
        "desc": "counter",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "counter value"
            },
            {
                "name": "UIFCPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIF Copy"
            }
        ]
    },
    "1073825832": {
        "name": "PSC",
        "address": 1073825832,
        "size": 32,
        "access": "read-write",
        "desc": "prescaler",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073825836": {
        "name": "ARR",
        "address": 1073825836,
        "size": 32,
        "access": "read-write",
        "desc": "auto-reload register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Auto-reload value"
            }
        ]
    },
    "1073825840": {
        "name": "RCR",
        "address": 1073825840,
        "size": 32,
        "access": "read-write",
        "desc": "repetition counter register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Repetition counter value"
            }
        ]
    },
    "1073825844": {
        "name": "CCR1",
        "address": 1073825844,
        "size": 32,
        "access": "read-write",
        "desc": "capture/compare register 1",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Capture/Compare 1 value"
            }
        ]
    },
    "1073825860": {
        "name": "BDTR",
        "address": 1073825860,
        "size": 32,
        "access": "read-write",
        "desc": "break and dead-time register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Dead-time generator setup"
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Lock configuration"
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Off-state selection for Idle\n              mode"
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Off-state selection for Run\n              mode"
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Break enable"
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Break polarity"
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Automatic output enable"
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Main output enable"
            },
            {
                "name": "BKF",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Break filter"
            }
        ]
    },
    "1073825864": {
        "name": "DCR",
        "address": 1073825864,
        "size": 32,
        "access": "read-write",
        "desc": "DMA control register",
        "fields": [
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DMA burst length"
            },
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMA base address"
            }
        ]
    },
    "1073825868": {
        "name": "DMAR",
        "address": 1073825868,
        "size": 32,
        "access": "read-write",
        "desc": "DMA address for full transfer",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMA register for burst\n              accesses"
            }
        ]
    },
    "1073825888": {
        "name": "TIM17_AF1",
        "address": 1073825888,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 alternate function register\n          1",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BRK BKIN input enable"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BRK COMP1 enable"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BRK COMP2 enable"
            },
            {
                "name": "BKDFBK1E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BRK dfsdm1_break[1] enable"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BRK BKIN input polarity"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BRK COMP1 input polarity"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BRK COMP2 input polarity"
            }
        ]
    },
    "1073825896": {
        "name": "TIM17_TISEL",
        "address": 1073825896,
        "size": 32,
        "access": "read-write",
        "desc": "TIM17 input selection register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15]\n              input"
            }
        ]
    },
    "1073811456": {
        "name": "CR1",
        "address": 1073811456,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 1",
        "fields": [
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFIFO Full interrupt\n              enable"
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFIFO empty interrupt\n              enable"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFO mode enable"
            },
            {
                "name": "M1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "End of Block interrupt\n              enable"
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receiver timeout interrupt\n              enable"
            },
            {
                "name": "DEAT4",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Driver Enable assertion\n              time"
            },
            {
                "name": "DEAT3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "DEAT3"
            },
            {
                "name": "DEAT2",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "DEAT2"
            },
            {
                "name": "DEAT1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "DEAT1"
            },
            {
                "name": "DEAT0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "DEAT0"
            },
            {
                "name": "DEDT4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Driver Enable de-assertion\n              time"
            },
            {
                "name": "DEDT3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "DEDT3"
            },
            {
                "name": "DEDT2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DEDT2"
            },
            {
                "name": "DEDT1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "DEDT1"
            },
            {
                "name": "DEDT0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "DEDT0"
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Oversampling mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Character match interrupt\n              enable"
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Mute mode enable"
            },
            {
                "name": "M0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Word length"
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver wakeup method"
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Parity control enable"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Parity selection"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PE interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete interrupt\n              enable"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE interrupt enable"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE interrupt enable"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Transmitter enable"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receiver enable"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "USART enable in Stop mode"
            },
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "USART enable"
            }
        ]
    },
    "1073811460": {
        "name": "CR2",
        "address": 1073811460,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 2",
        "fields": [
            {
                "name": "ADD4_7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "ADD0_3",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Address of the USART node"
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Receiver timeout enable"
            },
            {
                "name": "ABRMOD1",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Auto baud rate mode"
            },
            {
                "name": "ABRMOD0",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ABRMOD0"
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Auto baud rate enable"
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Most significant bit first"
            },
            {
                "name": "TAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Binary data inversion"
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TX pin active level\n              inversion"
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RX pin active level\n              inversion"
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Swap TX/RX pins"
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LIN mode enable"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP bits"
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Clock enable"
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Clock polarity"
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Clock phase"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Last bit clock pulse"
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LIN break detection interrupt\n              enable"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LIN break detection length"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "7-bit Address Detection/4-bit Address\n              Detection"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "When the DSI_NSS bit is set, the NSS pin\n              input is ignored"
            },
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Synchronous Slave mode\n              enable"
            }
        ]
    },
    "1073811464": {
        "name": "CR3",
        "address": 1073811464,
        "size": 32,
        "access": "read-write",
        "desc": "Control register 3",
        "fields": [
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFIFO threshold\n              configuration"
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "Receive FIFO threshold\n              configuration"
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Transmission Complete before guard time,\n              interrupt enable"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO threshold interrupt\n              enable"
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode interrupt\n              enable"
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Wakeup from Stop mode interrupt flag\n              selection"
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "Smartcard auto-retry count"
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Driver enable polarity\n              selection"
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Driver enable mode"
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA Disable on Reception\n              Error"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Overrun Disable"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "One sample bit method\n              enable"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS interrupt enable"
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS enable"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTS enable"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMA enable transmitter"
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMA enable receiver"
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Smartcard mode enable"
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Smartcard NACK enable"
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Half-duplex selection"
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Ir low-power"
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Ir mode enable"
            },
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Error interrupt enable"
            }
        ]
    },
    "1073811468": {
        "name": "BRR",
        "address": 1073811468,
        "size": 32,
        "access": "read-write",
        "desc": "Baud rate register",
        "fields": [
            {
                "name": "BRR_4_15",
                "bitOffset": 4,
                "bitWidth": 12,
                "desc": "DIV_Mantissa"
            },
            {
                "name": "BRR_0_3",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DIV_Fraction"
            }
        ]
    },
    "1073811472": {
        "name": "GTPR",
        "address": 1073811472,
        "size": 32,
        "access": "read-write",
        "desc": "Guard time and prescaler\n          register",
        "fields": [
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Guard time value"
            },
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Prescaler value"
            }
        ]
    },
    "1073811476": {
        "name": "RTOR",
        "address": 1073811476,
        "size": 32,
        "access": "read-write",
        "desc": "Receiver timeout register",
        "fields": [
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Block Length"
            },
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Receiver timeout value"
            }
        ]
    },
    "1073811480": {
        "name": "RQR",
        "address": 1073811480,
        "size": 32,
        "access": "write-only",
        "desc": "Request register",
        "fields": [
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Transmit data flush\n              request"
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Receive data flush request"
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Mute mode request"
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Send break request"
            },
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Auto baud rate request"
            }
        ]
    },
    "1073811484": {
        "name": "ISR",
        "address": 1073811484,
        "size": 32,
        "access": "read-only",
        "desc": "Interrupt & status\n          register",
        "fields": [
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFIFO threshold flag"
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFIFO threshold flag"
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Transmission complete before guard time\n              flag"
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFIFO Full"
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFIFO Empty"
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun error\n              flag"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF"
            },
            {
                "name": "TXE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE"
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC"
            },
            {
                "name": "RXNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE"
            },
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE"
            }
        ]
    },
    "1073811488": {
        "name": "ICR",
        "address": 1073811488,
        "size": 32,
        "access": "write-only",
        "desc": "Interrupt flag clear register",
        "fields": [
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode clear\n              flag"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Character match clear flag"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SPI slave underrun clear\n              flag"
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "End of block clear flag"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Receiver timeout clear\n              flag"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTS clear flag"
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LIN break detection clear\n              flag"
            },
            {
                "name": "TCBGTC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transmission complete before Guard time\n              clear flag"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transmission complete clear\n              flag"
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFIFO empty clear flag"
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Idle line detected clear\n              flag"
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Overrun error clear flag"
            },
            {
                "name": "NCF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Noise detected clear flag"
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Framing error clear flag"
            },
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Parity error clear flag"
            }
        ]
    },
    "1073811492": {
        "name": "RDR",
        "address": 1073811492,
        "size": 32,
        "access": "read-only",
        "desc": "Receive data register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Receive data value"
            }
        ]
    },
    "1073811496": {
        "name": "TDR",
        "address": 1073811496,
        "size": 32,
        "access": "read-write",
        "desc": "Transmit data register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Transmit data value"
            }
        ]
    },
    "1073811500": {
        "name": "PRESC",
        "address": 1073811500,
        "size": 32,
        "access": "read-write",
        "desc": "USART prescaler register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Clock prescaler"
            }
        ]
    },
    "1476410368": {
        "name": "CSR",
        "address": 1476410368,
        "size": 32,
        "access": "",
        "desc": "VREFBUF control and status\n          register",
        "fields": [
            {
                "name": "ENVR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Voltage reference buffer mode enable\n              This bit is used to enable the voltage reference\n              buffer mode."
            },
            {
                "name": "HIZ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "High impedance mode This bit controls\n              the analog switch to connect or not the VREF+ pin.\n              Refer to Table196: VREF buffer modes for the mode\n              descriptions depending on ENVR bit\n              configuration."
            },
            {
                "name": "VRR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Voltage reference buffer\n              ready"
            },
            {
                "name": "VRS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Voltage reference scale These bits\n              select the value generated by the voltage reference\n              buffer. Other: Reserved"
            }
        ]
    },
    "1476410372": {
        "name": "CCR",
        "address": 1476410372,
        "size": 32,
        "access": "read-write",
        "desc": "VREFBUF calibration control\n          register",
        "fields": [
            {
                "name": "TRIM",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Trimming code These bits are\n              automatically initialized after reset with the\n              trimming value stored in the Flash memory during the\n              production test. Writing into these bits allows to\n              tune the internal reference buffer\n              voltage."
            }
        ]
    },
    "1342189568": {
        "name": "CR",
        "address": 1342189568,
        "size": 32,
        "access": "read-write",
        "desc": "Control register",
        "fields": [
            {
                "name": "T",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit counter (MSB to LSB) These bits\n              contain the value of the watchdog counter. It is\n              decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A\n              reset is produced when it is decremented from 0x40 to\n              0x3F (T6 becomes cleared)."
            },
            {
                "name": "WDGA",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activation bit This bit is set by\n              software and only cleared by hardware after a reset.\n              When WDGA=1, the watchdog can generate a\n              reset."
            }
        ]
    },
    "1342189572": {
        "name": "CFR",
        "address": 1342189572,
        "size": 32,
        "access": "read-write",
        "desc": "Configuration register",
        "fields": [
            {
                "name": "W",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "7-bit window value These bits contain\n              the window value to be compared to the\n              downcounter."
            },
            {
                "name": "WDGTB",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "Timer base The time base of the\n              prescaler can be modified as follows:"
            },
            {
                "name": "EWI",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt When set, an\n              interrupt occurs whenever the counter reaches the\n              value 0x40. This interrupt is only cleared by\n              hardware after a reset."
            }
        ]
    },
    "1342189576": {
        "name": "SR",
        "address": 1342189576,
        "size": 32,
        "access": "read-write",
        "desc": "Status register",
        "fields": [
            {
                "name": "EWIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Early wakeup interrupt flag This bit is\n              set by hardware when the counter has reached the\n              value 0x40. It must be cleared by software by writing\n              0. A write of 1 has no effect. This bit is also set\n              if the interrupt is not enabled."
            }
        ]
    }
}