<dec f='llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h' l='243' type='llvm::MVT'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetCallingConv.h' l='262' u='w' c='_ZN4llvm3ISD9OutputArgC1ENS0_10ArgFlagsTyENS_3EVTES3_bjj'/>
<offset>96</offset>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='108' u='r' c='_ZN4llvm7CCState11CheckReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='122' u='r' c='_ZN4llvm7CCState13AnalyzeReturnERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/lib/CodeGen/CallingConvLower.cpp' l='135' u='r' c='_ZN4llvm7CCState19AnalyzeCallOperandsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEPFbjNS_3MVTES7_NS_11CCValAssign7LocInfoENS2_10ArgFlagsTyERS0_E'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5217' u='m' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5255' u='r' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5276' u='r' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5447' u='m' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2387' u='m' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='1444' u='r' c='_ZNK4llvm19NVPTXTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='4498' u='r' c='_ZL27needStackSlotPassParametersRKN4llvm12PPCSubtargetERKNS_15SmallVectorImplINS_3ISD9OutputArgEEE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5469' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5736' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5755' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5869' u='r' c='_ZNK4llvm17PPCTargetLowering16LowerCall_64SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA10912499'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3162' u='r' c='_ZNK4llvm19RISCVTargetLowering17analyzeOutputArgsERNS_15MachineFunctionERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD9OutputArgEEEbPNS_14TargetLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3933' u='r' c='_ZNK4llvm19RISCVTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1309' u='r' c='_ZL17VerifyVectorTypesRKN4llvm15SmallVectorImplINS_3ISD9OutputArgEEE'/>
