// Seed: 1870969366
module module_0 (
    output supply0 id_0,
    input uwire module_0,
    input tri id_2,
    output supply1 id_3,
    output wire id_4,
    input wire id_5,
    output tri id_6,
    output tri1 id_7,
    input uwire id_8,
    input uwire id_9,
    input wor id_10,
    input wor id_11,
    output uwire id_12
);
  wire [-1 : -1 'b0] id_14;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_13 = 32'd59,
    parameter id_18 = 32'd9
) (
    output wand id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    input tri0 id_12,
    input uwire _id_13
    , id_20,
    input supply0 id_14,
    output tri0 id_15,
    input tri1 id_16,
    output uwire id_17,
    input supply1 _id_18
);
  wire [id_18 : id_13] id_21;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_12,
      id_17,
      id_1,
      id_3,
      id_6,
      id_15,
      id_16,
      id_3,
      id_9,
      id_2,
      id_15
  );
  assign modCall_1.id_4 = 0;
  assign id_1 = id_7;
endmodule
