Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Feb  5 13:35:24 2021
| Host         : dyna-comet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (82)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_mcs/get_spillInfo/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.284    -6434.492                   6517                44303       -0.131       -0.131                      1                44287        1.100        0.000                       0                 17397  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_10M                                                                                     {0.000 50.000}       100.000         10.000          
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_10M_1                                                                                 {0.000 50.000}       100.000         10.000          
  CLK_125M_1                                                                                {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_2                                                                               {0.000 2.500}        5.000           200.000         
  PLL_CLKFB_3                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M                                                                                         -3.188    -6234.356                   6350                41170        0.057        0.000                      0                41170        1.100        0.000                       0                 16218  
  CLK_10M_1                                                                                      94.533        0.000                      0                  131        0.212        0.000                      0                  131       49.600        0.000                       0                    70  
  CLK_125M_1                                                                                      4.873        0.000                      0                  416        0.062        0.000                      0                  416        3.358        0.000                       0                   285  
  PLL_CLKFB_2                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
  PLL_CLKFB_3                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.669        0.000                      0                  619        0.063        0.000                      0                  619        3.600        0.000                       0                   336  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.018        0.000                      0                  928        0.057        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.515        0.000                      0                    2  
CLK_10M                                                                                     CLK_200M                                                                                          2.546        0.000                      0                   64        0.087        0.000                      0                   64  
CLK_10M_1                                                                                   CLK_200M                                                                                         -0.146       -2.415                     56                  170        1.095        0.000                      0                  170  
CLK_125M_1                                                                                  CLK_200M                                                                                         -4.284      -12.821                      3                    3        1.775        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.942      -34.705                     12                   12        1.414        0.000                      0                   12  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.393        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_10M_1                                                                                        -2.119      -74.709                     64                   67       -0.131       -0.131                      1                   67  
CLK_200M                                                                                    CLK_125M_1                                                                                       -2.586      -55.363                     23                   23        0.642        0.000                      0                   23  
GMII_RX_CLK                                                                                 CLK_125M_1                                                                                        5.148        0.000                      0                   19        0.056        0.000                      0                   19  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -2.507      -20.123                      9                    9        0.348        0.000                      0                    9  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.307        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          0.484        0.000                      0                  872        0.249        0.000                      0                  872  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       31.105        0.000                      0                  100        0.258        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         6350  Failing Endpoints,  Worst Slack       -3.188ns,  Total Violation    -6234.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.188ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.159ns  (logic 0.735ns (9.009%)  route 7.424ns (90.991%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.424     9.067    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/lopt
    SLICE_X131Y117       LUT3 (Prop_lut3_I0_O)        0.043     9.110 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38/O
                         net (fo=1, routed)           0.000     9.110    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38_n_0
    SLICE_X131Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.377 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.377    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3_n_0
    SLICE_X131Y118       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.543 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3/O[1]
                         net (fo=1, routed)           0.000     9.543    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3_n_6
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.326     6.326    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/CLK_200M
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[13]/C
                         clock pessimism              0.015     6.341    
                         clock uncertainty           -0.035     6.306    
    SLICE_X131Y118       FDRE (Setup_fdre_C_D)        0.049     6.355    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[13]
  -------------------------------------------------------------------
                         required time                          6.355    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                 -3.188    

Slack (VIOLATED) :        -3.176ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.714ns (8.757%)  route 7.440ns (91.243%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.440     9.083    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/lopt
    SLICE_X131Y106       LUT3 (Prop_lut3_I0_O)        0.043     9.126 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35/O
                         net (fo=1, routed)           0.000     9.126    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35_n_0
    SLICE_X131Y106       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.319 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.319    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2_n_0
    SLICE_X131Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.372 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.372    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2_n_0
    SLICE_X131Y108       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.538 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2/O[1]
                         net (fo=1, routed)           0.000     9.538    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2_n_6
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.333     6.333    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[13]/C
                         clock pessimism              0.015     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X131Y108       FDRE (Setup_fdre_C_D)        0.049     6.362    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[13]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                 -3.176    

Slack (VIOLATED) :        -3.171ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.142ns  (logic 0.718ns (8.819%)  route 7.424ns (91.181%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.424     9.067    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/lopt
    SLICE_X131Y117       LUT3 (Prop_lut3_I0_O)        0.043     9.110 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38/O
                         net (fo=1, routed)           0.000     9.110    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38_n_0
    SLICE_X131Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.377 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.377    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3_n_0
    SLICE_X131Y118       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.526 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3/O[3]
                         net (fo=1, routed)           0.000     9.526    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3_n_4
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.326     6.326    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/CLK_200M
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]/C
                         clock pessimism              0.015     6.341    
                         clock uncertainty           -0.035     6.306    
    SLICE_X131Y118       FDRE (Setup_fdre_C_D)        0.049     6.355    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          6.355    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                 -3.171    

Slack (VIOLATED) :        -3.159ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 0.697ns (8.566%)  route 7.440ns (91.434%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.440     9.083    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/lopt
    SLICE_X131Y106       LUT3 (Prop_lut3_I0_O)        0.043     9.126 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35/O
                         net (fo=1, routed)           0.000     9.126    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35_n_0
    SLICE_X131Y106       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.319 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.319    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2_n_0
    SLICE_X131Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.372 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.372    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2_n_0
    SLICE_X131Y108       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     9.521 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     9.521    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2_n_4
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.333     6.333    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]/C
                         clock pessimism              0.015     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X131Y108       FDRE (Setup_fdre_C_D)        0.049     6.362    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                 -3.159    

Slack (VIOLATED) :        -3.133ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.680ns (8.391%)  route 7.424ns (91.609%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.424     9.067    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/lopt
    SLICE_X131Y117       LUT3 (Prop_lut3_I0_O)        0.043     9.110 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38/O
                         net (fo=1, routed)           0.000     9.110    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38_n_0
    SLICE_X131Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.377 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.377    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3_n_0
    SLICE_X131Y118       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.488 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3/O[0]
                         net (fo=1, routed)           0.000     9.488    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3_n_7
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.326     6.326    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/CLK_200M
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[12]/C
                         clock pessimism              0.015     6.341    
                         clock uncertainty           -0.035     6.306    
    SLICE_X131Y118       FDRE (Setup_fdre_C_D)        0.049     6.355    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[12]
  -------------------------------------------------------------------
                         required time                          6.355    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                 -3.133    

Slack (VIOLATED) :        -3.133ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 0.680ns (8.391%)  route 7.424ns (91.609%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 6.326 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.424     9.067    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/lopt
    SLICE_X131Y117       LUT3 (Prop_lut3_I0_O)        0.043     9.110 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38/O
                         net (fo=1, routed)           0.000     9.110    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[11]_i_4__38_n_0
    SLICE_X131Y117       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.377 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.377    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3_n_0
    SLICE_X131Y118       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.488 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3/O[2]
                         net (fo=1, routed)           0.000     9.488    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[15]_i_2__3_n_5
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.326     6.326    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/CLK_200M
    SLICE_X131Y118       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[14]/C
                         clock pessimism              0.015     6.341    
                         clock uncertainty           -0.035     6.306    
    SLICE_X131Y118       FDRE (Setup_fdre_C_D)        0.049     6.355    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                          6.355    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                 -3.133    

Slack (VIOLATED) :        -3.126ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 0.788ns (9.731%)  route 7.309ns (90.269%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 6.327 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.309     8.952    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/lopt
    SLICE_X131Y115       LUT3 (Prop_lut3_I0_O)        0.043     8.995 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[3]_i_5__38/O
                         net (fo=1, routed)           0.000     8.995    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR[3]_i_5__38_n_0
    SLICE_X131Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     9.262 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.262    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[3]_i_1__3_n_0
    SLICE_X131Y116       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.315 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.315    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[7]_i_1__3_n_0
    SLICE_X131Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.481 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3/O[1]
                         net (fo=1, routed)           0.000     9.481    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[11]_i_1__3_n_6
    SLICE_X131Y117       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.327     6.327    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/CLK_200M
    SLICE_X131Y117       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[9]/C
                         clock pessimism              0.015     6.342    
                         clock uncertainty           -0.035     6.307    
    SLICE_X131Y117       FDRE (Setup_fdre_C_D)        0.049     6.356    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[4].shift_cntr/regCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          6.356    
                         arrival time                          -9.481    
  -------------------------------------------------------------------
                         slack                                 -3.126    

Slack (VIOLATED) :        -3.122ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 0.661ns (8.160%)  route 7.440ns (91.840%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.334ns = ( 6.334 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.440     9.083    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/lopt
    SLICE_X131Y106       LUT3 (Prop_lut3_I0_O)        0.043     9.126 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35/O
                         net (fo=1, routed)           0.000     9.126    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35_n_0
    SLICE_X131Y106       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.319 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.319    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2_n_0
    SLICE_X131Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     9.485 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     9.485    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2_n_6
    SLICE_X131Y107       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.334     6.334    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X131Y107       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[9]/C
                         clock pessimism              0.015     6.349    
                         clock uncertainty           -0.035     6.314    
    SLICE_X131Y107       FDRE (Setup_fdre_C_D)        0.049     6.363    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[9]
  -------------------------------------------------------------------
                         required time                          6.363    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                 -3.122    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.659ns (8.137%)  route 7.440ns (91.863%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.440     9.083    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/lopt
    SLICE_X131Y106       LUT3 (Prop_lut3_I0_O)        0.043     9.126 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35/O
                         net (fo=1, routed)           0.000     9.126    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35_n_0
    SLICE_X131Y106       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.319 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.319    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2_n_0
    SLICE_X131Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.372 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.372    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2_n_0
    SLICE_X131Y108       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     9.483 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2/O[0]
                         net (fo=1, routed)           0.000     9.483    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2_n_7
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.333     6.333    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[12]/C
                         clock pessimism              0.015     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X131Y108       FDRE (Setup_fdre_C_D)        0.049     6.362    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[12]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                 -3.121    

Slack (VIOLATED) :        -3.121ns  (required time - arrival time)
  Source:                 LOC_REG/x01_Reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.659ns (8.137%)  route 7.440ns (91.863%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 6.333 - 5.000 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.384     1.384    LOC_REG/CLK
    SLICE_X66Y133        FDCE                                         r  LOC_REG/x01_Reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y133        FDCE (Prop_fdce_C_Q)         0.259     1.643 r  LOC_REG/x01_Reg_reg[0]/Q
                         net (fo=1192, routed)        7.440     9.083    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/lopt
    SLICE_X131Y106       LUT3 (Prop_lut3_I0_O)        0.043     9.126 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35/O
                         net (fo=1, routed)           0.000     9.126    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR[7]_i_2__35_n_0
    SLICE_X131Y106       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     9.319 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.319    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[7]_i_1__2_n_0
    SLICE_X131Y107       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.372 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.372    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[11]_i_1__2_n_0
    SLICE_X131Y108       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     9.483 r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     9.483    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[15]_i_2__2_n_5
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.333     6.333    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/CLK_200M
    SLICE_X131Y108       FDRE                                         r  top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[14]/C
                         clock pessimism              0.015     6.348    
                         clock uncertainty           -0.035     6.313    
    SLICE_X131Y108       FDRE (Setup_fdre_C_D)        0.049     6.362    top_mcs/BUF_LOOP[2].shift_cntr_eachbuf/CHANNEL_BLK[3].shift_cntr/regCNTR_reg[14]
  -------------------------------------------------------------------
                         required time                          6.362    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                 -3.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.262%)  route 0.161ns (57.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.632     0.632    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X8Y127         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.118     0.750 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_2/Q
                         net (fo=3, routed)           0.161     0.911    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[2]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.879     0.879    nolabel_line150/SiTCP/SiTCP/CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.207     0.672    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     0.855    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.887%)  route 0.164ns (58.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.632     0.632    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X8Y127         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y127         FDCE (Prop_fdce_C_Q)         0.118     0.750 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_3/Q
                         net (fo=3, routed)           0.164     0.914    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[3]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.879     0.879    nolabel_line150/SiTCP/SiTCP/CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.207     0.672    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.855    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_11/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.670%)  route 0.165ns (58.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.634     0.634    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X8Y129         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y129         FDCE (Prop_fdce_C_Q)         0.118     0.752 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr_11/Q
                         net (fo=3, routed)           0.165     0.917    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddr[11]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.879     0.879    nolabel_line150/SiTCP/SiTCP/CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.207     0.672    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.855    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 top_mcs/irSw_mem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_mcs/enWrite_reg[0]_rep__8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.146ns (50.163%)  route 0.145ns (49.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.647     0.647    top_mcs/CLK_200M
    SLICE_X62Y99         FDRE                                         r  top_mcs/irSw_mem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y99         FDRE (Prop_fdre_C_Q)         0.118     0.765 r  top_mcs/irSw_mem_reg[1]/Q
                         net (fo=12, routed)          0.145     0.910    top_mcs/irSw_mem[1]
    SLICE_X62Y100        LUT6 (Prop_lut6_I4_O)        0.028     0.938 r  top_mcs/enWrite[0]_rep_i_1__8/O
                         net (fo=1, routed)           0.000     0.938    top_mcs/enWrite[0]_rep_i_1__8_n_0
    SLICE_X62Y100        FDRE                                         r  top_mcs/enWrite_reg[0]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.814     0.814    top_mcs/CLK_200M
    SLICE_X62Y100        FDRE                                         r  top_mcs/enWrite_reg[0]_rep__8/C
                         clock pessimism             -0.028     0.786    
    SLICE_X62Y100        FDRE (Hold_fdre_C_D)         0.087     0.873    top_mcs/enWrite_reg[0]_rep__8
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 PREPROCESSOR/SIG_EDGE[58].regSIG_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.749%)  route 0.134ns (57.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.585     0.585    PREPROCESSOR/CLK
    SLICE_X55Y121        FDRE                                         r  PREPROCESSOR/SIG_EDGE[58].regSIG_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_fdre_C_Q)         0.100     0.685 r  PREPROCESSOR/SIG_EDGE[58].regSIG_reg[58]/Q
                         net (fo=1, routed)           0.134     0.819    PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig/U0/i_synth/i_bb_inst/d[0]
    SLICE_X56Y119        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.804     0.804    PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y119        SRLC32E                                      r  PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32/CLK
                         clock pessimism             -0.205     0.599    
    SLICE_X56Y119        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.154     0.753    PREPROCESSOR/SIG_EDGE[58].shift_ram_hit_sig/U0/i_synth/i_bb_inst/lls_area.depth_gt_1_srl.srl_sig_reg[255][0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.100ns (31.394%)  route 0.219ns (68.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.588     0.588    nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y189        FDRE                                         r  nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y189        FDRE (Prop_fdre_C_Q)         0.100     0.688 r  nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=11, routed)          0.219     0.907    nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]
    RAMB36_X1Y37         RAMB36E1                                     r  nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.817     0.817    nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y37         RAMB36E1                                     r  nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.649    
    RAMB36_X1Y37         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.832    nolabel_line150/fifo_generator_v11_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.107ns (46.582%)  route 0.123ns (53.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.691     0.691    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X22Y88         FDRE                                         r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.107     0.798 r  ila_0/inst/ila_core_inst/shifted_data_in_reg[8][39]/Q
                         net (fo=1, routed)           0.123     0.921    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[0]
    RAMB36_X1Y17         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.961     0.961    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DESIGN_CLK_I
    RAMB36_X1Y17         RAMB36E1                                     r  ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.226     0.735    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.111     0.846    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.130%)  route 0.202ns (66.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.592     0.592    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X9Y152         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y152         FDRE (Prop_fdre_C_Q)         0.100     0.692 r  nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa_8/Q
                         net (fo=3, routed)           0.202     0.894    nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufRa[8]
    RAMB18_X0Y61         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.823     0.823    nolabel_line150/SiTCP/SiTCP/CLK
    RAMB18_X0Y61         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.187     0.636    
    RAMB18_X0Y61         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.819    nolabel_line150/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdByteCunt_11/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdCurCuntEnb/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.237%)  route 0.149ns (53.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.643     0.643    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y149        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdByteCunt_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y149        FDRE (Prop_fdre_C_Q)         0.100     0.743 f  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdByteCunt_11/Q
                         net (fo=3, routed)           0.149     0.892    nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdByteCunt[11]
    SLICE_X19Y150        LUT4 (Prop_lut4_I1_O)        0.028     0.920 r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle_memRdExe_OR_308_o11/O
                         net (fo=1, routed)           0.000     0.920    nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/irMngrIdle_memRdExe_OR_308_o
    SLICE_X19Y150        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdCurCuntEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.792     0.792    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y150        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdCurCuntEnb/C
                         clock pessimism             -0.008     0.784    
    SLICE_X19Y150        FDRE (Hold_fdre_C_D)         0.060     0.844    nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/rdCurCuntEnb
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.118ns (44.472%)  route 0.147ns (55.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.641     0.641    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X20Y146        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y146        FDRE (Prop_fdre_C_Q)         0.118     0.759 r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/Q
                         net (fo=1, routed)           0.147     0.906    nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart[0]
    SLICE_X18Y146        SRL16E                                       r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.863     0.863    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X18Y146        SRL16E                                       r  nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/CLK
                         clock pessimism             -0.188     0.675    
    SLICE_X18Y146        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.829    nolabel_line150/SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line150/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y54    nolabel_line150/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y44    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y44    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y20    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y20    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y20    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y20    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y18    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y18    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y17    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X54Y89    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M_1
  To Clock:  CLK_10M_1

Setup :            0  Failing Endpoints,  Worst Slack       94.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.832ns (16.498%)  route 4.211ns (83.502%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192     9.574    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[1]/C
                         clock pessimism              0.390   104.506    
                         clock uncertainty           -0.095   104.411    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   104.107    irMrsyncTime_reg[1]
  -------------------------------------------------------------------
                         required time                        104.107    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.832ns (16.498%)  route 4.211ns (83.502%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192     9.574    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[2]/C
                         clock pessimism              0.390   104.506    
                         clock uncertainty           -0.095   104.411    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   104.107    irMrsyncTime_reg[2]
  -------------------------------------------------------------------
                         required time                        104.107    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.832ns (16.498%)  route 4.211ns (83.502%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192     9.574    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[3]/C
                         clock pessimism              0.390   104.506    
                         clock uncertainty           -0.095   104.411    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   104.107    irMrsyncTime_reg[3]
  -------------------------------------------------------------------
                         required time                        104.107    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.832ns (16.498%)  route 4.211ns (83.502%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192     9.574    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[4]/C
                         clock pessimism              0.390   104.506    
                         clock uncertainty           -0.095   104.411    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   104.107    irMrsyncTime_reg[4]
  -------------------------------------------------------------------
                         required time                        104.107    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.542ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.832ns (16.513%)  route 4.206ns (83.487%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187     9.569    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.394   104.510    
                         clock uncertainty           -0.095   104.415    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   104.111    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        104.111    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 94.542    

Slack (MET) :             94.542ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.832ns (16.513%)  route 4.206ns (83.487%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187     9.569    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.394   104.510    
                         clock uncertainty           -0.095   104.415    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   104.111    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        104.111    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 94.542    

Slack (MET) :             94.542ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.832ns (16.513%)  route 4.206ns (83.487%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187     9.569    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.394   104.510    
                         clock uncertainty           -0.095   104.415    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   104.111    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        104.111    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 94.542    

Slack (MET) :             94.542ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.038ns  (logic 0.832ns (16.513%)  route 4.206ns (83.487%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187     9.569    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.394   104.510    
                         clock uncertainty           -0.095   104.415    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   104.111    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        104.111    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                 94.542    

Slack (MET) :             94.555ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.832ns (16.584%)  route 4.185ns (83.417%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 104.112 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.166     9.548    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.318   104.112    CLK_10M_BUFG
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.390   104.502    
                         clock uncertainty           -0.095   104.407    
    SLICE_X44Y111        FDRE (Setup_fdre_C_R)       -0.304   104.103    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        104.103    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 94.555    

Slack (MET) :             94.555ns  (required time - arrival time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10M_1 rise@100.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.832ns (16.584%)  route 4.185ns (83.417%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 104.112 - 100.000 ) 
    Source Clock Delay      (SCD):    4.531ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.456     4.531    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.223     4.754 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.788     5.542    LOC_REG/out[0]
    SLICE_X45Y107        LUT6 (Prop_lut6_I3_O)        0.043     5.585 r  LOC_REG/irTestMrsync_i_14/O
                         net (fo=1, routed)           0.000     5.585    LOC_REG/irTestMrsync_i_14_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.844 r  LOC_REG/irTestMrsync_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.844    LOC_REG/irTestMrsync_reg_i_6_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.897 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.897    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125     6.022 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232     6.253    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129     6.382 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.166     9.548    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.318   104.112    CLK_10M_BUFG
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[30]/C
                         clock pessimism              0.390   104.502    
                         clock uncertainty           -0.095   104.407    
    SLICE_X44Y111        FDRE (Setup_fdre_C_R)       -0.304   104.103    irMrsyncTime_reg[30]
  -------------------------------------------------------------------
                         required time                        104.103    
                         arrival time                          -9.548    
  -------------------------------------------------------------------
                         slack                                 94.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.120%)  route 0.144ns (52.880%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.100     2.008 f  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.144     2.152    irMrsyncTime[0]
    SLICE_X45Y105        LUT1 (Prop_lut1_I0_O)        0.028     2.180 r  irMrsyncTime[0]_i_1/O
                         net (fo=1, routed)           0.000     2.180    irMrsyncTime[0]_i_1_n_0
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.410    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism             -0.502     1.908    
    SLICE_X45Y105        FDSE (Hold_fdse_C_D)         0.060     1.968    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.871    CLK_10M_BUFG
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y110        FDRE (Prop_fdre_C_Q)         0.118     1.989 r  irSpillTime_reg[22]/Q
                         net (fo=3, routed)           0.115     2.104    irSpillTime_reg[22]
    SLICE_X54Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.179 r  irSpillTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.179    irSpillTime_reg[20]_i_1_n_5
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.373    CLK_10M_BUFG
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism             -0.502     1.871    
    SLICE_X54Y110        FDRE (Hold_fdre_C_D)         0.092     1.963    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.756%)  route 0.115ns (37.244%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.593     1.871    CLK_10M_BUFG
    SLICE_X54Y111        FDRE                                         r  irSpillTime_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y111        FDRE (Prop_fdre_C_Q)         0.118     1.989 r  irSpillTime_reg[26]/Q
                         net (fo=3, routed)           0.115     2.104    irSpillTime_reg[26]
    SLICE_X54Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.179 r  irSpillTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.179    irSpillTime_reg[24]_i_1_n_5
    SLICE_X54Y111        FDRE                                         r  irSpillTime_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.373    CLK_10M_BUFG
    SLICE_X54Y111        FDRE                                         r  irSpillTime_reg[26]/C
                         clock pessimism             -0.502     1.871    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.092     1.963    irSpillTime_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 irSpillTime_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.193ns (62.641%)  route 0.115ns (37.359%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.592     1.870    CLK_10M_BUFG
    SLICE_X54Y112        FDRE                                         r  irSpillTime_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y112        FDRE (Prop_fdre_C_Q)         0.118     1.988 r  irSpillTime_reg[30]/Q
                         net (fo=3, routed)           0.115     2.103    irSpillTime_reg[30]
    SLICE_X54Y112        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.178 r  irSpillTime_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.178    irSpillTime_reg[28]_i_1_n_5
    SLICE_X54Y112        FDRE                                         r  irSpillTime_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.810     2.371    CLK_10M_BUFG
    SLICE_X54Y112        FDRE                                         r  irSpillTime_reg[30]/C
                         clock pessimism             -0.501     1.870    
    SLICE_X54Y112        FDRE (Hold_fdre_C_D)         0.092     1.962    irSpillTime_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.546%)  route 0.108ns (36.454%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.409ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.628     1.906    CLK_10M_BUFG
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.100     2.006 r  irMrsyncTime_reg[30]/Q
                         net (fo=2, routed)           0.108     2.114    LOC_REG/out[30]
    SLICE_X45Y109        LUT4 (Prop_lut4_I1_O)        0.028     2.142 r  LOC_REG/irTestMrsync_i_3/O
                         net (fo=1, routed)           0.000     2.142    LOC_REG/irTestMrsync_i_3_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.061     2.203 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     2.203    irMrsyncTime0
    SLICE_X45Y109        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.848     2.409    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism             -0.488     1.921    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.065     1.986    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 irSpillTime_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.278%)  route 0.122ns (38.722%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X54Y107        FDRE                                         r  irSpillTime_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.118     1.990 r  irSpillTime_reg[10]/Q
                         net (fo=3, routed)           0.122     2.112    irSpillTime_reg[10]
    SLICE_X54Y107        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.187 r  irSpillTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.187    irSpillTime_reg[8]_i_1_n_5
    SLICE_X54Y107        FDRE                                         r  irSpillTime_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.374    CLK_10M_BUFG
    SLICE_X54Y107        FDRE                                         r  irSpillTime_reg[10]/C
                         clock pessimism             -0.502     1.872    
    SLICE_X54Y107        FDRE (Hold_fdre_C_D)         0.092     1.964    irSpillTime_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 irSpillTime_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.193ns (61.242%)  route 0.122ns (38.758%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X54Y109        FDRE                                         r  irSpillTime_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y109        FDRE (Prop_fdre_C_Q)         0.118     1.990 r  irSpillTime_reg[18]/Q
                         net (fo=3, routed)           0.122     2.112    irSpillTime_reg[18]
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.187 r  irSpillTime_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.187    irSpillTime_reg[16]_i_1_n_5
    SLICE_X54Y109        FDRE                                         r  irSpillTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.374    CLK_10M_BUFG
    SLICE_X54Y109        FDRE                                         r  irSpillTime_reg[18]/C
                         clock pessimism             -0.502     1.872    
    SLICE_X54Y109        FDRE (Hold_fdre_C_D)         0.092     1.964    irSpillTime_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 irSpillTime_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.193ns (61.154%)  route 0.123ns (38.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.595     1.873    CLK_10M_BUFG
    SLICE_X54Y106        FDRE                                         r  irSpillTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.118     1.991 r  irSpillTime_reg[6]/Q
                         net (fo=3, routed)           0.123     2.114    irSpillTime_reg[6]
    SLICE_X54Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.189 r  irSpillTime_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.189    irSpillTime_reg[4]_i_1_n_5
    SLICE_X54Y106        FDRE                                         r  irSpillTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.814     2.375    CLK_10M_BUFG
    SLICE_X54Y106        FDRE                                         r  irSpillTime_reg[6]/C
                         clock pessimism             -0.502     1.873    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.092     1.965    irSpillTime_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 irSpillTime_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irSpillTime_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.193ns (61.132%)  route 0.123ns (38.868%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y108        FDRE (Prop_fdre_C_Q)         0.118     1.990 r  irSpillTime_reg[14]/Q
                         net (fo=3, routed)           0.123     2.113    irSpillTime_reg[14]
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.075     2.188 r  irSpillTime_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.188    irSpillTime_reg[12]_i_1_n_5
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.374    CLK_10M_BUFG
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[14]/C
                         clock pessimism             -0.502     1.872    
    SLICE_X54Y108        FDRE (Hold_fdre_C_D)         0.092     1.964    irSpillTime_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncTime_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.179ns (60.319%)  route 0.118ns (39.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.100     2.008 r  irMrsyncTime_reg[7]/Q
                         net (fo=2, routed)           0.118     2.126    irMrsyncTime[7]
    SLICE_X44Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.205 r  irMrsyncTime_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.205    irMrsyncTime_reg[8]_i_1_n_5
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.849     2.410    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism             -0.502     1.908    
    SLICE_X44Y105        FDRE (Hold_fdre_C_D)         0.071     1.979    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10M_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_DEBUG/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y5   CLK_10M_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            1.409         100.000     98.591     BUFGCTRL_X0Y6   CLK_10M_BUFG_inst_1/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         100.000     98.929     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         100.000     99.250     SLICE_X59Y108   irTestSpill_reg[1]/C
Min Period        n/a     FDSE/C             n/a            0.700         100.000     99.300     SLICE_X45Y105   irMrsyncTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X44Y106   irMrsyncTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X44Y106   irMrsyncTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X44Y106   irMrsyncTime_reg[12]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X44Y107   irMrsyncTime_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.700         100.000     99.300     SLICE_X44Y107   irMrsyncTime_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X59Y108   irTestSpill_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         50.000      49.600     SLICE_X59Y108   irTestSpill_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X45Y105   irMrsyncTime_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y104   irMrsyncTime_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y104   irMrsyncTime_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y104   irMrsyncTime_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y104   irMrsyncTime_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y105   irMrsyncTime_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y105   irMrsyncTime_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y105   irMrsyncTime_reg[7]/C
High Pulse Width  Fast    FDSE/C             n/a            0.350         50.000      49.650     SLICE_X45Y105   irMrsyncTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y106   irMrsyncTime_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y106   irMrsyncTime_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y106   irMrsyncTime_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y104   irMrsyncTime_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[25]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[26]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[27]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y110   irMrsyncTime_reg[28]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         50.000      49.650     SLICE_X44Y111   irMrsyncTime_reg[29]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.873ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.873ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.412ns  (logic 0.450ns (18.658%)  route 1.962ns (81.342%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.448     7.820    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y171         LUT4 (Prop_lut4_I3_O)        0.054     7.874 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.168     8.042    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y171         LUT4 (Prop_lut4_I2_O)        0.137     8.179 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_737/O
                         net (fo=1, routed)           0.346     8.525    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_476
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.181    13.467    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.323    13.790    
                         clock uncertainty           -0.064    13.726    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    13.398    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.398    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  4.873    

Slack (MET) :             5.085ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.313ns (14.284%)  route 1.878ns (85.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.443     7.815    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y170         LUT3 (Prop_lut3_I1_O)        0.054     7.869 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.435     8.304    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.181    13.467    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.323    13.790    
                         clock uncertainty           -0.064    13.726    
    RAMB18_X0Y68         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.337    13.389    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         13.389    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  5.085    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.302ns (14.201%)  route 1.825ns (85.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 13.497 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.443     7.815    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y170         LUT2 (Prop_lut2_I1_O)        0.043     7.858 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.382     8.240    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X4Y170         FDSE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.211    13.497    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y170         FDSE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.323    13.820    
                         clock uncertainty           -0.064    13.756    
    SLICE_X4Y170         FDSE (Setup_fdse_C_S)       -0.304    13.452    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.302ns (14.201%)  route 1.825ns (85.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 13.497 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.443     7.815    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y170         LUT2 (Prop_lut2_I1_O)        0.043     7.858 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.382     8.240    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X4Y170         FDSE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.211    13.497    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y170         FDSE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.323    13.820    
                         clock uncertainty           -0.064    13.756    
    SLICE_X4Y170         FDSE (Setup_fdse_C_S)       -0.304    13.452    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         13.452    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.313ns (15.376%)  route 1.723ns (84.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.497ns = ( 13.497 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.443     7.815    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y170         LUT3 (Prop_lut3_I1_O)        0.054     7.869 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.280     8.149    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X6Y170         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.211    13.497    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y170         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.323    13.820    
                         clock uncertainty           -0.064    13.756    
    SLICE_X6Y170         FDRE (Setup_fdre_C_D)       -0.083    13.673    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         13.673    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.313ns (15.910%)  route 1.654ns (84.090%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 13.495 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.448     7.820    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y171         LUT4 (Prop_lut4_I3_O)        0.054     7.874 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o1/O
                         net (fo=2, routed)           0.206     8.080    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/rdOk_memRe_AND_40_o
    SLICE_X4Y171         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.209    13.495    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y171         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe/C
                         clock pessimism              0.323    13.818    
                         clock uncertainty           -0.064    13.754    
    SLICE_X4Y171         FDCE (Setup_fdce_C_D)       -0.104    13.650    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memRe
  -------------------------------------------------------------------
                         required time                         13.650    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.725ns (34.910%)  route 1.352ns (65.090%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.345     7.717    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y173         LUT3 (Prop_lut3_I2_O)        0.043     7.760 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.760    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X4Y173         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.019 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.019    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y174         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.072 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.079    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X4Y175         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.190 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.190    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X4Y175         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.206    13.492    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y175         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.323    13.815    
                         clock uncertainty           -0.064    13.751    
    SLICE_X4Y175         FDCE (Setup_fdce_C_D)        0.049    13.800    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.727ns (35.095%)  route 1.345ns (64.905%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.345     7.717    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y173         LUT3 (Prop_lut3_I2_O)        0.043     7.760 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.760    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X4Y173         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.019 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.019    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y174         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.185 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.185    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X4Y174         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.206    13.492    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.323    13.815    
                         clock uncertainty           -0.064    13.751    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.049    13.800    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.632ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.055ns  (logic 0.710ns (34.558%)  route 1.345ns (65.442%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.345     7.717    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y173         LUT3 (Prop_lut3_I2_O)        0.043     7.760 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.760    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X4Y173         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.019 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.019    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y174         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.168 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.168    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt7
    SLICE_X4Y174         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.206    13.492    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C
                         clock pessimism              0.323    13.815    
                         clock uncertainty           -0.064    13.751    
    SLICE_X4Y174         FDCE (Setup_fdce_C_D)        0.049    13.800    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  5.632    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
                            (rising edge-triggered cell FDPE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.672ns (33.324%)  route 1.345ns (66.676%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.492ns = ( 13.492 - 8.000 ) 
    Source Clock Delay      (SCD):    6.113ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.517     6.113    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y131         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y131         FDRE (Prop_fdre_C_Q)         0.259     6.372 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          1.345     7.717    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y173         LUT3 (Prop_lut3_I2_O)        0.043     7.760 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.760    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X4Y173         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     8.019 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.019    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X4Y174         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.130 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.130    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt4
    SLICE_X4Y174         FDPE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.206    13.492    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y174         FDPE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/C
                         clock pessimism              0.323    13.815    
                         clock uncertainty           -0.064    13.751    
    SLICE_X4Y174         FDPE (Setup_fdpe_C_D)        0.049    13.800    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4
  -------------------------------------------------------------------
                         required time                         13.800    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  5.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.629%)  route 0.165ns (58.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.581     2.569    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y171         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDCE (Prop_fdce_C_Q)         0.118     2.687 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_6/Q
                         net (fo=3, routed)           0.165     2.852    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[6]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.791    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.153%)  route 0.136ns (59.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.581     2.569    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y171         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y171         FDRE (Prop_fdre_C_Q)         0.091     2.660 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.136     2.796    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.117     2.725    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.107ns (39.576%)  route 0.163ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.581     2.569    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y171        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y171        FDRE (Prop_fdre_C_Q)         0.107     2.676 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_1/Q
                         net (fo=1, routed)           0.163     2.839    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[1]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.516     2.627    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.119     2.746    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.743%)  route 0.203ns (63.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.568ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.580     2.568    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y172         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDCE (Prop_fdce_C_Q)         0.118     2.686 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_8/Q
                         net (fo=3, routed)           0.203     2.889    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[8]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.791    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.889    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.471%)  route 0.206ns (63.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.582     2.570    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y170         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDCE (Prop_fdce_C_Q)         0.118     2.688 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_0/Q
                         net (fo=3, routed)           0.206     2.894    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[0]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.791    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.411%)  route 0.206ns (63.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.582     2.570    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y170         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y170         FDCE (Prop_fdce_C_Q)         0.118     2.688 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_3/Q
                         net (fo=3, routed)           0.206     2.894    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[3]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.535     2.608    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.791    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.584     2.572    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y168        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y168        FDRE (Prop_fdre_C_Q)         0.100     2.672 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/Q
                         net (fo=1, routed)           0.055     2.727    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq[0]
    SLICE_X13Y168        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.782     3.118    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y168        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
                         clock pessimism             -0.546     2.572    
    SLICE_X13Y168        FDRE (Hold_fdre_C_D)         0.047     2.619    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.118ns (36.680%)  route 0.204ns (63.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    2.569ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.581     2.569    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y171        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y171        FDRE (Prop_fdre_C_Q)         0.118     2.687 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/Q
                         net (fo=1, routed)           0.204     2.891    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[2]
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.807     3.143    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y68         RAMB18E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.516     2.627    
    RAMB18_X0Y68         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.782    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.782    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.587     2.575    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y163        FDRE (Prop_fdre_C_Q)         0.100     2.675 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/Q
                         net (fo=1, routed)           0.081     2.756    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[3]
    SLICE_X10Y163        LUT3 (Prop_lut3_I1_O)        0.028     2.784 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT51/O
                         net (fo=1, routed)           0.000     2.784    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[3]
    SLICE_X10Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.787     3.123    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
                         clock pessimism             -0.537     2.586    
    SLICE_X10Y163        FDRE (Hold_fdre_C_D)         0.087     2.673    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.585     2.573    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y167        FDRE (Prop_fdre_C_Q)         0.100     2.673 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/Q
                         net (fo=1, routed)           0.081     2.754    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]
    SLICE_X12Y167        LUT3 (Prop_lut3_I1_O)        0.028     2.782 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT21/O
                         net (fo=1, routed)           0.000     2.782    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[10]
    SLICE_X12Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.783     3.119    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                         clock pessimism             -0.535     2.584    
    SLICE_X12Y167        FDRE (Hold_fdre_C_D)         0.087     2.671    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.671    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line150/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y68    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y66    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y67    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y68    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line150/GMIIBUFG/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line150/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y167    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y167    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y167    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y170    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orSof/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X11Y166   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y171    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X10Y120   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X11Y120   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X6Y171    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X9Y163    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X10Y163   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X9Y164    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X10Y163   nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_7/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y165    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y165    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y165    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X7Y165    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_2
  To Clock:  PLL_CLKFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_DEBUG/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_DEBUG/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_3
  To Clock:  PLL_CLKFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line150/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  nolabel_line150/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 1.251ns (20.086%)  route 4.976ns (79.914%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.453ns = ( 12.453 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.976    11.727    nolabel_line150/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378    12.453    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.453    
                         clock uncertainty           -0.035    12.418    
    SLICE_X0Y126         FDRE (Setup_fdre_C_D)       -0.022    12.396    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.396    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 1.254ns (20.899%)  route 4.747ns (79.101%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 12.452 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.747    11.501    nolabel_line150/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y124         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.377    12.452    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y124         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.452    
                         clock uncertainty           -0.035    12.417    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)       -0.022    12.395    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.395    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.759ns (20.137%)  route 3.011ns (79.863%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.242ns = ( 10.242 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         0.759     6.259 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           3.011     9.270    nolabel_line150/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y133         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.671    10.242    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y133         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    10.242    
                         clock uncertainty           -0.035    10.207    
    SLICE_X0Y133         FDRE (Setup_fdre_C_D)        0.006    10.213    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         10.213    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 0.818ns (21.915%)  route 2.914ns (78.085%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         0.818     6.318 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           2.914     9.232    nolabel_line150/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X2Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.669    10.240    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)       -0.009    10.196    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         10.196    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.795ns (21.301%)  route 2.938ns (78.699%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.938     9.233    nolabel_line150/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.669    10.240    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.003    10.208    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  0.975    

Slack (MET) :             1.009ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.811ns (21.994%)  route 2.875ns (78.006%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.238ns = ( 10.238 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         0.811     6.311 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           2.875     9.185    nolabel_line150/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X2Y120         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.667    10.238    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y120         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    10.238    
                         clock uncertainty           -0.035    10.203    
    SLICE_X2Y120         FDRE (Setup_fdre_C_D)       -0.009    10.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         10.194    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 0.822ns (22.500%)  route 2.831ns (77.500%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.831     9.153    nolabel_line150/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.665    10.236    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)        0.006    10.207    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.796ns (21.873%)  route 2.842ns (78.127%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         0.796     6.296 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           2.842     9.137    nolabel_line150/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X2Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.669    10.240    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X2Y118         FDRE (Setup_fdre_C_D)       -0.014    10.191    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         10.191    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.793ns (22.029%)  route 2.807ns (77.971%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 10.240 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         0.793     6.293 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           2.807     9.100    nolabel_line150/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.669    10.240    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    10.240    
                         clock uncertainty           -0.035    10.205    
    SLICE_X0Y118         FDRE (Setup_fdre_C_D)        0.006    10.211    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         10.211    
                         arrival time                          -9.100    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.830ns (23.036%)  route 2.771ns (76.964%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.241ns = ( 10.241 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.771     9.101    nolabel_line150/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X1Y117         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.670    10.241    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y117         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.241    
                         clock uncertainty           -0.035    10.206    
    SLICE_X1Y117         FDRE (Setup_fdre_C_D)        0.006    10.212    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.212    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.654%)  route 0.206ns (67.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.100     2.304 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9/Q
                         net (fo=3, routed)           0.206     2.510    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[9]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.427     2.265    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.100ns (33.586%)  route 0.198ns (66.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631     2.202    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.100     2.302 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/Q
                         net (fo=3, routed)           0.198     2.500    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[4]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.446     2.246    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.429    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.420%)  route 0.240ns (70.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.100     2.304 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_6/Q
                         net (fo=3, routed)           0.240     2.544    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[6]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.427     2.265    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.118ns (33.794%)  route 0.231ns (66.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X10Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y125        FDRE (Prop_fdre_C_Q)         0.118     2.319 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_0/Q
                         net (fo=3, routed)           0.231     2.550    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[0]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.427     2.265    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.780%)  route 0.247ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.100     2.304 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_10/Q
                         net (fo=3, routed)           0.247     2.552    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[10]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.427     2.265    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.073%)  route 0.075ns (36.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.637     2.208    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y117         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y117         FDCE (Prop_fdce_C_Q)         0.100     2.308 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay/Q
                         net (fo=3, routed)           0.075     2.383    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay
    SLICE_X8Y117         LUT3 (Prop_lut3_I1_O)        0.028     2.411 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_rxPay_miiRxDv_MUX_171_o11/O
                         net (fo=1, routed)           0.000     2.411    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay_miiRxDv_MUX_171_o
    SLICE_X8Y117         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.856     2.666    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y117         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/C
                         clock pessimism             -0.447     2.219    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.087     2.306    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_11/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.678%)  route 0.249ns (71.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y128        FDRE (Prop_fdre_C_Q)         0.100     2.304 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_11/Q
                         net (fo=3, routed)           0.249     2.553    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[11]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.427     2.265    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx4Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.667     2.238    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx4Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDRE (Prop_fdre_C_Q)         0.100     2.338 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx4Rcvd/Q
                         net (fo=1, routed)           0.054     2.392    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxLx4Rcvd
    SLICE_X5Y118         LUT3 (Prop_lut3_I1_O)        0.028     2.420 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[4]_AND_88_o<4>1/O
                         net (fo=1, routed)           0.000     2.420    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/rxUx0Rcvd_arpChk[4]_AND_88_o
    SLICE_X5Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.886     2.696    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y118         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5/C
                         clock pessimism             -0.447     2.249    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.061     2.310    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/arpChk_5
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3/D
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.643     2.214    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X9Y104         FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.100     2.314 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/Q
                         net (fo=4, routed)           0.083     2.397    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[2]
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.028     2.425 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT<3>/O
                         net (fo=1, routed)           0.000     2.425    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT[3]
    SLICE_X8Y104         FDPE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.864     2.674    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X8Y104         FDPE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3/C
                         clock pessimism             -0.449     2.225    
    SLICE_X8Y104         FDPE (Hold_fdpe_C_D)         0.087     2.312    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_3
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.873%)  route 0.259ns (72.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631     2.202    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y126        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.100     2.302 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_5/Q
                         net (fo=3, routed)           0.259     2.561    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr[5]
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.882     2.692    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    RAMB36_X0Y25         RAMB36E1                                     r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.427     2.265    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y25   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X18Y127  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X14Y127  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X14Y127  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X8Y124   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X7Y127   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y123   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y124   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y124   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y124   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y123   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y121   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orData_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y123   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y123   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X3Y123   nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X18Y127  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y128  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X13Y128  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X15Y125  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X14Y127  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X14Y127  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line150/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.018ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.871ns (21.960%)  route 3.095ns (78.040%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.097     5.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.129     5.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.545     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X64Y94         LUT6 (Prop_lut6_I1_O)        0.132     6.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.692    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.735 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.675     8.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I2_O)        0.043     8.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.453    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.065    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                 29.018    

Slack (MET) :             29.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.835ns (21.967%)  route 2.966ns (78.033%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.843     7.755    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT6 (Prop_lut6_I5_O)        0.043     7.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.446     8.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X57Y97         LUT6 (Prop_lut6_I5_O)        0.043     8.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X57Y97         FDRE (Setup_fdre_C_D)        0.034    37.440    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.440    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                 29.153    

Slack (MET) :             29.153ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.835ns (21.800%)  route 2.995ns (78.200%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.541     8.274    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y96         LUT3 (Prop_lut3_I1_O)        0.043     8.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.064    37.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.470    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 29.153    

Slack (MET) :             29.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.786ns  (logic 0.835ns (22.057%)  route 2.951ns (77.943%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.496     8.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y97         LUT3 (Prop_lut3_I1_O)        0.043     8.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.272    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.066    37.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 29.200    

Slack (MET) :             29.200ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.835ns (22.069%)  route 2.949ns (77.931%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.494     8.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y97         LUT3 (Prop_lut3_I1_O)        0.043     8.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.064    37.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.470    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                 29.200    

Slack (MET) :             29.203ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.835ns (22.080%)  route 2.947ns (77.920%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.492     8.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y97         LUT3 (Prop_lut3_I1_O)        0.043     8.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.065    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 29.203    

Slack (MET) :             29.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.835ns (22.080%)  route 2.947ns (77.920%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.492     8.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y97         LUT3 (Prop_lut3_I1_O)        0.043     8.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.268    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.066    37.472    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.472    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 29.204    

Slack (MET) :             29.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.835ns (22.247%)  route 2.918ns (77.753%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y95         FDRE (Prop_fdre_C_Q)         0.236     4.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.137     5.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y94         LUT4 (Prop_lut4_I1_O)        0.131     5.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_14/O
                         net (fo=2, routed)           0.540     6.530    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[18]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.136     6.666 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.666    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.859 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.859    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.778     7.690    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I1_O)        0.043     7.733 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.464     8.197    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X56Y96         LUT3 (Prop_lut3_I1_O)        0.043     8.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.240    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X56Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X56Y96         FDRE (Setup_fdre_C_D)        0.065    37.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                 29.231    

Slack (MET) :             29.569ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 0.871ns (25.511%)  route 2.543ns (74.489%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.097     5.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X62Y94         LUT4 (Prop_lut4_I3_O)        0.129     5.916 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           0.545     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X64Y94         LUT6 (Prop_lut6_I1_O)        0.132     6.594 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11/O
                         net (fo=1, routed)           0.000     6.594    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_11_n_0
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.861    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X64Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.914 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.793     7.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.043     7.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.108     7.858    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X58Y95         LUT6 (Prop_lut6_I0_O)        0.043     7.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X58Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.533    37.441    
                         clock uncertainty           -0.035    37.406    
    SLICE_X58Y95         FDRE (Setup_fdre_C_D)        0.064    37.470    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.470    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                 29.569    

Slack (MET) :             29.721ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.352ns (11.739%)  route 2.647ns (88.261%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 36.907 - 33.000 ) 
    Source Clock Delay      (SCD):    4.484ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.564     4.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X60Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.223     4.707 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.481     5.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][2]
    SLICE_X60Y90         LUT6 (Prop_lut6_I2_O)        0.043     5.231 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.764     5.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X55Y92         LUT3 (Prop_lut3_I0_O)        0.043     6.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.390     6.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X60Y88         LUT4 (Prop_lut4_I3_O)        0.043     6.472 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          1.011     7.483    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X53Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.430    36.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X53Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.533    37.440    
                         clock uncertainty           -0.035    37.405    
    SLICE_X53Y91         FDRE (Setup_fdre_C_CE)      -0.201    37.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         37.204    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                 29.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.100     2.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X42Y92         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.920     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X42Y92         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.493     2.218    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.681     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X43Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.096     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X42Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.920     2.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X42Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.493     2.218    
    SLICE_X42Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.683     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDCE (Prop_fdce_C_Q)         0.091     2.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.095     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y92         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.922     2.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y92         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.493     2.220    
    SLICE_X38Y92         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.646     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X57Y90         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.100     2.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.055     2.327    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[13]
    SLICE_X56Y90         LUT5 (Prop_lut5_I3_O)        0.028     2.355 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[12]_i_1/O
                         net (fo=1, routed)           0.000     2.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_3
    SLICE_X56Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.885     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X56Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]/C
                         clock pessimism             -0.493     2.183    
    SLICE_X56Y90         FDCE (Hold_fdce_C_D)         0.087     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.612%)  route 0.290ns (69.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X51Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.100     2.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2_reg[2]/Q
                         net (fo=1, routed)           0.290     2.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_2[2]
    SLICE_X51Y97         LUT3 (Prop_lut3_I2_O)        0.028     2.541 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in[1]_i_1__1_n_0
    SLICE_X51Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.888     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X51Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]/C
                         clock pessimism             -0.293     2.386    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.060     2.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDCE (Prop_fdce_C_Q)         0.100     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.505     2.212    
    SLICE_X33Y92         FDCE (Hold_fdce_C_D)         0.047     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y92         FDCE (Prop_fdce_C_Q)         0.100     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.505     2.212    
    SLICE_X33Y92         FDCE (Hold_fdce_C_D)         0.047     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X33Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.100     2.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X33Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X33Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.505     2.212    
    SLICE_X33Y91         FDCE (Hold_fdce_C_D)         0.047     2.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.687     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDPE (Prop_fdpe_C_Q)         0.100     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X35Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X35Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.505     2.213    
    SLICE_X35Y94         FDPE (Hold_fdpe_C_D)         0.047     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.684     2.210    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.100     2.310 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.057     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.925     2.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X36Y96         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                         clock pessimism             -0.506     2.210    
    SLICE_X36Y96         FDRE (Hold_fdre_C_D)         0.047     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X47Y94   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X48Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X44Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X45Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X48Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X49Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y92   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X42Y91   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.515ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.284    11.284    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.545ns  (logic 1.259ns (49.482%)  route 1.286ns (50.518%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line150/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line150/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.286     2.545    nolabel_line150/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X14Y176        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.152    11.152    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y176        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.152    
                         clock uncertainty           -0.025    11.127    
    SLICE_X14Y176        FDRE (Setup_fdre_C_D)       -0.002    11.125    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.125    
                         arrival time                          -2.545    
  -------------------------------------------------------------------
                         slack                                  8.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.353ns  (logic 0.649ns (47.988%)  route 0.704ns (52.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.776ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line150/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line150/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.704     1.353    nolabel_line150/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X14Y176        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.776     0.776    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y176        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.776    
                         clock uncertainty            0.025     0.801    
    SLICE_X14Y176        FDRE (Hold_fdre_C_D)         0.037     0.838    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.853     0.853    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/SFT_DAT_reg[8]_0
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line150/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        2.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.546ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.323ns  (logic 0.043ns (1.294%)  route 3.280ns (98.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 6.255 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.792     3.323    irTestSignal[63]_i_1_n_0
    SLICE_X80Y127        FDRE                                         r  irTestSignal_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.255     6.255    CLK_200M
    SLICE_X80Y127        FDRE                                         r  irTestSignal_reg[46]/C
                         clock pessimism              0.000     6.255    
                         clock uncertainty           -0.185     6.070    
    SLICE_X80Y127        FDRE (Setup_fdre_C_CE)      -0.201     5.869    irTestSignal_reg[46]
  -------------------------------------------------------------------
                         required time                          5.869    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  2.546    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.043ns (1.331%)  route 3.187ns (98.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 6.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.699     3.230    irTestSignal[63]_i_1_n_0
    SLICE_X82Y126        FDRE                                         r  irTestSignal_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.254     6.254    CLK_200M
    SLICE_X82Y126        FDRE                                         r  irTestSignal_reg[44]/C
                         clock pessimism              0.000     6.254    
                         clock uncertainty           -0.185     6.069    
    SLICE_X82Y126        FDRE (Setup_fdre_C_CE)      -0.178     5.891    irTestSignal_reg[44]
  -------------------------------------------------------------------
                         required time                          5.891    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.043ns (1.331%)  route 3.187ns (98.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 6.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.699     3.230    irTestSignal[63]_i_1_n_0
    SLICE_X82Y126        FDRE                                         r  irTestSignal_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.254     6.254    CLK_200M
    SLICE_X82Y126        FDRE                                         r  irTestSignal_reg[45]/C
                         clock pessimism              0.000     6.254    
                         clock uncertainty           -0.185     6.069    
    SLICE_X82Y126        FDRE (Setup_fdre_C_CE)      -0.178     5.891    irTestSignal_reg[45]
  -------------------------------------------------------------------
                         required time                          5.891    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.043ns (1.362%)  route 3.113ns (98.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 6.250 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.626     3.156    irTestSignal[63]_i_1_n_0
    SLICE_X72Y130        FDRE                                         r  irTestSignal_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.250     6.250    CLK_200M
    SLICE_X72Y130        FDRE                                         r  irTestSignal_reg[25]/C
                         clock pessimism              0.000     6.250    
                         clock uncertainty           -0.185     6.065    
    SLICE_X72Y130        FDRE (Setup_fdre_C_CE)      -0.201     5.864    irTestSignal_reg[25]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.043ns (1.378%)  route 3.077ns (98.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 6.250 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.590     3.120    irTestSignal[63]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  irTestSignal_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.250     6.250    CLK_200M
    SLICE_X71Y130        FDRE                                         r  irTestSignal_reg[26]/C
                         clock pessimism              0.000     6.250    
                         clock uncertainty           -0.185     6.065    
    SLICE_X71Y130        FDRE (Setup_fdre_C_CE)      -0.201     5.864    irTestSignal_reg[26]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.744ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.043ns (1.378%)  route 3.077ns (98.622%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 6.250 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.590     3.120    irTestSignal[63]_i_1_n_0
    SLICE_X71Y130        FDRE                                         r  irTestSignal_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.250     6.250    CLK_200M
    SLICE_X71Y130        FDRE                                         r  irTestSignal_reg[27]/C
                         clock pessimism              0.000     6.250    
                         clock uncertainty           -0.185     6.065    
    SLICE_X71Y130        FDRE (Setup_fdre_C_CE)      -0.201     5.864    irTestSignal_reg[27]
  -------------------------------------------------------------------
                         required time                          5.864    
                         arrival time                          -3.120    
  -------------------------------------------------------------------
                         slack                                  2.744    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.043ns (1.381%)  route 3.071ns (98.619%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 6.254 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.583     3.114    irTestSignal[63]_i_1_n_0
    SLICE_X83Y126        FDRE                                         r  irTestSignal_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.254     6.254    CLK_200M
    SLICE_X83Y126        FDRE                                         r  irTestSignal_reg[43]/C
                         clock pessimism              0.000     6.254    
                         clock uncertainty           -0.185     6.069    
    SLICE_X83Y126        FDRE (Setup_fdre_C_CE)      -0.201     5.868    irTestSignal_reg[43]
  -------------------------------------------------------------------
                         required time                          5.868    
                         arrival time                          -3.114    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.773ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.043ns (1.388%)  route 3.054ns (98.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 6.256 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.567     3.097    irTestSignal[63]_i_1_n_0
    SLICE_X84Y123        FDRE                                         r  irTestSignal_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.256     6.256    CLK_200M
    SLICE_X84Y123        FDRE                                         r  irTestSignal_reg[41]/C
                         clock pessimism              0.000     6.256    
                         clock uncertainty           -0.185     6.071    
    SLICE_X84Y123        FDRE (Setup_fdre_C_CE)      -0.201     5.870    irTestSignal_reg[41]
  -------------------------------------------------------------------
                         required time                          5.870    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  2.773    

Slack (MET) :             2.779ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.043ns (1.392%)  route 3.045ns (98.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.253ns = ( 6.253 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.558     3.088    irTestSignal[63]_i_1_n_0
    SLICE_X81Y124        FDRE                                         r  irTestSignal_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.253     6.253    CLK_200M
    SLICE_X81Y124        FDRE                                         r  irTestSignal_reg[31]/C
                         clock pessimism              0.000     6.253    
                         clock uncertainty           -0.185     6.068    
    SLICE_X81Y124        FDRE (Setup_fdre_C_CE)      -0.201     5.867    irTestSignal_reg[31]
  -------------------------------------------------------------------
                         required time                          5.867    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.800ns  (required time - arrival time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.043ns (1.405%)  route 3.018ns (98.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 6.247 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.488     1.488    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.043     1.531 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          1.530     3.061    irTestSignal[63]_i_1_n_0
    SLICE_X73Y128        FDRE                                         r  irTestSignal_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.247     6.247    CLK_200M
    SLICE_X73Y128        FDRE                                         r  irTestSignal_reg[48]/C
                         clock pessimism              0.000     6.247    
                         clock uncertainty           -0.185     6.062    
    SLICE_X73Y128        FDRE (Setup_fdre_C_CE)      -0.201     5.861    irTestSignal_reg[48]
  -------------------------------------------------------------------
                         required time                          5.861    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  2.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@50.000ns - CLK_10M fall@50.000ns)
  Data Path Delay:        1.088ns  (logic 0.028ns (2.573%)  route 1.060ns (97.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.807ns = ( 50.807 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M fall edge)   50.000    50.000 f  
    BUFGCTRL_X0Y6        BUFG                         0.000    50.000 f  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641    50.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028    50.669 f  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.420    51.088    irTestSignal[63]_i_1_n_0
    SLICE_X59Y116        FDRE                                         f  irTestSignal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.807    50.807    CLK_200M
    SLICE_X59Y116        FDRE                                         r  irTestSignal_reg[4]/C
                         clock pessimism              0.000    50.807    
                         clock uncertainty            0.185    50.992    
    SLICE_X59Y116        FDRE (Hold_fdre_C_CE)        0.010    51.002    irTestSignal_reg[4]
  -------------------------------------------------------------------
                         required time                        -51.002    
                         arrival time                          51.088    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.028ns (2.545%)  route 1.072ns (97.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641     0.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.669 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.432     1.100    irTestSignal[63]_i_1_n_0
    SLICE_X75Y113        FDRE                                         r  irTestSignal_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.806     0.806    CLK_200M
    SLICE_X75Y113        FDRE                                         r  irTestSignal_reg[8]/C
                         clock pessimism              0.000     0.806    
                         clock uncertainty            0.185     0.991    
    SLICE_X75Y113        FDRE (Hold_fdre_C_CE)        0.010     1.001    irTestSignal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.028ns (2.545%)  route 1.072ns (97.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641     0.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.669 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.432     1.100    irTestSignal[63]_i_1_n_0
    SLICE_X75Y113        FDRE                                         r  irTestSignal_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.806     0.806    CLK_200M
    SLICE_X75Y113        FDRE                                         r  irTestSignal_reg[9]/C
                         clock pessimism              0.000     0.806    
                         clock uncertainty            0.185     0.991    
    SLICE_X75Y113        FDRE (Hold_fdre_C_CE)        0.010     1.001    irTestSignal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.028ns (2.529%)  route 1.079ns (97.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641     0.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.669 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.439     1.107    irTestSignal[63]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  irTestSignal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.806     0.806    CLK_200M
    SLICE_X64Y116        FDRE                                         r  irTestSignal_reg[1]/C
                         clock pessimism              0.000     0.806    
                         clock uncertainty            0.185     0.991    
    SLICE_X64Y116        FDRE (Hold_fdre_C_CE)        0.010     1.001    irTestSignal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.028ns (2.529%)  route 1.079ns (97.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641     0.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.669 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.439     1.107    irTestSignal[63]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  irTestSignal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.806     0.806    CLK_200M
    SLICE_X64Y116        FDRE                                         r  irTestSignal_reg[2]/C
                         clock pessimism              0.000     0.806    
                         clock uncertainty            0.185     0.991    
    SLICE_X64Y116        FDRE (Hold_fdre_C_CE)        0.010     1.001    irTestSignal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.028ns (2.529%)  route 1.079ns (97.471%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641     0.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.669 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.439     1.107    irTestSignal[63]_i_1_n_0
    SLICE_X64Y116        FDRE                                         r  irTestSignal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.806     0.806    CLK_200M
    SLICE_X64Y116        FDRE                                         r  irTestSignal_reg[3]/C
                         clock pessimism              0.000     0.806    
                         clock uncertainty            0.185     0.991    
    SLICE_X64Y116        FDRE (Hold_fdre_C_CE)        0.010     1.001    irTestSignal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@50.000ns - CLK_10M fall@50.000ns)
  Data Path Delay:        1.129ns  (logic 0.028ns (2.480%)  route 1.101ns (97.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns = ( 50.809 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M fall edge)   50.000    50.000 f  
    BUFGCTRL_X0Y6        BUFG                         0.000    50.000 f  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641    50.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028    50.669 f  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.461    51.129    irTestSignal[63]_i_1_n_0
    SLICE_X53Y115        FDRE                                         f  irTestSignal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.809    50.809    CLK_200M
    SLICE_X53Y115        FDRE                                         r  irTestSignal_reg[7]/C
                         clock pessimism              0.000    50.809    
                         clock uncertainty            0.185    50.994    
    SLICE_X53Y115        FDRE (Hold_fdre_C_CE)        0.010    51.004    irTestSignal_reg[7]
  -------------------------------------------------------------------
                         required time                        -51.004    
                         arrival time                          51.129    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.028ns (2.382%)  route 1.148ns (97.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641     0.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028     0.669 r  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.507     1.176    irTestSignal[63]_i_1_n_0
    SLICE_X48Y116        FDRE                                         r  irTestSignal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.840     0.840    CLK_200M
    SLICE_X48Y116        FDRE                                         r  irTestSignal_reg[5]/C
                         clock pessimism              0.000     0.840    
                         clock uncertainty            0.185     1.025    
    SLICE_X48Y116        FDRE (Hold_fdre_C_CE)        0.010     1.035    irTestSignal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M rise@0.000ns)
  Data Path Delay:        1.222ns  (logic 0.028ns (2.292%)  route 1.194ns (97.708%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           1.194     1.194    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT5 (Prop_lut5_I1_O)        0.028     1.222 r  irTestSignal[0]_i_1/O
                         net (fo=1, routed)           0.000     1.222    irTestSignal[0]_i_1_n_0
    SLICE_X59Y112        FDRE                                         r  irTestSignal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.810     0.810    CLK_200M
    SLICE_X59Y112        FDRE                                         r  irTestSignal_reg[0]/C
                         clock pessimism              0.000     0.810    
                         clock uncertainty            0.185     0.995    
    SLICE_X59Y112        FDRE (Hold_fdre_C_D)         0.060     1.055    irTestSignal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 CLK_10M_BUFG_inst_1/O
                            (clock source 'CLK_10M'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irTestSignal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@50.000ns - CLK_10M fall@50.000ns)
  Data Path Delay:        1.211ns  (logic 0.028ns (2.313%)  route 1.183ns (97.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 50.841 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 50.000 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M fall edge)   50.000    50.000 f  
    BUFGCTRL_X0Y6        BUFG                         0.000    50.000 f  CLK_10M_BUFG_inst_1/O
                         net (fo=2, routed)           0.641    50.641    CLK_10M_BUFG_1
    SLICE_X59Y112        LUT3 (Prop_lut3_I2_O)        0.028    50.669 f  irTestSignal[63]_i_1/O
                         net (fo=63, routed)          0.542    51.211    irTestSignal[63]_i_1_n_0
    SLICE_X49Y115        FDRE                                         f  irTestSignal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    50.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.841    50.841    CLK_200M
    SLICE_X49Y115        FDRE                                         r  irTestSignal_reg[6]/C
                         clock pessimism              0.000    50.841    
                         clock uncertainty            0.185    51.026    
    SLICE_X49Y115        FDRE (Hold_fdre_C_CE)        0.010    51.036    irTestSignal_reg[6]
  -------------------------------------------------------------------
                         required time                        -51.036    
                         arrival time                          51.211    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10M_1
  To Clock:  CLK_200M

Setup :           56  Failing Endpoints,  Worst Slack       -0.146ns,  Total Violation       -2.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.370ns (22.828%)  route 1.251ns (77.172%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.768     6.088    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.430     6.430    top_mcs/CLK_200M
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[0]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X65Y97         FDRE (Setup_fdre_C_R)       -0.304     5.941    top_mcs/NMRSYNC_reg[0]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.370ns (22.828%)  route 1.251ns (77.172%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.768     6.088    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.430     6.430    top_mcs/CLK_200M
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[1]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X65Y97         FDRE (Setup_fdre_C_R)       -0.304     5.941    top_mcs/NMRSYNC_reg[1]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.370ns (22.828%)  route 1.251ns (77.172%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.768     6.088    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.430     6.430    top_mcs/CLK_200M
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[2]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X65Y97         FDRE (Setup_fdre_C_R)       -0.304     5.941    top_mcs/NMRSYNC_reg[2]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.370ns (22.828%)  route 1.251ns (77.172%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.430ns = ( 6.430 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.768     6.088    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.430     6.430    top_mcs/CLK_200M
    SLICE_X65Y97         FDRE                                         r  top_mcs/NMRSYNC_reg[3]/C
                         clock pessimism              0.000     6.430    
                         clock uncertainty           -0.185     6.245    
    SLICE_X65Y97         FDRE (Setup_fdre_C_R)       -0.304     5.941    top_mcs/NMRSYNC_reg[3]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.370ns (25.985%)  route 1.054ns (74.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 6.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.571     5.891    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.260     6.260    top_mcs/CLK_200M
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[20]/C
                         clock pessimism              0.000     6.260    
                         clock uncertainty           -0.185     6.075    
    SLICE_X65Y102        FDRE (Setup_fdre_C_R)       -0.304     5.771    top_mcs/NMRSYNC_reg[20]
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.370ns (25.985%)  route 1.054ns (74.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 6.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.571     5.891    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.260     6.260    top_mcs/CLK_200M
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[21]/C
                         clock pessimism              0.000     6.260    
                         clock uncertainty           -0.185     6.075    
    SLICE_X65Y102        FDRE (Setup_fdre_C_R)       -0.304     5.771    top_mcs/NMRSYNC_reg[21]
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.370ns (25.985%)  route 1.054ns (74.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 6.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.571     5.891    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.260     6.260    top_mcs/CLK_200M
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[22]/C
                         clock pessimism              0.000     6.260    
                         clock uncertainty           -0.185     6.075    
    SLICE_X65Y102        FDRE (Setup_fdre_C_R)       -0.304     5.771    top_mcs/NMRSYNC_reg[22]
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.120ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/NMRSYNC_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.424ns  (logic 0.370ns (25.985%)  route 1.054ns (74.015%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -3.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 6.260 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 f  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 f  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.198     5.277    top_mcs/PSPILL
    SLICE_X63Y108        LUT3 (Prop_lut3_I1_O)        0.043     5.320 r  top_mcs/NMRSYNC[0]_i_1/O
                         net (fo=54, routed)          0.571     5.891    top_mcs/NMRSYNC[0]_i_1_n_0
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.260     6.260    top_mcs/CLK_200M
    SLICE_X65Y102        FDRE                                         r  top_mcs/NMRSYNC_reg[23]/C
                         clock pessimism              0.000     6.260    
                         clock uncertainty           -0.185     6.075    
    SLICE_X65Y102        FDRE (Setup_fdre_C_R)       -0.304     5.771    top_mcs/NMRSYNC_reg[23]
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                 -0.120    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.370ns (24.395%)  route 1.147ns (75.605%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 r  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.353     5.432    top_mcs/PSPILL
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.043     5.475 r  top_mcs/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.509     5.984    top_mcs/ENABLE1
    SLICE_X68Y102        FDRE                                         r  top_mcs/regNSYNC_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.259     6.259    top_mcs/CLK_200M
    SLICE_X68Y102        FDRE                                         r  top_mcs/regNSYNC_reg[27]/C
                         clock pessimism              0.000     6.259    
                         clock uncertainty           -0.185     6.074    
    SLICE_X68Y102        FDRE (Setup_fdre_C_CE)      -0.201     5.873    top_mcs/regNSYNC_reg[27]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                 -0.110    

Slack (VIOLATED) :        -0.110ns  (required time - arrival time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/regNSYNC_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        1.517ns  (logic 0.370ns (24.395%)  route 1.147ns (75.605%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -3.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.259ns = ( 6.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.467ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.204     4.671 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.284     4.955    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.123     5.078 r  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.353     5.432    top_mcs/PSPILL
    SLICE_X61Y100        LUT2 (Prop_lut2_I1_O)        0.043     5.475 r  top_mcs/regNSYNC[31]_i_1/O
                         net (fo=33, routed)          0.509     5.984    top_mcs/ENABLE1
    SLICE_X68Y102        FDRE                                         r  top_mcs/regNSYNC_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.259     6.259    top_mcs/CLK_200M
    SLICE_X68Y102        FDRE                                         r  top_mcs/regNSYNC_reg[29]/C
                         clock pessimism              0.000     6.259    
                         clock uncertainty           -0.185     6.074    
    SLICE_X68Y102        FDRE (Setup_fdre_C_CE)      -0.201     5.873    top_mcs/regNSYNC_reg[29]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.984    
  -------------------------------------------------------------------
                         slack                                 -0.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 irTestMrsync_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            irMrsyncPulse_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.637%)  route 0.159ns (61.363%))
  Logic Levels:           0  
  Clock Path Skew:        -1.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.629     1.907    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irTestMrsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y109        FDRE (Prop_fdre_C_Q)         0.100     2.007 r  irTestMrsync_reg/Q
                         net (fo=1, routed)           0.159     2.166    irTestMrsync
    SLICE_X48Y109        FDRE                                         r  irMrsyncPulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.846     0.846    CLK_200M
    SLICE_X48Y109        FDRE                                         r  irMrsyncPulse_reg[0]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.185     1.031    
    SLICE_X48Y109        FDRE (Hold_fdre_C_D)         0.040     1.071    irMrsyncPulse_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.100ns (36.980%)  route 0.170ns (63.019%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.100     2.008 r  irMrsyncTime_reg[1]/Q
                         net (fo=4, routed)           0.170     2.178    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X45Y101        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.850     0.850    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X45Y101        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.185     1.035    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.041     1.076    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.783%)  route 0.205ns (67.217%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.100     2.008 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.205     2.213    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X45Y101        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.850     0.850    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X45Y101        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.185     1.035    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.043     1.078    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.569%)  route 0.207ns (67.432%))
  Logic Levels:           0  
  Clock Path Skew:        -1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.100     2.008 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.207     2.215    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X45Y101        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.850     0.850    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X45Y101        FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.185     1.035    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.038     1.073    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.091ns (17.859%)  route 0.419ns (82.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.091     1.963 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.419     2.382    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X43Y99         FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.922     0.922    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X43Y99         FDRE                                         r  ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000     0.922    
                         clock uncertainty            0.185     1.107    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)        -0.004     1.103    ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.091ns (14.574%)  route 0.533ns (85.426%))
  Logic Levels:           0  
  Clock Path Skew:        -1.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.091     1.963 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.533     2.496    ila_0/inst/ila_core_inst/TRIGGER_I[47]
    SLICE_X38Y105        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.851     0.851    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X38Y105        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8/CLK
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.185     1.036    
    SLICE_X38Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.154    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][47]_srl8
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.350ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.100ns (15.524%)  route 0.544ns (84.476%))
  Logic Levels:           0  
  Clock Path Skew:        -1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.100     2.008 r  irMrsyncTime_reg[2]/Q
                         net (fo=4, routed)           0.544     2.552    ila_0/inst/ila_core_inst/TRIGGER_I[63]
    SLICE_X10Y105        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.864     0.864    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y105        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.185     1.049    
    SLICE_X10Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.203    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/get_spillInfo/SPL_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.155ns (29.430%)  route 0.372ns (70.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.091     1.963 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.149     2.112    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.064     2.176 r  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.222     2.399    top_mcs/get_spillInfo/PSPILL
    SLICE_X63Y104        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.813     0.813    top_mcs/get_spillInfo/CLK_200M
    SLICE_X63Y104        FDRE                                         r  top_mcs/get_spillInfo/SPL_REG_reg[0]/C
                         clock pessimism              0.000     0.813    
                         clock uncertainty            0.185     0.998    
    SLICE_X63Y104        FDRE (Hold_fdre_C_D)         0.040     1.038    top_mcs/get_spillInfo/SPL_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.361ns  (arrival time - required time)
  Source:                 irMrsyncTime_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.100ns (16.643%)  route 0.501ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        -1.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.630     1.908    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDSE (Prop_fdse_C_Q)         0.100     2.008 r  irMrsyncTime_reg[0]/Q
                         net (fo=5, routed)           0.501     2.509    ila_0/inst/ila_core_inst/TRIGGER_I[61]
    SLICE_X10Y105        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.864     0.864    ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X10Y105        SRL16E                                       r  ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8/CLK
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.185     1.049    
    SLICE_X10Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.148    ila_0/inst/ila_core_inst/shifted_data_in_reg[7][61]_srl8
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  1.361    

Slack (MET) :             1.383ns  (arrival time - required time)
  Source:                 irTestSpill_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            top_mcs/ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_10M_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.183ns (32.105%)  route 0.387ns (67.895%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.610     0.610    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.660 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.592     1.252    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.278 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.594     1.872    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.091     1.963 r  irTestSpill_reg[1]/Q
                         net (fo=5, routed)           0.149     2.112    LOC_REG/probe5[1]
    SLICE_X61Y108        LUT3 (Prop_lut3_I0_O)        0.064     2.176 r  LOC_REG/PSPILL_inferred_i_1/O
                         net (fo=7, routed)           0.238     2.414    top_mcs/PSPILL
    SLICE_X63Y100        LUT4 (Prop_lut4_I2_O)        0.028     2.442 r  top_mcs/ENABLE_i_1/O
                         net (fo=1, routed)           0.000     2.442    top_mcs/ENABLE_i_1_n_0
    SLICE_X63Y100        FDRE                                         r  top_mcs/ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.814     0.814    top_mcs/CLK_200M
    SLICE_X63Y100        FDRE                                         r  top_mcs/ENABLE_reg/C
                         clock pessimism              0.000     0.814    
                         clock uncertainty            0.185     0.999    
    SLICE_X63Y100        FDRE (Hold_fdre_C_D)         0.060     1.059    top_mcs/ENABLE_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  1.383    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -4.284ns,  Total Violation      -12.821ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.775ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.284ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.156ns = ( 26.156 - 25.000 ) 
    Source Clock Delay      (SCD):    5.883ns = ( 29.883 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959    25.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.287    29.883    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X19Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDCE (Prop_fdce_C_Q)         0.223    30.106 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.191    30.297    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X18Y170        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.156    26.156    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X18Y170        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.156    
                         clock uncertainty           -0.154    26.002    
    SLICE_X18Y170        FDCE (Setup_fdce_C_D)        0.011    26.013    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         26.013    
                         arrival time                         -30.297    
  -------------------------------------------------------------------
                         slack                                 -4.284    

Slack (VIOLATED) :        -4.272ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    5.884ns = ( 29.884 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959    25.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.288    29.884    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y169        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDRE (Prop_fdre_C_Q)         0.204    30.088 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.109    30.197    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.157    26.157    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.154    26.003    
    SLICE_X14Y169        FDCE (Setup_fdce_C_D)       -0.078    25.925    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.925    
                         arrival time                         -30.197    
  -------------------------------------------------------------------
                         slack                                 -4.272    

Slack (VIOLATED) :        -4.265ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -4.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns = ( 26.157 - 25.000 ) 
    Source Clock Delay      (SCD):    5.884ns = ( 29.884 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959    25.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467    28.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    28.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.288    29.884    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y169        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDRE (Prop_fdre_C_Q)         0.204    30.088 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.110    30.198    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.157    26.157    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.157    
                         clock uncertainty           -0.154    26.003    
    SLICE_X14Y169        FDCE (Setup_fdce_C_D)       -0.070    25.933    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.933    
                         arrival time                         -30.198    
  -------------------------------------------------------------------
                         slack                                 -4.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.775ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.583     2.571    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y169        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDRE (Prop_fdre_C_Q)         0.091     2.662 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.054     2.716    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.781     0.781    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.154     0.935    
    SLICE_X14Y169        FDCE (Hold_fdce_C_D)         0.006     0.941    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.778ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    2.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.583     2.571    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y169        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDRE (Prop_fdre_C_Q)         0.091     2.662 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.053     2.715    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.781     0.781    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.781    
                         clock uncertainty            0.154     0.935    
    SLICE_X14Y169        FDCE (Hold_fdce_C_D)         0.002     0.937    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.789ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    2.570ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.767     0.767    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.817 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.145     1.962    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.988 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.582     2.570    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X19Y169        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDCE (Prop_fdce_C_Q)         0.100     2.670 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_replica/Q
                         net (fo=1, routed)           0.095     2.765    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl_repN
    SLICE_X18Y170        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.780     0.780    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X18Y170        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.780    
                         clock uncertainty            0.154     0.934    
    SLICE_X18Y170        FDCE (Hold_fdce_C_D)         0.042     0.976    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  1.789    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           12  Failing Endpoints,  Worst Slack       -2.942ns,  Total Violation      -34.705ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.942ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.447ns  (logic 0.259ns (57.958%)  route 0.188ns (42.041%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 26.323 - 25.000 ) 
    Source Clock Delay      (SCD):    4.773ns = ( 28.773 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.456    28.773    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDCE (Prop_fdce_C_Q)         0.259    29.032 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.188    29.220    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X13Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.323    26.323    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X13Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.323    
                         clock uncertainty           -0.035    26.288    
    SLICE_X13Y127        FDRE (Setup_fdre_C_D)       -0.010    26.278    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.278    
                         arrival time                         -29.220    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.923ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 26.323 - 25.000 ) 
    Source Clock Delay      (SCD):    4.773ns = ( 28.773 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.456    28.773    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDCE (Prop_fdce_C_Q)         0.236    29.009 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.110    29.119    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.323    26.323    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    26.323    
                         clock uncertainty           -0.035    26.288    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.091    26.197    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         26.197    
                         arrival time                         -29.119    
  -------------------------------------------------------------------
                         slack                                 -2.923    

Slack (VIOLATED) :        -2.922ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.140%)  route 0.110ns (31.859%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 26.323 - 25.000 ) 
    Source Clock Delay      (SCD):    4.772ns = ( 28.772 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.455    28.772    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDCE (Prop_fdce_C_Q)         0.236    29.008 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.110    29.118    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X19Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.323    26.323    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.323    
                         clock uncertainty           -0.035    26.288    
    SLICE_X19Y127        FDRE (Setup_fdre_C_D)       -0.091    26.197    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         26.197    
                         arrival time                         -29.118    
  -------------------------------------------------------------------
                         slack                                 -2.922    

Slack (VIOLATED) :        -2.919ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.391%)  route 0.109ns (31.609%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 26.323 - 25.000 ) 
    Source Clock Delay      (SCD):    4.773ns = ( 28.773 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.456    28.773    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDCE (Prop_fdce_C_Q)         0.236    29.009 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.109    29.118    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.323    26.323    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.323    
                         clock uncertainty           -0.035    26.288    
    SLICE_X15Y127        FDRE (Setup_fdre_C_D)       -0.088    26.200    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         26.200    
                         arrival time                         -29.118    
  -------------------------------------------------------------------
                         slack                                 -2.919    

Slack (VIOLATED) :        -2.914ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.419ns  (logic 0.223ns (53.188%)  route 0.196ns (46.812%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.326ns = ( 26.326 - 25.000 ) 
    Source Clock Delay      (SCD):    4.775ns = ( 28.775 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.458    28.775    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X17Y129        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y129        FDCE (Prop_fdce_C_Q)         0.223    28.998 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.196    29.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X15Y129        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.326    26.326    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y129        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    26.326    
                         clock uncertainty           -0.035    26.291    
    SLICE_X15Y129        FDRE (Setup_fdre_C_D)       -0.010    26.281    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         26.281    
                         arrival time                         -29.194    
  -------------------------------------------------------------------
                         slack                                 -2.914    

Slack (VIOLATED) :        -2.910ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.417ns  (logic 0.223ns (53.494%)  route 0.194ns (46.506%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 26.324 - 25.000 ) 
    Source Clock Delay      (SCD):    4.774ns = ( 28.774 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.457    28.774    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y128        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDCE (Prop_fdce_C_Q)         0.223    28.997 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.194    29.191    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.324    26.324    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.324    
                         clock uncertainty           -0.035    26.289    
    SLICE_X15Y128        FDRE (Setup_fdre_C_D)       -0.008    26.281    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         26.281    
                         arrival time                         -29.191    
  -------------------------------------------------------------------
                         slack                                 -2.910    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.413ns  (logic 0.223ns (54.012%)  route 0.190ns (45.988%))
  Logic Levels:           0  
  Clock Path Skew:        -3.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 26.324 - 25.000 ) 
    Source Clock Delay      (SCD):    4.774ns = ( 28.774 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.457    28.774    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y128        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDCE (Prop_fdce_C_Q)         0.223    28.997 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.190    29.187    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.324    26.324    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.324    
                         clock uncertainty           -0.035    26.289    
    SLICE_X15Y128        FDRE (Setup_fdre_C_D)       -0.008    26.281    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.281    
                         arrival time                         -29.187    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.876ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 26.321 - 25.000 ) 
    Source Clock Delay      (SCD):    4.770ns = ( 28.770 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.453    28.770    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.204    28.974 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.109    29.083    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.321    26.321    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X14Y125        FDRE (Setup_fdre_C_D)       -0.078    26.208    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         26.208    
                         arrival time                         -29.083    
  -------------------------------------------------------------------
                         slack                                 -2.876    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 26.321 - 25.000 ) 
    Source Clock Delay      (SCD):    4.770ns = ( 28.770 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.453    28.770    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.204    28.974 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.110    29.084    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.321    26.321    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X14Y125        FDRE (Setup_fdre_C_D)       -0.070    26.216    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         26.216    
                         arrival time                         -29.084    
  -------------------------------------------------------------------
                         slack                                 -2.868    

Slack (VIOLATED) :        -2.868ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (65.045%)  route 0.110ns (34.955%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.321ns = ( 26.321 - 25.000 ) 
    Source Clock Delay      (SCD):    4.770ns = ( 28.770 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.453    28.770    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.204    28.974 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.110    29.084    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.321    26.321    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.321    
                         clock uncertainty           -0.035    26.286    
    SLICE_X14Y125        FDRE (Setup_fdre_C_D)       -0.070    26.216    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.216    
                         arrival time                         -29.084    
  -------------------------------------------------------------------
                         slack                                 -2.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.414ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.100     2.301 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.055     2.356    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.847     0.847    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.059     0.941    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.455ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.805%)  route 0.054ns (37.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.091     2.292 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.054     2.346    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.847     0.847    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.009     0.891    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.091     2.292 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.054     2.346    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.847     0.847    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.007     0.889    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.457ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.091     2.292 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.054     2.346    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.847     0.847    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.006     0.888    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.457    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.630     2.201    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y125        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDCE (Prop_fdce_C_Q)         0.091     2.292 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.053     2.345    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.847     0.847    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y125        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.035     0.882    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.002     0.884    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y128        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.095     2.399    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.851     0.851    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.035     0.886    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.049     0.935    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.633     2.204    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y128        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.093     2.397    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.851     0.851    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y128        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.035     0.886    
    SLICE_X15Y128        FDRE (Hold_fdre_C_D)         0.047     0.933    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.843%)  route 0.053ns (33.157%))
  Logic Levels:           0  
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.632     2.203    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDCE (Prop_fdce_C_Q)         0.107     2.310 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.053     2.363    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.850     0.850    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.035     0.885    
    SLICE_X15Y127        FDRE (Hold_fdre_C_D)         0.011     0.896    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.467ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.631     2.202    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y127        FDCE (Prop_fdce_C_Q)         0.107     2.309 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.364    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X19Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.850     0.850    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.035     0.885    
    SLICE_X19Y127        FDRE (Hold_fdre_C_D)         0.011     0.896    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.318%)  route 0.054ns (33.682%))
  Logic Levels:           0  
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    2.203ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.632     2.203    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y127        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDCE (Prop_fdce_C_Q)         0.107     2.310 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.054     2.365    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.850     0.850    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y127        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.035     0.885    
    SLICE_X15Y127        FDRE (Hold_fdre_C_D)         0.011     0.896    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  1.468    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.393ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.393ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.518ns  (logic 0.204ns (39.374%)  route 0.314ns (60.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.314     0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)       -0.089    32.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.911    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                 32.393    

Slack (MET) :             32.403ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.404%)  route 0.301ns (59.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.301     0.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X61Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y90         FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                 32.403    

Slack (MET) :             32.408ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.531ns  (logic 0.236ns (44.449%)  route 0.295ns (55.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.295     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X58Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y90         FDCE (Setup_fdce_C_D)       -0.061    32.939    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.939    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                 32.408    

Slack (MET) :             32.410ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.414%)  route 0.358ns (61.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.358     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 32.410    

Slack (MET) :             32.427ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.539%)  route 0.276ns (57.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                 32.427    

Slack (MET) :             32.453ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.568ns  (logic 0.259ns (45.611%)  route 0.309ns (54.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y89         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.309     0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X58Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y90         FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                 32.453    

Slack (MET) :             32.488ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.503ns  (logic 0.223ns (44.295%)  route 0.280ns (55.705%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.280     0.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X60Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y91         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 32.488    

Slack (MET) :             32.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.499ns  (logic 0.223ns (44.718%)  route 0.276ns (55.282%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y92         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.276     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y92         FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                 32.492    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_10M_1

Setup :           64  Failing Endpoints,  Worst Slack       -2.119ns,  Total Violation      -74.709ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.131ns,  Total Violation       -0.131ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.294ns  (logic 0.806ns (8.672%)  route 8.488ns (91.328%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192   105.746    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[1]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[1]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.746    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.294ns  (logic 0.806ns (8.672%)  route 8.488ns (91.328%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192   105.746    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[2]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[2]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.746    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.294ns  (logic 0.806ns (8.672%)  route 8.488ns (91.328%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192   105.746    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[3]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[3]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.746    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.119ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.294ns  (logic 0.806ns (8.672%)  route 8.488ns (91.328%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.192   105.746    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y104        FDRE                                         r  irMrsyncTime_reg[4]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y104        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[4]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.746    
  -------------------------------------------------------------------
                         slack                                 -2.119    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.289ns  (logic 0.806ns (8.677%)  route 8.483ns (91.323%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187   105.741    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[5]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[5]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.741    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.289ns  (logic 0.806ns (8.677%)  route 8.483ns (91.323%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187   105.741    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[6]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[6]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.741    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.289ns  (logic 0.806ns (8.677%)  route 8.483ns (91.323%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187   105.741    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[7]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[7]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.741    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -2.114ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.289ns  (logic 0.806ns (8.677%)  route 8.483ns (91.323%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.187   105.741    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X44Y105        FDRE                                         r  irMrsyncTime_reg[8]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X44Y105        FDRE (Setup_fdre_C_R)       -0.304   103.627    irMrsyncTime_reg[8]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.741    
  -------------------------------------------------------------------
                         slack                                 -2.114    

Slack (VIOLATED) :        -2.112ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.287ns  (logic 0.806ns (8.679%)  route 8.481ns (91.321%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.116ns = ( 104.116 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.185   105.739    irMrsyncTime[31]_i_1_n_0
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.322   104.116    CLK_10M_BUFG
    SLICE_X45Y105        FDSE                                         r  irMrsyncTime_reg[0]/C
                         clock pessimism              0.000   104.116    
                         clock uncertainty           -0.185   103.931    
    SLICE_X45Y105        FDSE (Setup_fdse_C_S)       -0.304   103.627    irMrsyncTime_reg[0]
  -------------------------------------------------------------------
                         required time                        103.627    
                         arrival time                        -105.739    
  -------------------------------------------------------------------
                         slack                                 -2.112    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 LOC_REG/x29_Reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irMrsyncTime_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_10M_1 rise@100.000ns - CLK_200M rise@95.000ns)
  Data Path Delay:        9.268ns  (logic 0.806ns (8.697%)  route 8.462ns (91.303%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 104.112 - 100.000 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 96.452 - 95.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     95.000    95.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    95.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.452    96.452    LOC_REG/CLK
    SLICE_X46Y108        FDCE                                         r  LOC_REG/x29_Reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y108        FDCE (Prop_fdce_C_Q)         0.236    96.688 r  LOC_REG/x29_Reg_reg[7]/Q
                         net (fo=2, routed)           5.065   101.753    LOC_REG/TEST_MRSYNC_FRQ_0[23]
    SLICE_X45Y108        LUT6 (Prop_lut6_I0_O)        0.123   101.876 r  LOC_REG/irTestMrsync_i_7/O
                         net (fo=1, routed)           0.000   101.876    LOC_REG/irTestMrsync_i_7_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193   102.069 r  LOC_REG/irTestMrsync_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.069    LOC_REG/irTestMrsync_reg_i_2_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.125   102.194 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.232   102.425    irMrsyncTime0
    SLICE_X45Y110        LUT2 (Prop_lut2_I0_O)        0.129   102.554 r  irMrsyncTime[31]_i_1/O
                         net (fo=32, routed)          3.166   105.720    irMrsyncTime[31]_i_1_n_0
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   100.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.285   101.285    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073   101.358 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.353   102.711    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083   102.794 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.318   104.112    CLK_10M_BUFG
    SLICE_X44Y111        FDRE                                         r  irMrsyncTime_reg[29]/C
                         clock pessimism              0.000   104.112    
                         clock uncertainty           -0.185   103.927    
    SLICE_X44Y111        FDRE (Setup_fdre_C_R)       -0.304   103.623    irMrsyncTime_reg[29]
  -------------------------------------------------------------------
                         required time                        103.623    
                         arrival time                        -105.720    
  -------------------------------------------------------------------
                         slack                                 -2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 LOC_REG/x28_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestMrsync_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.433ns (12.663%)  route 2.986ns (87.337%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.529ns
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.319     1.319    LOC_REG/CLK
    SLICE_X45Y110        FDCE                                         r  LOC_REG/x28_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y110        FDCE (Prop_fdce_C_Q)         0.178     1.497 r  LOC_REG/x28_Reg_reg[3]/Q
                         net (fo=2, routed)           2.986     4.483    LOC_REG/TEST_MRSYNC_FRQ_0[27]
    SLICE_X45Y109        LUT6 (Prop_lut6_I3_O)        0.036     4.519 r  LOC_REG/irTestMrsync_i_4/O
                         net (fo=1, routed)           0.000     4.519    LOC_REG/irTestMrsync_i_4_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.219     4.738 r  LOC_REG/irTestMrsync_reg_i_1/CO[2]
                         net (fo=2, routed)           0.000     4.738    irMrsyncTime0
    SLICE_X45Y109        FDRE                                         r  irTestMrsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.454     4.529    CLK_10M_BUFG
    SLICE_X45Y109        FDRE                                         r  irTestMrsync_reg/C
                         clock pessimism              0.000     4.529    
                         clock uncertainty            0.185     4.714    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.156     4.870    irTestMrsync_reg
  -------------------------------------------------------------------
                         required time                         -4.870    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.869ns (24.135%)  route 2.732ns (75.865%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.261     1.261    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.178     1.439 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.873     2.312    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.209     2.521 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.913     3.434    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.099     3.533 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     3.533    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     3.680 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.680    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.723 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.723    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     3.811 f  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.946     4.757    LOC_REG/CO[0]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.105     4.862 r  LOC_REG/irTestSpill[0]_i_1/O
                         net (fo=1, routed)           0.000     4.862    LOC_REG_n_4
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[0]/C
                         clock pessimism              0.000     4.467    
                         clock uncertainty            0.185     4.652    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.153     4.805    irTestSpill_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.805    
                         arrival time                           4.862    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irTestSpill_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.878ns (24.324%)  route 2.732ns (75.676%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.261     1.261    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.178     1.439 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.873     2.312    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.209     2.521 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.913     3.434    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.099     3.533 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     3.533    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.147     3.680 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.680    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.043     3.723 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.723    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.088     3.811 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.946     4.757    LOC_REG/CO[0]
    SLICE_X59Y108        LUT5 (Prop_lut5_I1_O)        0.114     4.871 r  LOC_REG/irTestSpill[1]_i_1/O
                         net (fo=1, routed)           0.000     4.871    LOC_REG_n_2
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.442     1.442    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.519 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           1.463     2.982    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     3.075 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          1.392     4.467    CLK_10M_BUFG
    SLICE_X59Y108        FDRE                                         r  irTestSpill_reg[1]/C
                         clock pessimism              0.000     4.467    
                         clock uncertainty            0.185     4.652    
    SLICE_X59Y108        FDRE (Hold_fdre_C_D)         0.160     4.812    irTestSpill_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.812    
                         arrival time                           4.871    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.512ns (15.745%)  route 2.740ns (84.255%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.415     3.847    irSpillTime[0]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.373    CLK_10M_BUFG
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[20]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.185     2.558    
    SLICE_X54Y110        FDRE (Hold_fdre_C_R)         0.006     2.564    irSpillTime_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.512ns (15.745%)  route 2.740ns (84.255%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.415     3.847    irSpillTime[0]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.373    CLK_10M_BUFG
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[21]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.185     2.558    
    SLICE_X54Y110        FDRE (Hold_fdre_C_R)         0.006     2.564    irSpillTime_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.512ns (15.745%)  route 2.740ns (84.255%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.415     3.847    irSpillTime[0]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.373    CLK_10M_BUFG
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[22]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.185     2.558    
    SLICE_X54Y110        FDRE (Hold_fdre_C_R)         0.006     2.564    irSpillTime_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.512ns (15.745%)  route 2.740ns (84.255%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.415     3.847    irSpillTime[0]_i_1_n_0
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.812     2.373    CLK_10M_BUFG
    SLICE_X54Y110        FDRE                                         r  irSpillTime_reg[23]/C
                         clock pessimism              0.000     2.373    
                         clock uncertainty            0.185     2.558    
    SLICE_X54Y110        FDRE (Hold_fdre_C_R)         0.006     2.564    irSpillTime_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.847    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.512ns (15.639%)  route 2.762ns (84.361%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.437     3.869    irSpillTime[0]_i_1_n_0
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.374    CLK_10M_BUFG
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[12]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.185     2.559    
    SLICE_X54Y108        FDRE (Hold_fdre_C_R)         0.006     2.565    irSpillTime_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.512ns (15.639%)  route 2.762ns (84.361%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.437     3.869    irSpillTime[0]_i_1_n_0
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.374    CLK_10M_BUFG
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[13]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.185     2.559    
    SLICE_X54Y108        FDRE (Hold_fdre_C_R)         0.006     2.565    irSpillTime_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 LOC_REG/x23_Reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            irSpillTime_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by CLK_10M_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.512ns (15.639%)  route 2.762ns (84.361%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.595     0.595    LOC_REG/CLK
    SLICE_X55Y105        FDCE                                         r  LOC_REG/x23_Reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y105        FDCE (Prop_fdce_C_Q)         0.100     0.695 r  LOC_REG/x23_Reg_reg[5]/Q
                         net (fo=4, routed)           0.544     1.239    LOC_REG/p_0_in0_in[5]
    SLICE_X53Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119     1.358 r  LOC_REG/irTestSpill_reg[1]_i_43/O[2]
                         net (fo=1, routed)           0.599     1.957    irSpillTime1[6]
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.067     2.024 r  irTestSpill[1]_i_25/O
                         net (fo=1, routed)           0.000     2.024    irTestSpill[1]_i_25_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.085     2.109 r  irTestSpill_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.109    irTestSpill_reg[1]_i_12_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.134 r  irTestSpill_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.134    LOC_REG/irTestSpill_reg[1]_0[0]
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.047     2.181 r  LOC_REG/irTestSpill_reg[1]_i_2/CO[2]
                         net (fo=3, routed)           0.182     2.363    irSpillTime0
    SLICE_X56Y109        LUT2 (Prop_lut2_I0_O)        0.069     2.432 r  irSpillTime[0]_i_1/O
                         net (fo=32, routed)          1.437     3.869    irSpillTime[0]_i_1_n_0
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.821     0.821    CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.874 r  PLLE2_DEBUG/CLKOUT1
                         net (fo=2, routed)           0.657     1.531    CLK_10M
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.561 r  CLK_10M_BUFG_inst/O
                         net (fo=67, routed)          0.813     2.374    CLK_10M_BUFG
    SLICE_X54Y108        FDRE                                         r  irSpillTime_reg[14]/C
                         clock pessimism              0.000     2.374    
                         clock uncertainty            0.185     2.559    
    SLICE_X54Y108        FDRE (Hold_fdre_C_R)         0.006     2.565    irSpillTime_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           3.869    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           23  Failing Endpoints,  Worst Slack       -2.586ns,  Total Violation      -55.363ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.586ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.476ns  (logic 0.204ns (2.729%)  route 7.272ns (97.271%))
  Logic Levels:           0  
  Clock Path Skew:        4.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.446ns = ( 21.446 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.291    16.291    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X13Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y166        FDRE (Prop_fdre_C_Q)         0.204    16.495 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           7.272    23.767    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X11Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.160    21.446    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000    21.446    
                         clock uncertainty           -0.154    21.292    
    SLICE_X11Y166        FDRE (Setup_fdre_C_D)       -0.111    21.181    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         21.181    
                         arrival time                         -23.767    
  -------------------------------------------------------------------
                         slack                                 -2.586    

Slack (VIOLATED) :        -2.585ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.476ns  (logic 0.236ns (3.157%)  route 7.240ns (96.843%))
  Logic Levels:           0  
  Clock Path Skew:        4.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 21.449 - 16.000 ) 
    Source Clock Delay      (SCD):    1.293ns = ( 16.293 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.293    16.293    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X10Y164        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.236    16.529 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           7.240    23.769    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.163    21.449    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.154    21.295    
    SLICE_X11Y163        FDRE (Setup_fdre_C_D)       -0.111    21.184    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         21.184    
                         arrival time                         -23.769    
  -------------------------------------------------------------------
                         slack                                 -2.585    

Slack (VIOLATED) :        -2.584ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.469ns  (logic 0.236ns (3.160%)  route 7.233ns (96.840%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 21.449 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.296    16.296    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.236    16.532 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           7.233    23.765    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X11Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.163    21.449    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.154    21.295    
    SLICE_X11Y162        FDRE (Setup_fdre_C_D)       -0.114    21.181    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         21.181    
                         arrival time                         -23.765    
  -------------------------------------------------------------------
                         slack                                 -2.584    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.447ns  (logic 0.236ns (3.169%)  route 7.211ns (96.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 21.444 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.291    16.291    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.236    16.527 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           7.211    23.738    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.158    21.444    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.154    21.290    
    SLICE_X13Y167        FDRE (Setup_fdre_C_D)       -0.114    21.176    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.176    
                         arrival time                         -23.738    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.552ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.540ns  (logic 0.259ns (3.435%)  route 7.281ns (96.565%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 21.448 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.296    16.296    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.259    16.555 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           7.281    23.836    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X9Y162         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.162    21.448    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    21.448    
                         clock uncertainty           -0.154    21.294    
    SLICE_X9Y162         FDRE (Setup_fdre_C_D)       -0.010    21.284    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         21.284    
                         arrival time                         -23.836    
  -------------------------------------------------------------------
                         slack                                 -2.552    

Slack (VIOLATED) :        -2.535ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.453ns  (logic 0.236ns (3.167%)  route 7.217ns (96.833%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 21.444 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.291    16.291    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.236    16.527 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           7.217    23.744    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X12Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.158    21.444    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.154    21.290    
    SLICE_X12Y167        FDRE (Setup_fdre_C_D)       -0.081    21.209    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         21.209    
                         arrival time                         -23.744    
  -------------------------------------------------------------------
                         slack                                 -2.535    

Slack (VIOLATED) :        -2.514ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.442ns  (logic 0.236ns (3.171%)  route 7.206ns (96.829%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.449ns = ( 21.449 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.296    16.296    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.236    16.532 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           7.206    23.738    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X10Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.163    21.449    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    21.449    
                         clock uncertainty           -0.154    21.295    
    SLICE_X10Y163        FDRE (Setup_fdre_C_D)       -0.070    21.225    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         21.225    
                         arrival time                         -23.738    
  -------------------------------------------------------------------
                         slack                                 -2.514    

Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.470ns  (logic 0.259ns (3.467%)  route 7.211ns (96.533%))
  Logic Levels:           0  
  Clock Path Skew:        4.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.448ns = ( 21.448 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.296    16.296    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.259    16.555 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           7.211    23.766    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X9Y162         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.162    21.448    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y162         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    21.448    
                         clock uncertainty           -0.154    21.294    
    SLICE_X9Y162         FDRE (Setup_fdre_C_D)       -0.031    21.263    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         21.263    
                         arrival time                         -23.766    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (VIOLATED) :        -2.497ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.394ns  (logic 0.236ns (3.192%)  route 7.158ns (96.808%))
  Logic Levels:           0  
  Clock Path Skew:        4.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns = ( 21.444 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.291    16.291    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.236    16.527 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           7.158    23.685    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.158    21.444    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000    21.444    
                         clock uncertainty           -0.154    21.290    
    SLICE_X13Y167        FDRE (Setup_fdre_C_D)       -0.102    21.188    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         21.188    
                         arrival time                         -23.685    
  -------------------------------------------------------------------
                         slack                                 -2.497    

Slack (VIOLATED) :        -2.486ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        7.497ns  (logic 0.259ns (3.455%)  route 7.238ns (96.545%))
  Logic Levels:           0  
  Clock Path Skew:        4.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.445ns = ( 21.445 - 16.000 ) 
    Source Clock Delay      (SCD):    1.291ns = ( 16.291 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.291    16.291    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.259    16.550 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           7.238    23.788    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X8Y166         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796    17.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    20.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    20.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.159    21.445    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000    21.445    
                         clock uncertainty           -0.154    21.291    
    SLICE_X8Y166         FDRE (Setup_fdre_C_D)        0.011    21.302    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         21.302    
                         arrival time                         -23.788    
  -------------------------------------------------------------------
                         slack                                 -2.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.650ns  (logic 0.206ns (3.646%)  route 5.444ns (96.354%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.887ns
    Source Clock Delay      (SCD):    1.160ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.160     1.160    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.206     1.366 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.444     6.810    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X8Y166         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.291     5.887    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y166         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000     5.887    
                         clock uncertainty            0.154     6.041    
    SLICE_X8Y166         FDRE (Hold_fdre_C_D)         0.127     6.168    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -6.168    
                         arrival time                           6.810    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.214ns (3.696%)  route 5.576ns (96.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.885ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.157     1.157    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y168        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y168        FDRE (Prop_fdre_C_Q)         0.178     1.335 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           5.576     6.911    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X13Y168        LUT2 (Prop_lut2_I0_O)        0.036     6.947 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     6.947    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X13Y168        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.289     5.885    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y168        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     5.885    
                         clock uncertainty            0.154     6.039    
    SLICE_X13Y168        FDRE (Hold_fdre_C_D)         0.154     6.193    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -6.193    
                         arrival time                           6.947    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.206ns (3.558%)  route 5.583ns (96.442%))
  Logic Levels:           0  
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.889ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.162     1.162    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X10Y164        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.206     1.368 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           5.583     6.951    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X9Y164         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.293     5.889    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y164         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     5.889    
                         clock uncertainty            0.154     6.043    
    SLICE_X9Y164         FDRE (Hold_fdre_C_D)         0.101     6.144    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -6.144    
                         arrival time                           6.951    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.206ns (3.531%)  route 5.628ns (96.469%))
  Logic Levels:           0  
  Clock Path Skew:        4.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.891ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.162     1.162    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.206     1.368 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           5.628     6.996    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.295     5.891    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     5.891    
                         clock uncertainty            0.154     6.045    
    SLICE_X11Y163        FDRE (Hold_fdre_C_D)         0.108     6.153    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -6.153    
                         arrival time                           6.996    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.118ns (3.251%)  route 3.512ns (96.749%))
  Logic Levels:           0  
  Clock Path Skew:        2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.124ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.588     0.588    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.118     0.706 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.512     4.218    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X11Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.788     3.124    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     3.124    
                         clock uncertainty            0.154     3.278    
    SLICE_X11Y162        FDRE (Hold_fdre_C_D)         0.047     3.325    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -3.325    
                         arrival time                           4.218    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.091ns (2.471%)  route 3.592ns (97.529%))
  Logic Levels:           0  
  Clock Path Skew:        2.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.587     0.587    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X11Y164        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y164        FDRE (Prop_fdre_C_Q)         0.091     0.678 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           3.592     4.270    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X9Y164         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.787     3.123    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y164         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000     3.123    
                         clock uncertainty            0.154     3.277    
    SLICE_X9Y164         FDRE (Hold_fdre_C_D)         0.009     3.286    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -3.286    
                         arrival time                           4.270    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.118ns (3.143%)  route 3.637ns (96.857%))
  Logic Levels:           0  
  Clock Path Skew:        2.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.121ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.586     0.586    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X10Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y166        FDRE (Prop_fdre_C_Q)         0.118     0.704 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           3.637     4.341    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y166         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.785     3.121    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y166         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000     3.121    
                         clock uncertainty            0.154     3.275    
    SLICE_X9Y166         FDRE (Hold_fdre_C_D)         0.047     3.322    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -3.322    
                         arrival time                           4.341    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.189ns (3.148%)  route 5.814ns (96.852%))
  Logic Levels:           0  
  Clock Path Skew:        4.728ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.887ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.159     1.159    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.189     1.348 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           5.814     7.162    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X11Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.291     5.887    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     5.887    
                         clock uncertainty            0.154     6.041    
    SLICE_X11Y166        FDRE (Hold_fdre_C_D)         0.040     6.081    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -6.081    
                         arrival time                           7.162    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.107ns (2.830%)  route 3.674ns (97.170%))
  Logic Levels:           0  
  Clock Path Skew:        2.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.588     0.588    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y162        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y162        FDRE (Prop_fdre_C_Q)         0.107     0.695 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           3.674     4.369    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.787     3.123    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y163        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000     3.123    
                         clock uncertainty            0.154     3.277    
    SLICE_X11Y163        FDRE (Hold_fdre_C_D)         0.005     3.282    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -3.282    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 0.107ns (2.825%)  route 3.680ns (97.175%))
  Logic Levels:           0  
  Clock Path Skew:        2.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.586     0.586    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X12Y166        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y166        FDRE (Prop_fdre_C_Q)         0.107     0.693 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_10/Q
                         net (fo=1, routed)           3.680     4.373    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[10]
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.037     1.037    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.090 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.216     2.306    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.336 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         0.783     3.119    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y167        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
                         clock pessimism              0.000     3.119    
                         clock uncertainty            0.154     3.273    
    SLICE_X13Y167        FDRE (Hold_fdre_C_D)         0.004     3.277    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -3.277    
                         arrival time                           4.373    
  -------------------------------------------------------------------
                         slack                                  1.096    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.858ns (23.930%)  route 2.727ns (76.070%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 13.666 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.194 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.247 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.247    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.413 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.413    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X3Y128         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.380    13.666    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y128         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    13.666    
                         clock uncertainty           -0.154    13.512    
    SLICE_X3Y128         FDRE (Setup_fdre_C_D)        0.049    13.561    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.805ns (22.789%)  route 2.727ns (77.211%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 13.665 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.194 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.360 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.360    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.379    13.665    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    13.665    
                         clock uncertainty           -0.154    13.511    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.049    13.560    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.803ns (22.745%)  route 2.727ns (77.255%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 13.666 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.194 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.247 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.247    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X3Y128         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.358 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.358    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X3Y128         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.380    13.666    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y128         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    13.666    
                         clock uncertainty           -0.154    13.512    
    SLICE_X3Y128         FDRE (Setup_fdre_C_D)        0.049    13.561    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         13.561    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.788ns (22.415%)  route 2.727ns (77.585%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 13.665 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.194 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.343 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.343    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.379    13.665    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    13.665    
                         clock uncertainty           -0.154    13.511    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.049    13.560    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.752ns (21.613%)  route 2.727ns (78.387%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 13.664 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.307 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.307    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.378    13.664    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    13.664    
                         clock uncertainty           -0.154    13.510    
    SLICE_X3Y126         FDRE (Setup_fdre_C_D)        0.049    13.559    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                          -8.307    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.750ns (21.567%)  route 2.727ns (78.432%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 13.665 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.194 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.305 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.305    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.379    13.665    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    13.665    
                         clock uncertainty           -0.154    13.511    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.049    13.560    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.750ns (21.567%)  route 2.727ns (78.432%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 13.665 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.194 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.194    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X3Y127         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.305 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.305    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.379    13.665    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    13.665    
                         clock uncertainty           -0.154    13.511    
    SLICE_X3Y127         FDRE (Setup_fdre_C_D)        0.049    13.560    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         13.560    
                         arrival time                          -8.305    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.269ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.735ns (21.228%)  route 2.727ns (78.772%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 13.664 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.290 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.290    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.378    13.664    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    13.664    
                         clock uncertainty           -0.154    13.510    
    SLICE_X3Y126         FDRE (Setup_fdre_C_D)        0.049    13.559    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  5.269    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.426ns  (logic 0.699ns (20.400%)  route 2.727ns (79.600%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 13.663 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.254 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.254    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.377    13.663    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    13.663    
                         clock uncertainty           -0.154    13.509    
    SLICE_X3Y125         FDRE (Setup_fdre_C_D)        0.049    13.558    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.697ns (20.354%)  route 2.727ns (79.646%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.664ns = ( 13.664 - 8.000 ) 
    Source Clock Delay      (SCD):    4.827ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.510     4.827    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.223     5.050 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.720     7.770    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.043     7.813 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     7.813    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     8.080 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.007     8.088    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X3Y125         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.141 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.141    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X3Y126         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.252 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.252    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.796     9.796    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.869 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.334    12.203    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.286 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.378    13.664    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    13.664    
                         clock uncertainty           -0.154    13.510    
    SLICE_X3Y126         FDRE (Setup_fdre_C_D)        0.049    13.559    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                  5.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.301ns (14.855%)  route 1.725ns (85.145%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.379     4.454    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y122         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.178     4.632 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.725     6.357    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y125         LUT3 (Prop_lut3_I2_O)        0.036     6.393 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000     6.393    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.480 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.480    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X3Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.509     6.105    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     6.105    
                         clock uncertainty            0.154     6.259    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.165     6.424    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -6.424    
                         arrival time                           6.480    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.307ns (15.128%)  route 1.722ns (84.872%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.106ns
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.379     4.454    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y122         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.178     4.632 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.722     6.354    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X3Y126         LUT3 (Prop_lut3_I1_O)        0.036     6.390 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     6.390    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.093     6.483 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.483    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.510     6.106    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty            0.154     6.260    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.165     6.425    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.483    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.296ns (14.536%)  route 1.740ns (85.464%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.108ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378     4.453    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.178     4.631 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           1.740     6.372    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y127         LUT3 (Prop_lut3_I2_O)        0.036     6.408 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     6.408    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.490 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.490    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.512     6.108    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     6.108    
                         clock uncertainty            0.154     6.262    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.165     6.427    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.490    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.302ns (14.758%)  route 1.744ns (85.242%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.108ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378     4.453    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.178     4.631 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           1.744     6.376    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X3Y127         LUT3 (Prop_lut3_I1_O)        0.036     6.412 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     6.412    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.500 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.500    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.512     6.108    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     6.108    
                         clock uncertainty            0.154     6.262    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.165     6.427    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.500    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.301ns (14.596%)  route 1.761ns (85.404%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.106ns
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.379     4.454    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y122         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.178     4.632 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           1.761     6.393    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X3Y126         LUT3 (Prop_lut3_I1_O)        0.036     6.429 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<11>/O
                         net (fo=1, routed)           0.000     6.429    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[11]
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.516 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.516    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.510     6.106    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty            0.154     6.260    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.165     6.425    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.516    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.301ns (14.520%)  route 1.772ns (85.480%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.108ns
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.377     4.452    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.178     4.630 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           1.772     6.402    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X3Y127         LUT3 (Prop_lut3_I1_O)        0.036     6.438 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<15>/O
                         net (fo=1, routed)           0.000     6.438    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[15]
    SLICE_X3Y127         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.525 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.525    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.512     6.108    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y127         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     6.108    
                         clock uncertainty            0.154     6.262    
    SLICE_X3Y127         FDRE (Hold_fdre_C_D)         0.165     6.427    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -6.427    
                         arrival time                           6.525    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.296ns (14.295%)  route 1.775ns (85.705%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.377     4.452    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.178     4.630 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           1.775     6.405    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X3Y125         LUT3 (Prop_lut3_I2_O)        0.036     6.441 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     6.441    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X3Y125         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.523 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.523    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X3Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.509     6.105    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y125         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     6.105    
                         clock uncertainty            0.154     6.259    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.165     6.424    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -6.424    
                         arrival time                           6.523    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.301ns (14.505%)  route 1.774ns (85.495%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378     4.453    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.178     4.631 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.774     6.405    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X3Y124         LUT3 (Prop_lut3_I1_O)        0.036     6.441 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     6.441    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.087     6.528 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.528    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X3Y124         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.509     6.105    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y124         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     6.105    
                         clock uncertainty            0.154     6.259    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.165     6.424    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -6.424    
                         arrival time                           6.528    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.302ns (14.540%)  route 1.775ns (85.460%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378     4.453    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.178     4.631 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_2/Q
                         net (fo=2, routed)           1.775     6.406    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[2]
    SLICE_X3Y124         LUT3 (Prop_lut3_I2_O)        0.036     6.442 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     6.442    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X3Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.088     6.530 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.530    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X3Y124         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.509     6.105    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y124         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     6.105    
                         clock uncertainty            0.154     6.259    
    SLICE_X3Y124         FDRE (Hold_fdre_C_D)         0.165     6.424    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -6.424    
                         arrival time                           6.530    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.345ns (16.490%)  route 1.747ns (83.510%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.106ns
    Source Clock Delay      (SCD):    4.453ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.378     4.453    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y123         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.162     4.615 f  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           1.747     6.362    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X3Y126         LUT3 (Prop_lut3_I2_O)        0.101     6.463 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     6.463    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X3Y126         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.082     6.545 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.545    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.959     1.959    nolabel_line150/CLK_200M
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.036 r  nolabel_line150/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           2.467     4.503    nolabel_line150/CLK_125M
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.596 r  nolabel_line150/GMIIBUFG/O
                         net (fo=283, routed)         1.510     6.106    nolabel_line150/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y126         FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     6.106    
                         clock uncertainty            0.154     6.260    
    SLICE_X3Y126         FDRE (Hold_fdre_C_D)         0.165     6.425    nolabel_line150/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -6.425    
                         arrival time                           6.545    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -2.507ns,  Total Violation      -20.123ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.477ns  (logic 0.266ns (4.107%)  route 6.211ns (95.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 20.402 - 16.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 16.461 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.461    16.461    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y131        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y131        FDCE (Prop_fdce_C_Q)         0.223    16.684 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_5/Q
                         net (fo=4, routed)           6.211    22.895    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[29]
    SLICE_X14Y131        LUT6 (Prop_lut6_I4_O)        0.043    22.938 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    22.938    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X14Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.327    20.402    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.402    
                         clock uncertainty           -0.035    20.367    
    SLICE_X14Y131        FDRE (Setup_fdre_C_D)        0.064    20.431    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -22.938    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.500ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.474ns  (logic 0.266ns (4.108%)  route 6.208ns (95.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 20.403 - 16.000 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 16.459 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459    16.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y130        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y130        FDPE (Prop_fdpe_C_Q)         0.223    16.682 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           6.208    22.890    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X16Y132        LUT6 (Prop_lut6_I4_O)        0.043    22.933 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    22.933    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y132        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.328    20.403    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y132        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.403    
                         clock uncertainty           -0.035    20.368    
    SLICE_X16Y132        FDRE (Setup_fdre_C_D)        0.066    20.434    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -22.933    
  -------------------------------------------------------------------
                         slack                                 -2.500    

Slack (VIOLATED) :        -2.456ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.425ns  (logic 0.266ns (4.140%)  route 6.159ns (95.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 20.402 - 16.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 16.461 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.461    16.461    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X17Y132        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDPE (Prop_fdpe_C_Q)         0.223    16.684 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_3/Q
                         net (fo=4, routed)           6.159    22.843    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[19]
    SLICE_X12Y131        LUT6 (Prop_lut6_I3_O)        0.043    22.886 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    22.886    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.327    20.402    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.402    
                         clock uncertainty           -0.035    20.367    
    SLICE_X12Y131        FDRE (Setup_fdre_C_D)        0.064    20.431    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -22.886    
  -------------------------------------------------------------------
                         slack                                 -2.456    

Slack (VIOLATED) :        -2.434ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.405ns  (logic 0.266ns (4.153%)  route 6.139ns (95.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 20.402 - 16.000 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 16.460 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.460    16.460    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X15Y130        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y130        FDCE (Prop_fdce_C_Q)         0.223    16.683 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           6.139    22.822    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X12Y131        LUT6 (Prop_lut6_I5_O)        0.043    22.865 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    22.865    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.327    20.402    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.402    
                         clock uncertainty           -0.035    20.367    
    SLICE_X12Y131        FDRE (Setup_fdre_C_D)        0.065    20.432    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.432    
                         arrival time                         -22.865    
  -------------------------------------------------------------------
                         slack                                 -2.434    

Slack (VIOLATED) :        -2.419ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.300ns  (logic 0.259ns (4.111%)  route 6.041ns (95.889%))
  Logic Levels:           0  
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 20.398 - 16.000 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 16.460 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.460    16.460    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X20Y132        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDCE (Prop_fdce_C_Q)         0.259    16.719 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           6.041    22.760    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X11Y123        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.323    20.398    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y123        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.398    
                         clock uncertainty           -0.035    20.363    
    SLICE_X11Y123        FDRE (Setup_fdre_C_D)       -0.022    20.341    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.341    
                         arrival time                         -22.760    
  -------------------------------------------------------------------
                         slack                                 -2.419    

Slack (VIOLATED) :        -2.399ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.373ns  (logic 0.266ns (4.174%)  route 6.107ns (95.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 20.405 - 16.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 16.461 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.461    16.461    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y132        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDCE (Prop_fdce_C_Q)         0.223    16.684 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           6.107    22.791    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X18Y134        LUT6 (Prop_lut6_I2_O)        0.043    22.834 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.834    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.330    20.405    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X18Y134        FDRE (Setup_fdre_C_D)        0.065    20.435    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.435    
                         arrival time                         -22.834    
  -------------------------------------------------------------------
                         slack                                 -2.399    

Slack (VIOLATED) :        -2.321ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.289ns  (logic 0.302ns (4.802%)  route 5.987ns (95.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 20.405 - 16.000 ) 
    Source Clock Delay      (SCD):    1.466ns = ( 16.466 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.466    16.466    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X18Y136        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y136        FDCE (Prop_fdce_C_Q)         0.259    16.725 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           5.987    22.712    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X18Y134        LUT6 (Prop_lut6_I3_O)        0.043    22.755 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    22.755    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.330    20.405    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X18Y134        FDRE (Setup_fdre_C_D)        0.064    20.434    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.434    
                         arrival time                         -22.755    
  -------------------------------------------------------------------
                         slack                                 -2.321    

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        6.027ns  (logic 0.266ns (4.414%)  route 5.761ns (95.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 20.402 - 16.000 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 16.461 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.461    16.461    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X17Y132        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y132        FDCE (Prop_fdce_C_Q)         0.223    16.684 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           5.761    22.445    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X16Y130        LUT6 (Prop_lut6_I3_O)        0.043    22.488 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    22.488    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X16Y130        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.327    20.402    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y130        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.402    
                         clock uncertainty           -0.035    20.367    
    SLICE_X16Y130        FDRE (Setup_fdre_C_D)        0.064    20.431    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.431    
                         arrival time                         -22.488    
  -------------------------------------------------------------------
                         slack                                 -2.057    

Slack (VIOLATED) :        -1.031ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.001ns  (logic 0.302ns (6.038%)  route 4.699ns (93.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 20.405 - 16.000 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 16.465 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.465    16.465    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y135        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y135        FDCE (Prop_fdce_C_Q)         0.259    16.724 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           4.699    21.423    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X14Y134        LUT6 (Prop_lut6_I5_O)        0.043    21.466 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.466    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X14Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.330    20.405    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.405    
                         clock uncertainty           -0.035    20.370    
    SLICE_X14Y134        FDRE (Setup_fdre_C_D)        0.066    20.436    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.436    
                         arrival time                         -21.466    
  -------------------------------------------------------------------
                         slack                                 -1.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.242ns (6.019%)  route 3.778ns (93.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.449ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.327     1.327    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X16Y131        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDPE (Prop_fdpe_C_Q)         0.206     1.533 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_4/Q
                         net (fo=4, routed)           3.778     5.311    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[4]
    SLICE_X16Y130        LUT6 (Prop_lut6_I2_O)        0.036     5.347 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     5.347    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X16Y130        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.459     4.776    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y130        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     4.776    
                         clock uncertainty            0.035     4.812    
    SLICE_X16Y130        FDRE (Hold_fdre_C_D)         0.188     5.000    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -5.000    
                         arrival time                           5.347    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.291ns (7.116%)  route 3.799ns (92.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.327     1.327    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X16Y131        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDCE (Prop_fdce_C_Q)         0.189     1.516 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_7/Q
                         net (fo=4, routed)           3.799     5.315    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[7]
    SLICE_X16Y132        LUT6 (Prop_lut6_I2_O)        0.102     5.417 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     5.417    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X16Y132        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.461     4.778    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y132        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.814    
    SLICE_X16Y132        FDRE (Hold_fdre_C_D)         0.189     5.003    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -5.003    
                         arrival time                           5.417    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.214ns (5.219%)  route 3.886ns (94.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.330     1.330    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X17Y134        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y134        FDPE (Prop_fdpe_C_Q)         0.178     1.508 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_1/Q
                         net (fo=4, routed)           3.886     5.394    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[9]
    SLICE_X18Y134        LUT6 (Prop_lut6_I5_O)        0.036     5.430 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.430    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.463     4.780    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.780    
                         clock uncertainty            0.035     4.816    
    SLICE_X18Y134        FDRE (Hold_fdre_C_D)         0.189     5.005    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -5.005    
                         arrival time                           5.430    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.242ns (5.873%)  route 3.879ns (94.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.327     1.327    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X16Y131        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDCE (Prop_fdce_C_Q)         0.206     1.533 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           3.879     5.412    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X14Y131        LUT6 (Prop_lut6_I2_O)        0.036     5.448 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.448    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X14Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.461     4.778    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.814    
    SLICE_X14Y131        FDRE (Hold_fdre_C_D)         0.188     5.002    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -5.002    
                         arrival time                           5.448    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.242ns (5.824%)  route 3.914ns (94.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.330     1.330    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X16Y134        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y134        FDCE (Prop_fdce_C_Q)         0.206     1.536 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_2/Q
                         net (fo=4, routed)           3.914     5.450    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[26]
    SLICE_X14Y134        LUT6 (Prop_lut6_I4_O)        0.036     5.486 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.486    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X14Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.464     4.781    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.781    
                         clock uncertainty            0.035     4.817    
    SLICE_X14Y134        FDRE (Hold_fdre_C_D)         0.189     5.006    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -5.006    
                         arrival time                           5.486    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 0.214ns (5.109%)  route 3.975ns (94.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.328     1.328    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X19Y132        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y132        FDCE (Prop_fdce_C_Q)         0.178     1.506 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_0/Q
                         net (fo=4, routed)           3.975     5.481    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[0]
    SLICE_X18Y134        LUT6 (Prop_lut6_I2_O)        0.036     5.517 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     5.517    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.463     4.780    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X18Y134        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     4.780    
                         clock uncertainty            0.035     4.816    
    SLICE_X18Y134        FDRE (Hold_fdre_C_D)         0.188     5.004    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -5.004    
                         arrival time                           5.517    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.289ns (6.807%)  route 3.957ns (93.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.327     1.327    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X16Y131        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDCE (Prop_fdce_C_Q)         0.189     1.516 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           3.957     5.473    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X12Y131        LUT6 (Prop_lut6_I2_O)        0.100     5.573 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     5.573    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         1.461     4.778    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     4.778    
                         clock uncertainty            0.035     4.814    
    SLICE_X12Y131        FDRE (Hold_fdre_C_D)         0.189     5.003    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -5.003    
                         arrival time                           5.573    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.730ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 0.146ns (5.068%)  route 2.735ns (94.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.635     0.635    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X16Y131        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y131        FDCE (Prop_fdce_C_Q)         0.118     0.753 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           2.735     3.488    nolabel_line150/SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X12Y131        LUT6 (Prop_lut6_I2_O)        0.028     3.516 r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     3.516    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.854     2.664    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X12Y131        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.664    
                         clock uncertainty            0.035     2.700    
    SLICE_X12Y131        FDRE (Hold_fdre_C_D)         0.087     2.787    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.787    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.118ns (3.618%)  route 3.143ns (96.382%))
  Logic Levels:           0  
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.635     0.635    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X20Y132        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y132        FDCE (Prop_fdce_C_Q)         0.118     0.753 r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.143     3.896    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X11Y123        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=335, routed)         0.849     2.659    nolabel_line150/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X11Y123        FDRE                                         r  nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.659    
                         clock uncertainty            0.035     2.695    
    SLICE_X11Y123        FDRE (Hold_fdre_C_D)         0.040     2.735    nolabel_line150/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.735    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  1.162    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.307ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.715ns  (logic 0.259ns (36.199%)  route 0.456ns (63.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.456     0.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X58Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X58Y91         FDCE (Setup_fdce_C_D)        0.022     5.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.022    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  4.307    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.669ns  (logic 0.223ns (33.311%)  route 0.446ns (66.689%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.446     0.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X33Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y91         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.669    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.418ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.572ns  (logic 0.223ns (38.963%)  route 0.349ns (61.037%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.572    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y92         FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                  4.418    

Slack (MET) :             4.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.521ns  (logic 0.236ns (45.287%)  route 0.285ns (54.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y91         FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.285     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X58Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X58Y91         FDCE (Setup_fdce_C_D)       -0.058     4.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.942    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  4.421    

Slack (MET) :             4.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.850%)  route 0.272ns (57.150%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X37Y92         FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.272     0.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y92         FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  4.432    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.526ns  (logic 0.223ns (42.414%)  route 0.303ns (57.586%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.303     0.526    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X33Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X33Y92         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.469ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.522ns  (logic 0.223ns (42.701%)  route 0.299ns (57.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X60Y91         FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.299     0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X60Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X60Y92         FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  4.469    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.544ns  (logic 0.259ns (47.578%)  route 0.285ns (52.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y90                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X58Y90         FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.285     0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X58Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X58Y89         FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.544    
  -------------------------------------------------------------------
                         slack                                  4.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.259ns (6.520%)  route 3.714ns (93.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.714     5.432    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X48Y154        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X48Y154        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_4/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X48Y154        FDCE (Recov_fdce_C_CLR)     -0.212     5.916    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_4
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.486ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.259ns (6.523%)  route 3.711ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.711     5.429    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X49Y154        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X49Y154        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X49Y154        FDCE (Recov_fdce_C_CLR)     -0.212     5.916    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_4
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_6/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 0.259ns (6.520%)  route 3.714ns (93.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.714     5.432    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X48Y154        FDPE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X48Y154        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_6/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X48Y154        FDPE (Recov_fdpe_C_PRE)     -0.178     5.950    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX27Data_6
  -------------------------------------------------------------------
                         required time                          5.950    
                         arrival time                          -5.432    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_6/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.259ns (6.523%)  route 3.711ns (93.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.711     5.429    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X49Y154        FDPE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X49Y154        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_6/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X49Y154        FDPE (Recov_fdpe_C_PRE)     -0.178     5.950    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_6
  -------------------------------------------------------------------
                         required time                          5.950    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.259ns (6.794%)  route 3.553ns (93.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 6.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.553     5.271    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y152        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.154     6.154    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X41Y152        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4/C
                         clock pessimism              0.013     6.167    
                         clock uncertainty           -0.035     6.132    
    SLICE_X41Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.920    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_4
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.259ns (6.794%)  route 3.553ns (93.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 6.154 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.553     5.271    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X41Y152        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.154     6.154    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X41Y152        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_6/C
                         clock pessimism              0.013     6.167    
                         clock uncertainty           -0.035     6.132    
    SLICE_X41Y152        FDCE (Recov_fdce_C_CLR)     -0.212     5.920    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2EData_6
  -------------------------------------------------------------------
                         required time                          5.920    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_6/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.259ns (6.833%)  route 3.532ns (93.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.532     5.250    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X46Y152        FDPE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_6/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X46Y152        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_6/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X46Y152        FDPE (Recov_fdpe_C_PRE)     -0.187     5.941    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_6
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.259ns (6.833%)  route 3.532ns (93.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.532     5.250    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X46Y152        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X46Y152        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_4/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X46Y152        FDCE (Recov_fdce_C_CLR)     -0.154     5.974    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_4
  -------------------------------------------------------------------
                         required time                          5.974    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.259ns (7.107%)  route 3.385ns (92.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.385     5.103    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X49Y151        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X49Y151        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_6/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X49Y151        FDCE (Recov_fdce_C_CLR)     -0.212     5.916    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_6
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.813ns  (required time - arrival time)
  Source:                 nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_7/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.259ns (7.107%)  route 3.385ns (92.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 6.150 - 5.000 ) 
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.459     1.459    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X14Y129        FDPE                                         r  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y129        FDPE (Prop_fdpe_C_Q)         0.259     1.718 f  nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.385     5.103    nolabel_line150/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X49Y151        FDCE                                         f  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       1.150     6.150    nolabel_line150/SiTCP/SiTCP/CLK
    SLICE_X49Y151        FDCE                                         r  nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_7/C
                         clock pessimism              0.013     6.163    
                         clock uncertainty           -0.035     6.128    
    SLICE_X49Y151        FDCE (Recov_fdce_C_CLR)     -0.212     5.916    nolabel_line150/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2CData_7
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  0.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDCE (Remov_fdce_C_CLR)     -0.069     0.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.591    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.646     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDPE (Prop_fdpe_C_Q)         0.100     0.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     0.840    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X59Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.885     0.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X59Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.225     0.660    
    SLICE_X59Y91         FDPE (Remov_fdpe_C_PRE)     -0.072     0.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.588    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.791%)  route 0.105ns (51.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.684     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDPE (Prop_fdpe_C_Q)         0.100     0.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.924     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.227     0.697    
    SLICE_X37Y92         FDCE (Remov_fdce_C_CLR)     -0.069     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.791%)  route 0.105ns (51.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.684     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDPE (Prop_fdpe_C_Q)         0.100     0.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.924     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.227     0.697    
    SLICE_X37Y92         FDCE (Remov_fdce_C_CLR)     -0.069     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.791%)  route 0.105ns (51.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.684     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDPE (Prop_fdpe_C_Q)         0.100     0.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.105     0.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X37Y92         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line150/BUFG0/O
                         net (fo=16218, routed)       0.924     0.924    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X37Y92         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.227     0.697    
    SLICE_X37Y92         FDCE (Remov_fdce_C_CLR)     -0.069     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       31.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.468ns (27.849%)  route 1.212ns (72.151%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.553    37.461    
                         clock uncertainty           -0.035    37.426    
    SLICE_X54Y96         FDCE (Recov_fdce_C_CLR)     -0.154    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.468ns (27.849%)  route 1.212ns (72.151%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.553    37.461    
                         clock uncertainty           -0.035    37.426    
    SLICE_X54Y96         FDCE (Recov_fdce_C_CLR)     -0.154    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.468ns (27.849%)  route 1.212ns (72.151%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.553    37.461    
                         clock uncertainty           -0.035    37.426    
    SLICE_X54Y96         FDCE (Recov_fdce_C_CLR)     -0.154    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.468ns (27.849%)  route 1.212ns (72.151%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 36.908 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.419     6.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.431    36.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.553    37.461    
                         clock uncertainty           -0.035    37.426    
    SLICE_X54Y96         FDCE (Recov_fdce_C_CLR)     -0.154    37.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.272    
                         arrival time                          -6.167    
  -------------------------------------------------------------------
                         slack                                 31.105    

Slack (MET) :             31.126ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.468ns (29.565%)  route 1.115ns (70.435%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 36.909 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.321     6.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.533    37.442    
                         clock uncertainty           -0.035    37.407    
    SLICE_X53Y97         FDCE (Recov_fdce_C_CLR)     -0.212    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 31.126    

Slack (MET) :             31.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.468ns (29.777%)  route 1.104ns (70.223%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 36.909 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.533    37.442    
                         clock uncertainty           -0.035    37.407    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.212    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 31.137    

Slack (MET) :             31.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.468ns (29.777%)  route 1.104ns (70.223%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 36.909 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.533    37.442    
                         clock uncertainty           -0.035    37.407    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.212    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 31.137    

Slack (MET) :             31.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.468ns (29.777%)  route 1.104ns (70.223%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 36.909 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.533    37.442    
                         clock uncertainty           -0.035    37.407    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.212    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 31.137    

Slack (MET) :             31.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.468ns (29.777%)  route 1.104ns (70.223%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 36.909 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.533    37.442    
                         clock uncertainty           -0.035    37.407    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.212    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 31.137    

Slack (MET) :             31.137ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.572ns  (logic 0.468ns (29.777%)  route 1.104ns (70.223%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 36.909 - 33.000 ) 
    Source Clock Delay      (SCD):    4.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.827     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.566     4.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y97         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y97         FDRE (Prop_fdre_C_Q)         0.204     4.690 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.681     5.371    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X54Y96         LUT4 (Prop_lut4_I0_O)        0.130     5.501 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.113     5.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y96         LUT1 (Prop_lut1_I0_O)        0.134     5.748 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.310     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y96         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.394    35.394    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.477 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.432    36.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y96         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.533    37.442    
                         clock uncertainty           -0.035    37.407    
    SLICE_X53Y96         FDCE (Recov_fdce_C_CLR)     -0.212    37.195    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.195    
                         arrival time                          -6.058    
  -------------------------------------------------------------------
                         slack                                 31.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.312 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.491     2.226    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.069     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.312 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.491     2.226    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.069     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.312 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.491     2.226    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.069     2.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.272%)  route 0.103ns (50.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.717ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.686     2.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X32Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDPE (Prop_fdpe_C_Q)         0.100     2.312 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.103     2.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X32Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X32Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.491     2.226    
    SLICE_X32Y91         FDPE (Remov_fdpe_C_PRE)     -0.072     2.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.101%)  route 0.112ns (52.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.100     2.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X61Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.884     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.490     2.185    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.069     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.101%)  route 0.112ns (52.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.100     2.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X61Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.884     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.490     2.185    
    SLICE_X61Y89         FDCE (Remov_fdce_C_CLR)     -0.069     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.640%)  route 0.114ns (53.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.100     2.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.114     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.884     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.490     2.185    
    SLICE_X60Y89         FDCE (Remov_fdce_C_CLR)     -0.069     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.116    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.101%)  route 0.112ns (52.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.100     2.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X61Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.884     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.490     2.185    
    SLICE_X61Y89         FDPE (Remov_fdpe_C_PRE)     -0.072     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.101%)  route 0.112ns (52.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.100     2.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.112     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X61Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.884     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X61Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.490     2.185    
    SLICE_X61Y89         FDPE (Remov_fdpe_C_PRE)     -0.072     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.640%)  route 0.114ns (53.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.500     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X61Y88         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDPE (Prop_fdpe_C_Q)         0.100     2.271 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.114     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X60Y89         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.761     1.761    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.884     2.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X60Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.490     2.185    
    SLICE_X60Y89         FDPE (Remov_fdpe_C_PRE)     -0.072     2.113    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.272    





