###############################################################
#  Generated by:      Cadence Innovus 21.16-s078_1
#  OS:                Linux x86_64(Host ID cadpc24)
#  Generated on:      Thu Apr 11 01:46:15 2024
#  Design:            ibex_top
#  Command:           report_timing -check_type hold -nworst 10 > "$design_name.hold.rpt"
###############################################################
Path 1: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[127]                                                   
(v) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/
instr_addr_q_reg_31_/Q (v) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.892
  Slack Time                   -0.802
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |    Cell    | Delay | Arrival | Required | 
     |                                                    |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+------------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^                |            |       |  -1.379 |   -0.577 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_31_             |                     |            |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^ -> Q v         | SDFFHQX2TS | 0.485 |  -0.894 |   -0.092 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_31_             |                     |            |       |         |          | 
     |                                                    | crash_dump_o[127] v |            | 0.002 |  -0.892 |   -0.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[127]                                                   
(^) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/
instr_addr_q_reg_31_/Q (^) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.848
  Slack Time                   -0.758
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |    Cell    | Delay | Arrival | Required | 
     |                                                    |                     |            |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+------------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^                |            |       |  -1.379 |   -0.621 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_31_             |                     |            |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^ -> Q ^         | SDFFHQX2TS | 0.529 |  -0.850 |   -0.092 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_31_             |                     |            |       |         |          | 
     |                                                    | crash_dump_o[127] ^ |            | 0.002 |  -0.848 |   -0.090 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[154]                        (^) checked with  leading 
edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/pc_id_o_reg_26_/Q (^) triggered by  leading 
edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.654
  Slack Time                   -0.564
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                        |                     |           |       |  Time   |   Time   | 
     |----------------------------------------+---------------------+-----------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/pc_id_o_reg_26_ | CK ^                |           |       |  -1.379 |   -0.815 | 
     | u_ibex_core/if_stage_i/pc_id_o_reg_26_ | CK ^ -> Q ^         | SDFFQX2TS | 0.724 |  -0.655 |   -0.091 | 
     |                                        | crash_dump_o[154] ^ |           | 0.001 |  -0.654 |   -0.090 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Early External Delay Assertion 
Endpoint:   instr_addr_o[4]                                                     
(v) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/stored_
addr_q_reg_4_/QN (^) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.634
  Slack Time                   -0.544
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc        |    Cell    | Delay | Arrival | Required | 
     |                                                    |                   |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------+------------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^              |            |       |  -1.379 |   -0.834 | 
     | h_buffer_i/stored_addr_q_reg_4_                    |                   |            |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^ -> QN ^      | SDFFXLTS   | 0.539 |  -0.840 |   -0.295 | 
     | h_buffer_i/stored_addr_q_reg_4_                    |                   |            |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | C1 ^ -> Y v       | OAI222X1TS | 0.205 |  -0.635 |   -0.090 | 
     | h_buffer_i/U252                                    |                   |            |       |         |          | 
     |                                                    | instr_addr_o[4] v |            | 0.000 |  -0.634 |   -0.090 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[31]                                         (^) 
checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg_31_/Q (^) 
triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.632
  Slack Time                   -0.542
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+-----------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg | CK ^               |           |       |  -1.379 |   -0.837 | 
     | _31_                                               |                    |           |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg | CK ^ -> Q ^        | SDFFRX2TS | 0.747 |  -0.632 |   -0.090 | 
     | _31_                                               |                    |           |       |         |          | 
     |                                                    | crash_dump_o[31] ^ |           | 0.000 |  -0.632 |   -0.090 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[14]                                         (^) 
checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg_14_/Q (^) 
triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.626
  Slack Time                   -0.536
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------------+-----------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg | CK ^               |           |       |  -1.379 |   -0.843 | 
     | _14_                                               |                    |           |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg | CK ^ -> Q ^        | SDFFRX2TS | 0.751 |  -0.628 |   -0.091 | 
     | _14_                                               |                    |           |       |         |          | 
     |                                                    | crash_dump_o[14] ^ |           | 0.002 |  -0.626 |   -0.090 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[8]                                         (^) checked 
with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg_8_/Q (^) 
triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.623
  Slack Time                   -0.533
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |        Arc        |   Cell    | Delay | Arrival | Required | 
     |                                                    |                   |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------+-----------+-------+---------+----------| 
     | u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg | CK ^              |           |       |  -1.379 |   -0.845 | 
     | _8_                                                |                   |           |       |         |          | 
     | u_ibex_core/cs_registers_i/u_mtval_csr/rdata_q_reg | CK ^ -> Q ^       | SDFFRX2TS | 0.754 |  -0.625 |   -0.091 | 
     | _8_                                                |                   |           |       |         |          | 
     |                                                    | crash_dump_o[8] ^ |           | 0.002 |  -0.623 |   -0.090 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[117]                                                   
(^) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/
instr_addr_q_reg_21_/Q (^) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.623
  Slack Time                   -0.533
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^                |           |       |  -1.379 |   -0.846 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_21_             |                     |           |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^ -> Q ^         | SDFFQX2TS | 0.755 |  -0.624 |   -0.091 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_21_             |                     |           |       |         |          | 
     |                                                    | crash_dump_o[117] ^ |           | 0.001 |  -0.623 |   -0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[125]                                                   
(^) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/
instr_addr_q_reg_29_/Q (^) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.623
  Slack Time                   -0.533
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^                |           |       |  -1.379 |   -0.846 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_29_             |                     |           |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^ -> Q ^         | SDFFQX2TS | 0.754 |  -0.625 |   -0.093 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_29_             |                     |           |       |         |          | 
     |                                                    | crash_dump_o[125] ^ |           | 0.003 |  -0.623 |   -0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Early External Delay Assertion 
Endpoint:   crash_dump_o[111]                                                   
(^) checked with  leading edge of 'clk_i'
Beginpoint: u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetch_buffer_i/fifo_i/
instr_addr_q_reg_15_/Q (^) triggered by  leading edge of 'clk_i'
Path Groups: {clk_i}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
+ Uncertainty                   0.010
= Required Time                -0.090
  Arrival Time                 -0.622
  Slack Time                   -0.532
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) -1.379
     = Beginpoint Arrival Time       -1.379
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |         Arc         |   Cell    | Delay | Arrival | Required | 
     |                                                    |                     |           |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------------+-----------+-------+---------+----------| 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^                |           |       |  -1.379 |   -0.847 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_15_             |                     |           |       |         |          | 
     | u_ibex_core/if_stage_i/gen_prefetch_buffer_prefetc | CK ^ -> Q ^         | SDFFQX2TS | 0.754 |  -0.625 |   -0.093 | 
     | h_buffer_i/fifo_i/instr_addr_q_reg_15_             |                     |           |       |         |          | 
     |                                                    | crash_dump_o[111] ^ |           | 0.003 |  -0.622 |   -0.090 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

