
---------- Begin Simulation Statistics ----------
final_tick                               493128782500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98623                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    98951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6219.77                       # Real time elapsed on the host
host_tick_rate                               79284102                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613410731                       # Number of instructions simulated
sim_ops                                     615449508                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.493129                       # Number of seconds simulated
sim_ticks                                493128782500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.877880                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78853261                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90763335                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8956306                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121937667                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11671358                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11761265                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           89907                       # Number of indirect misses.
system.cpu0.branchPred.lookups              158028114                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1052310                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509385                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5822094                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138971690                       # Number of branches committed
system.cpu0.commit.bw_lim_events             17632114                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532327                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63978441                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561799332                       # Number of instructions committed
system.cpu0.commit.committedOps             562309993                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    894408350                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.628695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.430018                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    631700498     70.63%     70.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155544801     17.39%     88.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     35494987      3.97%     91.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34648003      3.87%     95.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11683499      1.31%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4428978      0.50%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1032879      0.12%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2242591      0.25%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     17632114      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    894408350                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672066                       # Number of function calls committed.
system.cpu0.commit.int_insts                543444849                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759482                       # Number of loads committed
system.cpu0.commit.membars                    1019942                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019948      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311051308     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268859     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69814899     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562309993                       # Class of committed instruction
system.cpu0.commit.refs                     245083786                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561799332                       # Number of Instructions Simulated
system.cpu0.committedOps                    562309993                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.733148                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.733148                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            107553818                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3138791                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76696148                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             639720733                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               349729886                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                440532467                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5827234                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9692032                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2780408                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  158028114                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104502932                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    555633933                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2935049                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     662956349                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          100                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17922922                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.162300                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         341828166                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90524619                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.680876                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         906423813                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.732930                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.945703                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               443256229     48.90%     48.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               341883869     37.72%     86.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                63033048      6.95%     93.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                43865164      4.84%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10713132      1.18%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2129195      0.23%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  522008      0.06%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     468      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020700      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           906423813                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       67257831                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5936056                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147335090                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.631053                       # Inst execution rate
system.cpu0.iew.exec_refs                   276275111                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  77754689                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               83553350                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            200335428                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1017105                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2704555                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            79837230                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          626272530                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            198520422                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3825798                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            614444385                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                553972                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2290734                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5827234                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3460314                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       136652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9682033                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32439                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5707                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3538603                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     25575946                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9512926                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5707                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       829254                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5106802                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                273672082                       # num instructions consuming a value
system.cpu0.iew.wb_count                    607424098                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.834951                       # average fanout of values written-back
system.cpu0.iew.wb_producers                228502702                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.623843                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     607529578                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               747917931                       # number of integer regfile reads
system.cpu0.int_regfile_writes              388102978                       # number of integer regfile writes
system.cpu0.ipc                              0.576985                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.576985                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020965      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            334080904     54.03%     54.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213148      0.68%     54.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018064      0.16%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           200299348     32.40%     87.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           77637703     12.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             618270183                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     878154                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001420                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169699     19.32%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    13      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                607236     69.15%     88.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               101202     11.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             618127317                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2143918262                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    607424047                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        690239872                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 623226315                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                618270183                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3046215                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63962534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            76035                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1513888                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     19263340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    906423813                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.682098                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871773                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          476896467     52.61%     52.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          287283584     31.69%     84.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          104062865     11.48%     95.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           31443410      3.47%     99.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5871364      0.65%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             383762      0.04%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             324063      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              84389      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              73909      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      906423813                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.634982                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10018545                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1911520                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           200335428                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           79837230                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1029                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                       973681644                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12575944                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               90044377                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357822575                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3674754                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               355955921                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4752770                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6347                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            774640294                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             635641556                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          407847276                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                436531035                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9682744                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5827234                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17964180                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50024697                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       774640250                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        101066                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3133                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8142863                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3118                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1503051813                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1264599663                       # The number of ROB writes
system.cpu0.timesIdled                       11179534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  996                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.702778                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3161390                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4289377                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           560546                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5622883                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            138035                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         182679                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44644                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6294346                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8869                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509171                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           372767                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419897                       # Number of branches committed
system.cpu1.commit.bw_lim_events               510058                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4363040                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245735                       # Number of instructions committed
system.cpu1.commit.committedOps              19755111                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115303699                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171331                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817565                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107023677     92.82%     92.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4150915      3.60%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1419243      1.23%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1274603      1.11%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323767      0.28%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114685      0.10%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       414313      0.36%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72438      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       510058      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115303699                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227515                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554490                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320488                       # Number of loads committed
system.cpu1.commit.membars                    1018427                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018427      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647124     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829659     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259763      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755111                       # Class of committed instruction
system.cpu1.commit.refs                       7089434                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245735                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755111                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.068704                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.068704                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99721898                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               192666                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2929577                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25680857                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4439292                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10513240                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                373225                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               334505                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1045357                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6294346                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4104921                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110855454                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                80487                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      27858064                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1122008                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053891                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4676543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3299425                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.238518                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116093012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.246312                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.705019                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98644805     84.97%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10621088      9.15%     94.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4097932      3.53%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1854371      1.60%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461697      0.40%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  110833      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  302097      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     178      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116093012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         703661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              392513                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4987354                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187198                       # Inst execution rate
system.cpu1.iew.exec_refs                     7765988                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1854343                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85964667                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6574230                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            598014                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           458171                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2110439                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           24112838                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5911645                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           290025                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21864067                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                349031                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               879641                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                373225                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1811614                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20373                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146451                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6682                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          490                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1304                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1253742                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       341493                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           490                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       141131                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        251382                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12379993                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21578903                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842617                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10431598                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184756                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21587787                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27357240                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14364600                       # number of integer regfile writes
system.cpu1.ipc                              0.164780                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164780                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018626      4.60%      4.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13283341     59.96%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6490710     29.30%     93.86% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1361270      6.14%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22154092                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     601906                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027169                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 122039     20.28%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                425095     70.62%     90.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                54768      9.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21737356                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161038465                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21578891                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28470846                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22301354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22154092                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1811484                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4357726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35391                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        283273                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2628049                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116093012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190831                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641650                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102385194     88.19%     88.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8982474      7.74%     95.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2727139      2.35%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             915285      0.79%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             739055      0.64%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             131037      0.11%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             156303      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              29938      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26587      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116093012                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189681                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3929851                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          486271                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6574230                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2110439                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    199                       # number of misc regfile reads
system.cpu1.numCycles                       116796673                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   869442418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90686941                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166716                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2784933                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5072089                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                691308                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4573                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31390378                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              25115033                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16766308                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10518545                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5650589                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                373225                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9417736                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3599592                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31390366                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24476                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               860                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6288566                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           859                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   138910843                       # The number of ROB reads
system.cpu1.rob.rob_writes                   49026667                       # The number of ROB writes
system.cpu1.timesIdled                          12847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            79.924342                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2271027                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             2841471                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           255244                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4012941                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98956                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         102057                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3101                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4417862                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2582                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509203                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           170348                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647288                       # Number of branches committed
system.cpu2.commit.bw_lim_events               419921                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528293                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1781899                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505325                       # Number of instructions committed
system.cpu2.commit.committedOps              17014738                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112572373                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.151145                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777453                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105587092     93.79%     93.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3479221      3.09%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1154811      1.03%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1077889      0.96%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       229661      0.20%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        89551      0.08%     99.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       473128      0.42%     99.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        61099      0.05%     99.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       419921      0.37%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112572373                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174078                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893071                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697192                       # Number of loads committed
system.cpu2.commit.membars                    1018464                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018464      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796754     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206395     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        992987      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17014738                       # Class of committed instruction
system.cpu2.commit.refs                       6199394                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505325                       # Number of Instructions Simulated
system.cpu2.committedOps                     17014738                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.856190                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.856190                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            102497293                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                87553                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2162414                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              19451272                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2874688                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  6198087                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                170673                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               225345                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1172945                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    4417862                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3107591                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109354289                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                47022                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      19802262                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 511138                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.039040                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3303827                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2369983                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.174988                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         112913686                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.179897                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.598011                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100314059     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 7722326      6.84%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2931145      2.60%     98.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1365675      1.21%     99.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  383270      0.34%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   85535      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  111490      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     175      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           112913686                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         249953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              185537                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3928305                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.161730                       # Inst execution rate
system.cpu2.iew.exec_refs                     6658781                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1527074                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               88071518                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5127659                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            510073                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           178423                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1558971                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           18792790                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5131707                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           151777                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18301917                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                423302                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               876521                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                170673                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1919204                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17771                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          103778                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4158                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          173                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          529                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       430467                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        56769                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           173                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        48715                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        136822                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10794422                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18118864                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.846838                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9141124                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160112                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18124064                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                22583428                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12260676                       # number of integer regfile writes
system.cpu2.ipc                              0.145854                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145854                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018681      5.52%      5.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             10733978     58.17%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     63.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5677322     30.77%     94.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023571      5.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18453694                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     582370                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031558                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 117381     20.16%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                412684     70.86%     91.02% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                52301      8.98%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18017367                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         150444939                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18118852                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         20570951                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  17264126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18453694                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1528664                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1778051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41523                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           371                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       755299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    112913686                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.163432                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.603367                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          101559903     89.94%     89.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7534191      6.67%     96.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2091125      1.85%     98.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             736003      0.65%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             689349      0.61%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             112990      0.10%     99.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             144424      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              25254      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              20447      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      112913686                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163071                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3194722                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          354909                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5127659                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1558971                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    217                       # number of misc regfile reads
system.cpu2.numCycles                       113163639                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   873075618                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93312858                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442062                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3362028                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3313718                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                751191                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2268                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             23794583                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              19218465                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13018617                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  6585976                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5221403                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                170673                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9502714                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1576555                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        23794571                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         27747                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               831                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  7069102                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           830                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   130948075                       # The number of ROB reads
system.cpu2.rob.rob_writes                   37934855                       # The number of ROB writes
system.cpu2.timesIdled                           4696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            86.425080                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3475754                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             4021696                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           887828                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5717357                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            118243                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         203897                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           85654                       # Number of indirect misses.
system.cpu3.branchPred.lookups                6550035                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1266                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509150                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           472232                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470570                       # Number of branches committed
system.cpu3.commit.bw_lim_events               369487                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528145                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       10034109                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15860339                       # Number of instructions committed
system.cpu3.commit.committedOps              16369666                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106259843                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.154053                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776408                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     99433431     93.58%     93.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3402634      3.20%     96.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1185826      1.12%     97.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1041739      0.98%     98.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       215695      0.20%     99.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        75157      0.07%     99.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       475416      0.45%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60458      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       369487      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106259843                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151200                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15254547                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568650                       # Number of loads committed
system.cpu3.commit.membars                    1018363                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018363      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9353632     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077800     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919733      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16369666                       # Class of committed instruction
system.cpu3.commit.refs                       5997545                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15860339                       # Number of Instructions Simulated
system.cpu3.committedOps                     16369666                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.810308                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.810308                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             90063730                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               416481                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2982756                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              28774296                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5110554                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 11040020                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                472533                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               486536                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1186302                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    6550035                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5178521                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    101354168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                86863                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      32416794                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1776258                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.060641                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           5630828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3593997                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.300117                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107873139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.312739                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.818890                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                88220853     81.78%     81.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                11668653     10.82%     92.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 4598592      4.26%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1931369      1.79%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  606781      0.56%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  432685      0.40%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  413990      0.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     207      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107873139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         140657                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              485352                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4494945                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.176422                       # Inst execution rate
system.cpu3.iew.exec_refs                     6414335                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1441956                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76085515                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              7329530                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            987928                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           394020                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2416533                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           26399873                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4972379                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           302969                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             19056000                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                497442                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               967405                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                472533                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2068553                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15717                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           94854                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2201                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          114                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          128                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2760880                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       987638                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           114                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43467                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        441885                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 11300399                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18902545                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.817194                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9234622                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.175001                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18907433                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                23655748                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12554876                       # number of integer regfile writes
system.cpu3.ipc                              0.146836                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146836                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018585      5.26%      5.26% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11890052     61.42%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  44      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5513719     28.48%     95.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936473      4.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              19358969                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     575472                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.029726                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122744     21.33%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                406208     70.59%     91.92% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                46516      8.08%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18915840                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         147231328                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18902533                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         36430155                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  23437772                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 19358969                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            2962101                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       10030206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64807                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1433956                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7522586                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107873139                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.179461                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.620147                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           95567174     88.59%     88.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8575618      7.95%     96.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            1936671      1.80%     98.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             818684      0.76%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             674771      0.63%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             113463      0.11%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140999      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24508      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21251      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107873139                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.179227                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          5537754                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          845601                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             7329530                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2416533                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                       108013796                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   878225673                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               80751345                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11036626                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2855928                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 5961847                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                790524                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1122                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             34088990                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              28030432                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           18983250                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10971161                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               5783457                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                472533                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              9685454                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7946624                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        34088978                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         30799                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               934                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6144043                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           933                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   132292740                       # The number of ROB reads
system.cpu3.rob.rob_writes                   54421511                       # The number of ROB writes
system.cpu3.timesIdled                           2343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2358798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4671118                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       308397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        53821                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26039849                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2039052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     52203040                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2092873                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             848376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1578702                       # Transaction distribution
system.membus.trans_dist::CleanEvict           733507                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              927                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            566                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1508944                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1508911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        848376                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7028403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7028403                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    251903296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               251903296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1390                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2358907                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2358907    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2358907                       # Request fanout histogram
system.membus.respLayer1.occupancy        12654668250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11655556756                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                277                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3138114535.971223                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   19553814657.469372                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.84%     97.84% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.72%     98.56% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.72%     99.28% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      0.72%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 199433072000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            139                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    56930862000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 436197920500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3101627                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3101627                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3101627                       # number of overall hits
system.cpu2.icache.overall_hits::total        3101627                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5964                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5964                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5964                       # number of overall misses
system.cpu2.icache.overall_misses::total         5964                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    242784500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    242784500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    242784500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    242784500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3107591                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3107591                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3107591                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3107591                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001919                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001919                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001919                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001919                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40708.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40708.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40708.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40708.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          449                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    74.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5307                       # number of writebacks
system.cpu2.icache.writebacks::total             5307                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          625                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          625                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          625                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          625                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5339                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5339                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5339                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    218990000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    218990000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    218990000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    218990000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001718                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001718                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001718                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001718                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 41017.044390                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 41017.044390                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 41017.044390                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 41017.044390                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5307                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3101627                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3101627                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5964                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5964                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    242784500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    242784500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3107591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3107591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001919                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001919                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40708.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40708.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          625                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          625                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5339                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    218990000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    218990000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001718                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 41017.044390                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 41017.044390                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.977188                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3020122                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5307                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           569.082721                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        349126000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.977188                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999287                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999287                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          6220521                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         6220521                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4600265                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4600265                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4600265                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4600265                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1336086                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1336086                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1336086                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1336086                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170200490132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170200490132                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170200490132                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170200490132                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5936351                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5936351                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5936351                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5936351                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.225069                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.225069                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.225069                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.225069                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 127387.376361                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 127387.376361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 127387.376361                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 127387.376361                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1432579                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        77505                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18026                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1144                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.472928                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    67.749126                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531760                       # number of writebacks
system.cpu2.dcache.writebacks::total           531760                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1009884                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1009884                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1009884                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1009884                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326202                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326202                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326202                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  37964079284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37964079284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  37964079284                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37964079284                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054950                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054950                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054950                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054950                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116382.116860                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116382.116860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116382.116860                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116382.116860                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531760                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4145838                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4145838                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       797923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       797923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  81075044000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  81075044000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4943761                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4943761                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.161400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.161400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 101607.603741                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101607.603741                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       642378                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       642378                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155545                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16887266000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16887266000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031463                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031463                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108568.362853                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108568.362853                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       454427                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        454427                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       538163                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       538163                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  89125446132                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  89125446132                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.542181                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.542181                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 165610.504869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 165610.504869                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       367506                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       367506                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170657                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170657                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21076813284                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21076813284                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171931                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171931                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123503.948177                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123503.948177                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          296                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          268                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          268                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5024000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5024000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.475177                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.475177                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18746.268657                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18746.268657                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          177                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          177                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           91                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       579000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.161348                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.161348                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6362.637363                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6362.637363                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          199                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          144                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       770500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       770500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          343                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.419825                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.419825                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  5350.694444                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5350.694444                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          138                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       651500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       651500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.402332                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.402332                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4721.014493                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4721.014493                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       315500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       315500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       296500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       296500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284946                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284946                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224257                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224257                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20880555000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20880555000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509203                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509203                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440408                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440408                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93109.936368                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93109.936368                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224257                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224257                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20656298000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20656298000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440408                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440408                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92109.936368                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92109.936368                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.532372                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5434214                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550293                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.875128                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        349137500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.532372                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.891637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.891637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13443243                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13443243                       # Number of data accesses
system.cpu3.numPwrStateTransitions                229                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3815358434.782609                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   21454282242.166798                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          112     97.39%     97.39% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.87%     98.26% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.87%     99.13% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.87%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 199432968000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            115                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54362562500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 438766220000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5175342                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5175342                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5175342                       # number of overall hits
system.cpu3.icache.overall_hits::total        5175342                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3179                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3179                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3179                       # number of overall misses
system.cpu3.icache.overall_misses::total         3179                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    151491500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    151491500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    151491500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    151491500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5178521                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5178521                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5178521                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5178521                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000614                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000614                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000614                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000614                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 47653.821957                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47653.821957                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 47653.821957                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47653.821957                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2861                       # number of writebacks
system.cpu3.icache.writebacks::total             2861                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          286                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          286                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2893                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2893                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2893                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2893                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    135903500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    135903500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    135903500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    135903500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000559                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000559                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000559                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000559                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 46976.667819                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46976.667819                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 46976.667819                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46976.667819                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2861                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5175342                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5175342                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3179                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3179                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    151491500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    151491500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5178521                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5178521                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000614                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 47653.821957                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47653.821957                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          286                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2893                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2893                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    135903500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    135903500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000559                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000559                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 46976.667819                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46976.667819                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.976833                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            5120265                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2861                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1789.676686                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        355736000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.976833                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999276                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999276                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         10359935                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        10359935                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4441412                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4441412                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4441412                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4441412                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1284434                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1284434                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1284434                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1284434                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 175542322015                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 175542322015                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 175542322015                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 175542322015                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5725846                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5725846                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5725846                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5725846                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.224322                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.224322                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.224322                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.224322                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 136669.009085                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136669.009085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 136669.009085                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136669.009085                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1399638                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        84461                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16070                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1048                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.096329                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    80.592557                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496354                       # number of writebacks
system.cpu3.dcache.writebacks::total           496354                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       978622                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       978622                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       978622                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       978622                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305812                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305812                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305812                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305812                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  36634940886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  36634940886                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  36634940886                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  36634940886                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053409                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053409                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053409                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053409                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 119795.628968                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 119795.628968                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 119795.628968                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 119795.628968                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496354                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4029874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4029874                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       776637                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       776637                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  81642222500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  81642222500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4806511                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4806511                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.161580                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.161580                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105122.756835                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105122.756835                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       626519                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       626519                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150118                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150118                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16964780500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16964780500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031232                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031232                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 113009.635753                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 113009.635753                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       411538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        411538                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       507797                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       507797                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  93900099515                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  93900099515                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919335                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.552353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.552353                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 184916.609423                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 184916.609423                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       352103                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       352103                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155694                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155694                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19670160386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19670160386                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169355                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169355                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 126338.589708                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 126338.589708                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          322                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          226                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4323000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4323000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          548                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.412409                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.412409                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 19128.318584                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19128.318584                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          153                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           73                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.133212                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.133212                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  7095.890411                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7095.890411                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          200                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1074500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1074500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.457995                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.457995                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6357.988166                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6357.988166                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       926500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       926500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.441734                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.441734                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5684.049080                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5684.049080                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       224000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       224000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       209000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       209000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305686                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305686                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203464                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203464                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19109927000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19109927000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509150                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399615                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399615                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93922.890536                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93922.890536                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203464                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203464                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18906463000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18906463000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399615                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399615                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92922.890536                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92922.890536                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           28.203209                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5255347                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509071                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.323407                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        355747500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    28.203209                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.881350                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.881350                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12980923                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12980923                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    698664055.555556                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   912841913.698692                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       199000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2669604500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   486840806000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6287976500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     90146607                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        90146607                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     90146607                       # number of overall hits
system.cpu0.icache.overall_hits::total       90146607                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14356325                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14356325                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14356325                       # number of overall misses
system.cpu0.icache.overall_misses::total     14356325                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183244628994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183244628994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183244628994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183244628994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104502932                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104502932                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104502932                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104502932                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137377                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137377                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137377                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137377                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12764.034598                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12764.034598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12764.034598                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12764.034598                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2601                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.512500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12836939                       # number of writebacks
system.cpu0.icache.writebacks::total         12836939                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1519353                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1519353                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1519353                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1519353                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12836972                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12836972                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12836972                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12836972                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157665408495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157665408495                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157665408495                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157665408495                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.122838                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.122838                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.122838                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.122838                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12282.133863                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12282.133863                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12282.133863                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12282.133863                       # average overall mshr miss latency
system.cpu0.icache.replacements              12836939                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     90146607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       90146607                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14356325                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14356325                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183244628994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183244628994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104502932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104502932                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137377                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12764.034598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12764.034598                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1519353                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1519353                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12836972                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12836972                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157665408495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157665408495                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.122838                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.122838                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12282.133863                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12282.133863                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102982166                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12836939                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.022330                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221842835                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221842835                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237987359                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237987359                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237987359                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237987359                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16358173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16358173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16358173                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16358173                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 531972143570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 531972143570                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 531972143570                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 531972143570                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    254345532                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    254345532                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    254345532                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    254345532                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.064315                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064315                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.064315                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064315                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32520.266387                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32520.266387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32520.266387                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32520.266387                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7314374                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       237903                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141074                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2814                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.847782                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.542644                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11632956                       # number of writebacks
system.cpu0.dcache.writebacks::total         11632956                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4895592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4895592                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4895592                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4895592                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11462581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11462581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11462581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11462581                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 227469846386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 227469846386                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 227469846386                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 227469846386                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.045067                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045067                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.045067                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045067                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19844.557381                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19844.557381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19844.557381                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19844.557381                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11632956                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    172059956                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      172059956                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12472656                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12472656                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 338448275000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 338448275000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    184532612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    184532612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.067591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.067591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27135.220838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27135.220838                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2936157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2936157                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9536499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9536499                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 171000003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 171000003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17931.108995                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17931.108995                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65927403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65927403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3885517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3885517                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 193523868570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 193523868570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69812920                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69812920                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055656                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49806.465541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49806.465541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1959435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1959435                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1926082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1926082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  56469843386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  56469843386                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.027589                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.027589                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29318.504293                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29318.504293                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9430000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9430000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2090                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.412440                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.412440                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10939.675174                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10939.675174                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          830                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015311                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015311                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 38093.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38093.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1717                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          279                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2210500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2210500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1996                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1996                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.139780                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.139780                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7922.939068                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7922.939068                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          273                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1937500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1937500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.136774                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.136774                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7097.069597                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7097.069597                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318335                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191050                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191050                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17291045500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17291045500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509385                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509385                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.375060                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.375060                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90505.341534                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90505.341534                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191050                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191050                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17099995500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17099995500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.375060                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.375060                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89505.341534                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89505.341534                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.875112                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249962682                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11653351                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.449854                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.875112                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996097                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996097                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        521371389                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       521371389                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12799390                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10755497                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9880                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               49417                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3527                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               43175                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1661                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               42089                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23704636                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12799390                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10755497                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9880                       # number of overall hits
system.l2.overall_hits::.cpu1.data              49417                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3527                       # number of overall hits
system.l2.overall_hits::.cpu2.data              43175                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1661                       # number of overall hits
system.l2.overall_hits::.cpu3.data              42089                       # number of overall hits
system.l2.overall_hits::total                23704636                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             37579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            876522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4914                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494377                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1812                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488926                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454412                       # number of demand (read+write) misses
system.l2.demand_misses::total                2359774                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            37579                       # number of overall misses
system.l2.overall_misses::.cpu0.data           876522                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4914                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494377                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1812                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488926                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1232                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454412                       # number of overall misses
system.l2.overall_misses::total               2359774                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3275985000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91319070000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    470740000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58152662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    169609000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57001222500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    111781000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54038681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     264539751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3275985000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91319070000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    470740000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58152662500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    169609000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57001222500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    111781000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54038681000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    264539751000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12836969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11632019                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           14794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          532101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26064410                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12836969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11632019                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          14794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         532101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26064410                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.075354                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.332162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.909126                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.339389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.918859                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.425856                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.090536                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.075354                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.332162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.909126                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.339389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.918859                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.425856                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.090536                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87175.949333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104183.431791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95795.685796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117628.171416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93603.200883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 116584.559831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90731.331169                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118920.013116                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112103.850199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87175.949333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104183.431791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95795.685796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117628.171416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93603.200883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 116584.559831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90731.331169                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118920.013116                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112103.850199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1578703                       # number of writebacks
system.l2.writebacks::total                   1578703                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            383                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            315                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            237                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2485                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           383                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           315                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           237                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2485                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        37475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       876143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493971                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2357289                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        37475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       876143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2357289                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2894226000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82530750000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    398649000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53184540000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    125244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52093119500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     83673501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49480625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 240790827501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2894226000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82530750000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    398649000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53184540000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    125244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52093119500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     83673501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49480625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 240790827501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.075322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.306273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.908379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.262596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.918267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.339094                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090441                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.075322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.306273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.908379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.262596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.918267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.339094                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090441                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77230.847231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94197.807892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87982.564555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107667.332698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89332.738944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 106614.708838                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85294.088685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108946.166125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102147.351259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77230.847231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94197.807892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87982.564555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107667.332698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89332.738944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 106614.708838                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85294.088685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108946.166125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102147.351259                       # average overall mshr miss latency
system.l2.replacements                        4404119                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3390667                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3390667                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3390667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3390667                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22563945                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22563945                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22563945                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22563945                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              44                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  129                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 94                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1627000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1656500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              223                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.931818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.063830                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.088889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.116279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.421525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 19841.463415                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         5900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17622.340426                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1648000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        64000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       105500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1898500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.931818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.063830                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.088889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.116279                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.421525                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20097.560976                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20196.808511                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                111                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            152                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.295775                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.263158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.205882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.269737                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       166500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       142500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       830000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.295775                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.263158                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.205882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.269737                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20357.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20243.902439                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1624739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            22921                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            23016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25606                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1696282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         482908                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321348                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1508912                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52717402000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40668937000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  40671455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37570754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171628548500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2107647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       346954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3205194                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.229122                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.938953                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.926198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.470771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109166.553464                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115980.576239                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 114890.143586                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116916.097191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113743.245796                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       482908                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350653                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321348                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1508912                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  47888322000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37162407000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37131425500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34357274000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156539428500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.229122                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.938953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.926198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.470771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99166.553464                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105980.576239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 104890.143586                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106916.097191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103743.245796                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12799390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3527                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1661                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12814458                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        37579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1812                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1232                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45537                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3275985000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    470740000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    169609000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    111781000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4028115000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12836969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        14794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12859995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.332162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.339389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.425856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87175.949333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95795.685796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93603.200883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90731.331169                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88458.067066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          383                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          410                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          251                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        37475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4531                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44389                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2894226000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    398649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    125244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     83673501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3501793001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.306273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.262596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.339094                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77230.847231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87982.564555                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89332.738944                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85294.088685                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78888.756246                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9130758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        26496                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        20159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        16483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9193896                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       393614                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       143724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133064                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          805325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38601668000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17483725500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16329767000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16467927000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  88883087500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9524372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170220                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       155082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149547                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9999221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.041327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.844343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.870011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.889780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080539                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98069.855239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121647.918928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 121030.269116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 123759.446582                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110369.214292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          379                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          315                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          237                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1337                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       393235                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143318                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132827                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       803988                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34642428000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16022133000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14961694000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15123351000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  80749606000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.041287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.841957                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.867980                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.888196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88095.993490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111794.282644                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 111150.109949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 113857.506380                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100436.332383                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           90                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              94                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           93                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            97                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.967742                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.969072                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           90                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1776500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1851500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.967742                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.969072                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19738.888889                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19696.808511                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999810                       # Cycle average of tags in use
system.l2.tags.total_refs                    52016770                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4404122                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.810928                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.109171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.914071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.649952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.027054                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.094471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.049727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.145451                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.486081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.076782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.385155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 420560138                       # Number of tag accesses
system.l2.tags.data_accesses                420560138                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2398336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      56073088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        289984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31614144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         89728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31271104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         62784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29067200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          150866368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2398336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       289984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        89728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        62784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2840832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101036928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101036928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          37474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         876142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2357287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1578702                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1578702                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4863508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        113708812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           588049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         64109306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           181957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         63413666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           127318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         58944440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             305937056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4863508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       588049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       181957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       127318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5760832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204889537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204889537                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204889537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4863508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       113708812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          588049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        64109306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          181957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        63413666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          127318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        58944440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510826593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1573352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     37473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    863710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4531.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488715.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    448117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002909634250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97183                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5031185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1481607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2357287                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1578702                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2357287                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1578702                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  29888                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5350                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            151040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            172376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           195752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           140685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           126320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            111742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           100374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75648                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98998824000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11636995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142637555250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42536.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61286.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1049765                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  966255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2357287                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1578702                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  802065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  638116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  406648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  198754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   41156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   40065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   29705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 109015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 100265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1884700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.458776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.167924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.121144                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1262994     67.01%     67.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       424533     22.53%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        79420      4.21%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32215      1.71%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17374      0.92%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10835      0.57%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7827      0.42%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5829      0.31%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43673      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1884700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.948376                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.982490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97179     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97184                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.189241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.641758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88597     91.17%     91.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              945      0.97%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5945      6.12%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1323      1.36%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              301      0.31%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97183                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148953536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1912832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100692800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               150866368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101036928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       302.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    305.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  493128759500                       # Total gap between requests
system.mem_ctrls.avgGap                     125287.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2398272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55277440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       289984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31277760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        89728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30878080                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        62784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28679488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100692800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4863378.665186715312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112095342.964492246509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 588049.228296667105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 63427163.674024648964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 181956.525727637898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 62616665.454931139946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 127317.654592591149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 58158211.440436460078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204191691.041680395603                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        37474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       876142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4531                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493971                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488611                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1578702                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1342595750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46155295000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    207614750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32560529750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     66164500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  31701750000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     42416750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30561188750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11840176764250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35827.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     52680.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45820.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65915.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47192.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     64881.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43238.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67289.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7499944.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7226279760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3840847395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8433939360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4365209340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38926995120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106276720020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99865267200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       268935258195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.365162                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 258336232750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16466580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 218325969750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6230499660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3311585310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8183689500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3847531500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38926995120.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     178405991190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      39124828320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       278031120600                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.810369                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  99782251000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16466580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 376879951500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                251                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3447528317.460318                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20512106152.565071                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          123     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.41% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        48000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 199433022500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            126                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58740214500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 434388568000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4088139                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4088139                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4088139                       # number of overall hits
system.cpu1.icache.overall_hits::total        4088139                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16782                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16782                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16782                       # number of overall misses
system.cpu1.icache.overall_misses::total        16782                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    679891500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    679891500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    679891500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    679891500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4104921                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4104921                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4104921                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4104921                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004088                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004088                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004088                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004088                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40513.139078                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40513.139078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40513.139078                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40513.139078                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          492                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          123                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14762                       # number of writebacks
system.cpu1.icache.writebacks::total            14762                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1988                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1988                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1988                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1988                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        14794                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        14794                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        14794                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        14794                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    605615000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    605615000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    605615000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    605615000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003604                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003604                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003604                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003604                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40936.528322                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40936.528322                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40936.528322                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40936.528322                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14762                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4088139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4088139                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16782                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16782                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    679891500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    679891500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4104921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4104921                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004088                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40513.139078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40513.139078                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1988                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1988                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        14794                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        14794                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    605615000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    605615000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003604                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40936.528322                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40936.528322                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.977495                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4059977                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14762                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           275.028926                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        341955000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.977495                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999297                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8224636                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8224636                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5491074                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5491074                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5491074                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5491074                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1431718                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1431718                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1431718                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1431718                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 184558536723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 184558536723                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 184558536723                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 184558536723                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6922792                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6922792                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6922792                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6922792                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206812                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 128907.045049                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 128907.045049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 128907.045049                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 128907.045049                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1552493                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        93086                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20796                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1278                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.653443                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.837246                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543234                       # number of writebacks
system.cpu1.dcache.writebacks::total           543234                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1084034                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1084034                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1084034                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1084034                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347684                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347684                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347684                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40218931610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40218931610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40218931610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40218931610                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050223                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050223                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050223                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050223                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 115676.682303                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 115676.682303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 115676.682303                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 115676.682303                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543234                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4808999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4808999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       854432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       854432                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88174966000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88174966000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5663431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5663431                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150868                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150868                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103197.171922                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103197.171922                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       683720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       683720                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170712                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18143252500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18143252500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030143                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030143                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106279.889522                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106279.889522                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       682075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        682075                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96383570723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96383570723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458396                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458396                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 166959.827058                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 166959.827058                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       400314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       400314                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176972                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176972                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22075679110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22075679110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140525                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140525                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124741.083957                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124741.083957                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          221                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4791000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4791000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.417769                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.417769                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 21678.733032                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21678.733032                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          150                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           71                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       426000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.134216                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.134216                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          203                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       995000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       995000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          357                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.431373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.431373                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6461.038961                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6461.038961                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       858000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       858000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425770                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425770                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5644.736842                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5644.736842                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       234000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       234000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       219000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292335                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216836                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216836                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19884617000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19884617000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425861                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425861                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91703.485584                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91703.485584                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216836                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19667781000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19667781000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425861                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425861                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90703.485584                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90703.485584                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.675466                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6347200                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564348                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.246961                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        341966500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.675466                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927358                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15430075                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15430075                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 493128782500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22861561                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4969370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22673464                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2825416                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1055                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           677                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1732                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           49                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           49                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3275468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3275467                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12859998                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10001565                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           97                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           97                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38510879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     34919152                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1651850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              78267920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1643130048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1488957568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1891584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69568960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       681344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68086528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       368256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63542208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3336226496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4478146                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105687872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30543028                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.087796                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.335169                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28166161     92.22%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2225688      7.29%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  31957      0.10%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  84927      0.28%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  34295      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30543028                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52165672956                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826129535                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8223976                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764262145                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4473659                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17481872251                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19275332659                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847294360                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22409948                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               535743105000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 470785                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746168                       # Number of bytes of host memory used
host_op_rate                                   472270                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1526.51                       # Real time elapsed on the host
host_tick_rate                               27916185                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718658489                       # Number of instructions simulated
sim_ops                                     720925116                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042614                       # Number of seconds simulated
sim_ticks                                 42614322500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.642165                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7604850                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7951357                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1336492                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13769022                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33323                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          53633                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20310                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14759657                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12277                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4291                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1121733                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5992514                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1439789                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         140648                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23660379                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27523076                       # Number of instructions committed
system.cpu0.commit.committedOps              27588410                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67535722                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408501                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.387366                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57362720     84.94%     84.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5561604      8.24%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1441419      2.13%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       751795      1.11%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       330657      0.49%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       158351      0.23%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169821      0.25%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       319566      0.47%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1439789      2.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67535722                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70136                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27149642                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6801839                       # Number of loads committed
system.cpu0.commit.membars                      98376                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99060      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19613638     71.09%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6778      0.02%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6805556     24.67%     96.16% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058234      3.84%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27588410                       # Class of committed instruction
system.cpu0.commit.refs                       7864673                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27523076                       # Number of Instructions Simulated
system.cpu0.committedOps                     27588410                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.987491                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.987491                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33450123                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               216712                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6582640                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56680150                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7652222                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28285475                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1124544                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               657918                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1033792                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14759657                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3746269                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63344369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83284                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1552                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64578895                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 147                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            3                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2678606                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179503                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6860782                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7638173                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.785393                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71546156                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.908287                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.054341                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32649641     45.63%     45.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20650551     28.86%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11967880     16.73%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5532132      7.73%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  246204      0.34%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291300      0.41%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  145612      0.20%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15918      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   46918      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71546156                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2798                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       10678775                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1253478                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9476119                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544660                       # Inst execution rate
system.cpu0.iew.exec_refs                    12943228                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1150067                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11954543                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12674487                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             72918                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           573566                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1255204                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51206674                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11793161                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1316998                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44784592                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 61724                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3449680                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1124544                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3579773                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       105584                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17351                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5872648                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       192370                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           188                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       451091                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        802387                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31475097                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42669096                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816312                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25693509                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.518931                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42965857                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57419035                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32328493                       # number of integer regfile writes
system.cpu0.ipc                              0.334729                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334729                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101703      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32498521     70.49%     70.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7096      0.02%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1955      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1383      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12333145     26.75%     97.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1155828      2.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            640      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46101590                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3385                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6732                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3276                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3364                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     314837                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006829                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 180690     57.39%     57.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    10      0.00%     57.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                122156     38.80%     96.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11869      3.77%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               23      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46311339                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         164130512                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42665820                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74821756                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50994428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46101590                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             212246                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23618266                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            73071                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         71598                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10165948                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71546156                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644362                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.148057                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46975787     65.66%     65.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13122034     18.34%     84.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5867367      8.20%     92.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2847768      3.98%     96.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1741290      2.43%     98.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             470873      0.66%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             300368      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             185567      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              35102      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71546156                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560677                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           134787                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10375                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12674487                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1255204                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6190                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        82224931                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3003721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20349931                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20509894                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                299848                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 9000391                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8343024                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               248602                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70492365                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54370829                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40783904                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27678638                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                394934                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1124544                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9387716                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20274014                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2848                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70489517                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       4004936                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66688                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2443739                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66697                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117313938                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106515401                       # The number of ROB writes
system.cpu0.timesIdled                         111939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2643                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.003954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7632098                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7708882                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1320321                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13668636                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12846                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16604                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3758                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14575623                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1827                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          3993                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1121305                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5705824                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1301598                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128949                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24186625                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26026115                       # Number of instructions committed
system.cpu1.commit.committedOps              26087535                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     64019795                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.407492                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.371536                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     54136205     84.56%     84.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5527046      8.63%     93.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1397004      2.18%     95.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       703515      1.10%     96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       320908      0.50%     96.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       154659      0.24%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       165795      0.26%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       313065      0.49%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1301598      2.03%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     64019795                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20388                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25666192                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6512108                       # Number of loads committed
system.cpu1.commit.membars                      92290                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        92290      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18730184     71.80%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            193      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6516101     24.98%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        748413      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26087535                       # Class of committed instruction
system.cpu1.commit.refs                       7264514                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26026115                       # Number of Instructions Simulated
system.cpu1.committedOps                     26087535                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.692066                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.692066                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             32124743                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               200156                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6607132                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55794596                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5643747                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28166959                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1122909                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               623665                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1021345                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14575623                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3590971                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     62155927                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                58090                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63667133                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2643850                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208033                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4601733                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7644944                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.908699                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          68079703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.940353                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.044757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29520042     43.36%     43.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20548534     30.18%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11880658     17.45%     91.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5487523      8.06%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  204436      0.30%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  279528      0.41%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  114237      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12248      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32497      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            68079703                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1984318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1257524                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9270209                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.622049                       # Inst execution rate
system.cpu1.iew.exec_refs                    12392209                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    847091                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11811416                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12456929                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60774                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           575131                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1011110                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50234290                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11545118                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1322554                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43583274                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 62246                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3177615                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1122909                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3303495                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9229                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5944821                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       258704                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            60                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       460029                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        797495                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30693396                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41464402                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817564                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25093830                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.591807                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41790196                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55801174                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31638165                       # number of integer regfile writes
system.cpu1.ipc                              0.371462                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.371462                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93833      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31877539     70.99%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 238      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12081564     26.90%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             852300      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44905828                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     268551                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005980                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 169693     63.19%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 98005     36.49%     99.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  853      0.32%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45080546                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         158237242                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41464402                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74381102                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50048664                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44905828                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             185626                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24146755                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77332                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         56677                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10573363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     68079703                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.659607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.147627                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           44055821     64.71%     64.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12723270     18.69%     83.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5894070      8.66%     92.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2818490      4.14%     96.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1698845      2.50%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             425303      0.62%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             263601      0.39%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             166977      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33326      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       68079703                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.640926                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           133650                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            8937                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12456929                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1011110                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu1.numCycles                        70064021                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15073202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19911712                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19583345                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                295115                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6982924                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8332112                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               249474                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69392995                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53455040                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40242627                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27556624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 42597                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1122909                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9008551                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20659282                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69392995                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3496983                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             56073                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2324362                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         56049                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112982178                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104615213                       # The number of ROB writes
system.cpu1.timesIdled                          22690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.791124                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7637232                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7890426                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1319878                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13566992                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12857                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17141                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4284                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14470652                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1933                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          4051                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1126868                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5685748                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1242684                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24478114                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25916200                       # Number of instructions committed
system.cpu2.commit.committedOps              25970961                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63254198                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.410581                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.362113                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53191565     84.09%     84.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5702683      9.02%     93.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1431430      2.26%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       708450      1.12%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       333416      0.53%     97.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       166855      0.26%     97.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       169148      0.27%     97.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       307967      0.49%     98.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1242684      1.96%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63254198                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20541                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25559401                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6470101                       # Number of loads committed
system.cpu2.commit.membars                      82247                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82247      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18685600     71.95%     72.26% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            215      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6474152     24.93%     97.20% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        728393      2.80%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25970961                       # Class of committed instruction
system.cpu2.commit.refs                       7202545                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25916200                       # Number of Instructions Simulated
system.cpu2.committedOps                     25970961                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.673068                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.673068                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31057168                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               194153                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6652036                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              55979511                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5721147                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28427694                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1128504                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               611572                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1016008                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14470652                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3670108                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61349146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57728                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles          173                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63775397                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2643028                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208885                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4679672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7650089                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.920602                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67350521                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.950833                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.037406                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28617152     42.49%     42.49% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20712007     30.75%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11931584     17.72%     90.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5484958      8.14%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  206794      0.31%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  277457      0.41%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   79346      0.12%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11264      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   29959      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67350521                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1925255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1266371                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9265564                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.629800                       # Inst execution rate
system.cpu2.iew.exec_refs                    12356741                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    834609                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11535390                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12427165                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             52209                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           570135                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1032444                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50412872                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11522132                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1337389                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43629911                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 63495                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2862259                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1128504                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2985939                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        82964                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9268                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5957064                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       300000                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       469127                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        797244                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30496351                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41512953                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817429                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24928615                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.599242                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41857197                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55847226                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31728415                       # number of integer regfile writes
system.cpu2.ipc                              0.374102                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.374102                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            83826      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31994103     71.15%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 278      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.34% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12053822     26.81%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             834917      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              44967300                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     254355                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005656                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 163351     64.22%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     64.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 90260     35.49%     99.71% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  744      0.29%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45137829                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157617906                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41512953                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         74854845                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50252652                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 44967300                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             160220                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24441911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            78430                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         44552                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10775608                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67350521                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.667661                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.145508                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43242616     64.21%     64.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12691920     18.84%     83.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6005440      8.92%     91.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2860698      4.25%     96.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1713995      2.54%     98.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             405818      0.60%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             246013      0.37%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150910      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33111      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67350521                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.649106                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           125737                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            9780                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12427165                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1032444                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1579                       # number of misc regfile reads
system.cpu2.numCycles                        69275776                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15861023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19319925                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19513650                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                283885                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7057185                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8251413                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               244949                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69679331                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53641051                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40429395                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27816666                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 53523                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1128504                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8930973                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20915745                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69679331                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3097268                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             47086                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2306532                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         47074                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112450332                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105001578                       # The number of ROB writes
system.cpu2.timesIdled                          22931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.399960                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7478438                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7757719                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1303212                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13328499                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12646                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17039                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4393                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14234526                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1776                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          3954                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1106233                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5640515                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1251248                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24318978                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25782367                       # Number of instructions committed
system.cpu3.commit.committedOps              25828702                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     62056947                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.416210                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.373280                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     52111026     83.97%     83.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5606879      9.04%     93.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1397669      2.25%     95.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       730779      1.18%     96.44% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       329165      0.53%     96.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       166082      0.27%     97.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       171599      0.28%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       292500      0.47%     97.98% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1251248      2.02%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     62056947                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20323                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25428181                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6404376                       # Number of loads committed
system.cpu3.commit.membars                      69749                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69749      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18617197     72.08%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            223      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6408330     24.81%     97.16% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        732849      2.84%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25828702                       # Class of committed instruction
system.cpu3.commit.refs                       7141179                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25782367                       # Number of Instructions Simulated
system.cpu3.committedOps                     25828702                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.642844                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.642844                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30140687                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               198090                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6557195                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55575746                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5688248                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28184459                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1107794                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               627989                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1003463                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14234526                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3609207                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60202305                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                57237                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63181591                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2609546                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.208905                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4617503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7491084                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.927249                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          66124651                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.958274                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.034034                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27787710     42.02%     42.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20476199     30.97%     72.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11784515     17.82%     90.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5494425      8.31%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  217299      0.33%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  279545      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   50222      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9125      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   25611      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            66124651                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        2014119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1242663                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9192422                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.636652                       # Inst execution rate
system.cpu3.iew.exec_refs                    12234538                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    822639                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11617183                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12331480                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43139                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           541931                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1005978                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50112864                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11411899                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1331352                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43380676                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 62794                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2595019                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1107794                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2717778                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        78478                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9623                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5927104                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       269175                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            71                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       459036                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        783627                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30385069                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41299117                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816847                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24819965                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.606103                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41632373                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55514195                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31596633                       # number of integer regfile writes
system.cpu3.ipc                              0.378380                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.378380                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71245      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31875282     71.29%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 263      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11943685     26.71%     98.16% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             821199      1.84%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44712028                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     257067                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005749                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 166782     64.88%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.88% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 89265     34.72%     99.60% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1020      0.40%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44897850                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155882095                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41299117                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74397094                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49981059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44712028                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             131805                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24284162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            76321                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         33034                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10663947                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     66124651                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.676178                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.153452                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42247867     63.89%     63.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12494846     18.90%     82.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5973961      9.03%     91.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2865094      4.33%     96.15% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1698076      2.57%     98.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             407380      0.62%     99.34% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             251480      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             151682      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              34265      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       66124651                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.656191                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           119895                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           10625                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12331480                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1005978                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1496                       # number of misc regfile reads
system.cpu3.numCycles                        68138770                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16998157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19156309                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19420321                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                282454                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6999808                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8094336                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               247155                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69184563                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53295619                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40248883                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27588203                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 83557                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1107794                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8794114                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20828562                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69184563                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2478423                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             37614                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2245728                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37616                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110943395                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104370183                       # The number of ROB writes
system.cpu3.timesIdled                          22591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2240388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4218613                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       230360                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2534975                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1864046                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5537369                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2094406                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2080382                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       375557                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1603877                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13665                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20747                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124328                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2080383                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6422768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6422768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    165101568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               165101568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30856                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2239179                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2239179    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2239179                       # Request fanout histogram
system.membus.respLayer1.occupancy        11624597000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6194400074                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1598                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          800                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9971042.500000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14112796.606964                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          800    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    134284500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            800                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34637488500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7976834000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3645060                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3645060                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3645060                       # number of overall hits
system.cpu2.icache.overall_hits::total        3645060                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25048                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25048                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25048                       # number of overall misses
system.cpu2.icache.overall_misses::total        25048                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1583256499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1583256499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1583256499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1583256499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3670108                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3670108                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3670108                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3670108                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006825                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006825                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006825                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006825                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63208.898874                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63208.898874                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63208.898874                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63208.898874                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4481                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets           60                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    56.012500                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets           60                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23395                       # number of writebacks
system.cpu2.icache.writebacks::total            23395                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1653                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1653                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1653                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1653                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23395                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23395                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23395                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23395                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1453406000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1453406000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1453406000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1453406000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006374                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006374                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006374                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006374                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62124.642018                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62124.642018                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62124.642018                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62124.642018                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23395                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3645060                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3645060                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25048                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25048                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1583256499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1583256499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3670108                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3670108                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006825                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006825                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63208.898874                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63208.898874                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1653                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1653                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23395                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23395                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1453406000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1453406000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62124.642018                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62124.642018                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3755299                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23427                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.297904                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7363611                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7363611                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8620044                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8620044                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8620044                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8620044                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3116887                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3116887                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3116887                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3116887                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 233335594471                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 233335594471                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 233335594471                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 233335594471                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11736931                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11736931                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11736931                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11736931                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.265562                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.265562                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.265562                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.265562                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74861.743294                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74861.743294                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74861.743294                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74861.743294                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4490647                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       355507                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            85090                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5337                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.775261                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.611767                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617752                       # number of writebacks
system.cpu2.dcache.writebacks::total           617752                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2486226                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2486226                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2486226                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2486226                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       630661                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       630661                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       630661                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       630661                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53613218877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53613218877                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53613218877                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53613218877                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053733                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053733                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053733                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053733                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 85011.153182                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 85011.153182                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 85011.153182                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 85011.153182                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617750                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8067911                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8067911                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2968418                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2968418                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222776309000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222776309000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11036329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11036329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.268968                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.268968                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 75048.833756                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 75048.833756                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2366927                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2366927                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601491                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50989432000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50989432000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054501                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84771.728920                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84771.728920                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       552133                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        552133                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       148469                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       148469                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10559285471                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10559285471                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       700602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       700602                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.211916                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.211916                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71121.146307                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71121.146307                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       119299                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       119299                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29170                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29170                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2623786877                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2623786877                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041636                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041636                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89948.127425                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89948.127425                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27191                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27191                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1694                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1694                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     41068000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     41068000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        28885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        28885                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.058646                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.058646                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 24243.211334                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24243.211334                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          453                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          453                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1241                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1241                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15658500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15658500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.042963                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.042963                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 12617.647059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12617.647059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5737                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5737                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     41884500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     41884500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27387                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.209479                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.209479                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7300.766951                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7300.766951                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5559                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5559                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     36492500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     36492500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.202980                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.202980                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6564.579960                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6564.579960                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2214500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2214500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      2047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      2047500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1053                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1053                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2998                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2998                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     60713500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     60713500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         4051                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         4051                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.740064                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.740064                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20251.334223                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20251.334223                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2997                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2997                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     57715500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     57715500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.739817                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.739817                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19257.757758                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19257.757758                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.902616                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9314109                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631683                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.744910                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.902616                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965707                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965707                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24226163                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24226163                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1478                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          740                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11547712.162162                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   18182032.602855                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          740    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    235429000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            740                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    34069015500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8545307000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3584420                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3584420                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3584420                       # number of overall hits
system.cpu3.icache.overall_hits::total        3584420                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24787                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24787                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24787                       # number of overall misses
system.cpu3.icache.overall_misses::total        24787                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1624519000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1624519000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1624519000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1624519000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3609207                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3609207                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3609207                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3609207                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006868                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006868                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006868                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006868                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 65539.153589                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 65539.153589                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 65539.153589                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 65539.153589                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3423                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          666                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    61.125000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          333                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23072                       # number of writebacks
system.cpu3.icache.writebacks::total            23072                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1715                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1715                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1715                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23072                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23072                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23072                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23072                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1487648500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1487648500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1487648500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1487648500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006393                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006393                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006393                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006393                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64478.523752                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64478.523752                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64478.523752                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64478.523752                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23072                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3584420                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3584420                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24787                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24787                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1624519000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1624519000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3609207                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3609207                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006868                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006868                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 65539.153589                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 65539.153589                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1715                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23072                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23072                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1487648500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1487648500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006393                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64478.523752                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64478.523752                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3665462                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23104                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           158.650537                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7241486                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7241486                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8549933                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8549933                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8549933                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8549933                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3100521                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3100521                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3100521                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3100521                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 233368839620                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 233368839620                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 233368839620                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 233368839620                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11650454                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11650454                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11650454                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11650454                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.266129                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.266129                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.266129                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.266129                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 75267.621029                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 75267.621029                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 75267.621029                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 75267.621029                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4225230                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       443991                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            79536                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5915                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    53.123491                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    75.061877                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       605274                       # number of writebacks
system.cpu3.dcache.writebacks::total           605274                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2482407                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2482407                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2482407                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2482407                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       618114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       618114                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       618114                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       618114                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52640450365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52640450365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52640450365                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52640450365                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053055                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053055                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053055                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053055                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 85163.012592                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 85163.012592                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 85163.012592                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 85163.012592                       # average overall mshr miss latency
system.cpu3.dcache.replacements                605271                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7989804                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7989804                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2951373                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2951373                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 222436169000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222436169000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10941177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10941177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.269749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.269749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 75367.013590                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 75367.013590                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2362957                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2362957                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       588416                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       588416                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49969713500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49969713500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.053780                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.053780                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84922.424781                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84922.424781                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       560129                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        560129                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       149148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       149148                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10932670620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10932670620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       709277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       709277                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.210282                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.210282                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 73300.819455                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 73300.819455                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       119450                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       119450                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29698                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29698                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2670736865                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2670736865                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041871                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041871                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 89929.856051                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89929.856051                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23047                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23047                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1657                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1657                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     45866000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     45866000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.067074                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.067074                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27680.144840                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27680.144840                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          502                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          502                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1155                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1155                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     16468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     16468000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.046754                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046754                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 14258.008658                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14258.008658                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18064                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18064                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5169                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     34339500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     34339500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23233                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23233                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.222485                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.222485                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6643.354614                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6643.354614                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5015                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5015                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     29447500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     29447500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.215857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.215857                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5871.884347                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5871.884347                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1605000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1605000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1482000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1091                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1091                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2863                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2863                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     60071500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     60071500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         3954                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         3954                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.724077                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.724077                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20982.011876                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20982.011876                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2862                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2862                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     57204000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     57204000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.723824                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.723824                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19987.421384                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19987.421384                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.619968                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9222439                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           618765                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.904591                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.619968                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956874                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956874                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         24023429                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        24023429                       # Number of data accesses
system.cpu0.numPwrStateTransitions                582                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5161532.646048                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   11146145.445916                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    101613000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    41112316500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1502006000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3629391                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3629391                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3629391                       # number of overall hits
system.cpu0.icache.overall_hits::total        3629391                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116874                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116874                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116874                       # number of overall misses
system.cpu0.icache.overall_misses::total       116874                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8227054982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8227054982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8227054982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8227054982                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3746265                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3746265                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3746265                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3746265                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031197                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031197                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031197                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031197                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70392.516573                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70392.516573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70392.516573                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70392.516573                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        32688                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              518                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.104247                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108834                       # number of writebacks
system.cpu0.icache.writebacks::total           108834                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8039                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8039                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8039                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8039                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108835                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108835                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108835                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7645184482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7645184482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7645184482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7645184482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029052                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029052                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029052                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029052                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70245.642321                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70245.642321                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70245.642321                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70245.642321                       # average overall mshr miss latency
system.cpu0.icache.replacements                108834                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3629391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3629391                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116874                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8227054982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8227054982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3746265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3746265                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031197                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031197                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70392.516573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70392.516573                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8039                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8039                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108835                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7645184482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7645184482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70245.642321                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70245.642321                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3739637                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108866                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.350826                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7601364                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7601364                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8814403                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8814403                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8814403                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8814403                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3435188                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3435188                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3435188                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3435188                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 254412968110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 254412968110                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 254412968110                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 254412968110                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12249591                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12249591                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12249591                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12249591                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.280433                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.280433                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.280433                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.280433                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74060.857254                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74060.857254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74060.857254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74060.857254                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5653627                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       344262                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           110578                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4990                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.127955                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.990381                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       695466                       # number of writebacks
system.cpu0.dcache.writebacks::total           695466                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2727356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2727356                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2727356                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2727356                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       707832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       707832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       707832                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       707832                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59680282915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59680282915                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59680282915                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59680282915                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057784                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057784                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057784                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057784                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84314.191666                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84314.191666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84314.191666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84314.191666                       # average overall mshr miss latency
system.cpu0.dcache.replacements                695464                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8113890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8113890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3111811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3111811                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 231593967500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 231593967500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11225701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11225701                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.277204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.277204                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74424.175344                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74424.175344                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2463525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2463525                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       648286                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       648286                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54660582500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54660582500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.057750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.057750                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84315.537433                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84315.537433                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       700513                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        700513                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       323377                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       323377                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22819000610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22819000610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1023890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1023890                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70564.698819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70564.698819                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       263831                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       263831                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59546                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59546                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5019700415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5019700415                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.058157                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.058157                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84299.540103                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84299.540103                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33073                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33073                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2647                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2647                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     66551500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     66551500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.074104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074104                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25142.236494                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25142.236494                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1989                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1989                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          658                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          658                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6398000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018421                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018421                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9723.404255                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9723.404255                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27520                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27520                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6960                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6960                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     59608000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     59608000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34480                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34480                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.201856                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.201856                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8564.367816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8564.367816                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6823                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6823                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     52843000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     52843000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.197883                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.197883                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7744.833651                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7744.833651                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       868500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       868500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       810500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       810500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2069                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2222                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     54038000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     54038000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4291                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.517828                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.517828                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24319.531953                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24319.531953                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2222                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51816000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51816000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.517828                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.517828                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23319.531953                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23319.531953                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.754085                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9595906                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           706672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.579010                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.754085                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992315                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992315                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25354804                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25354804                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21725                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              117233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              106019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8742                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              105704                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8104                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              104479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   480231                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21725                       # number of overall hits
system.l2.overall_hits::.cpu0.data             117233                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8225                       # number of overall hits
system.l2.overall_hits::.cpu1.data             106019                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8742                       # number of overall hits
system.l2.overall_hits::.cpu2.data             105704                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8104                       # number of overall hits
system.l2.overall_hits::.cpu3.data             104479                       # number of overall hits
system.l2.overall_hits::total                  480231                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            575993                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14967                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            521650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            512995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            502024                       # number of demand (read+write) misses
system.l2.demand_misses::total                2244359                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87109                       # number of overall misses
system.l2.overall_misses::.cpu0.data           575993                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14967                       # number of overall misses
system.l2.overall_misses::.cpu1.data           521650                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14653                       # number of overall misses
system.l2.overall_misses::.cpu2.data           512995                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14968                       # number of overall misses
system.l2.overall_misses::.cpu3.data           502024                       # number of overall misses
system.l2.overall_misses::total               2244359                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7227751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56896812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1342880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  52267829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1304713500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51117917000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1347669500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50180211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     221685784500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7227751500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56896812500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1342880500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  52267829000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1304713500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51117917000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1347669500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50180211000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    221685784500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          693226                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23192                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          627669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618699                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23072                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          606503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2724590                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         693226                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23192                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         627669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618699                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23072                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         606503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2724590                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.800384                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.830888                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.645352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.831091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.626330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.829151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.648752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.827735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.823742                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.800384                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.830888                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.645352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.831091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.626330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.829151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.648752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.827735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.823742                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82973.647958                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98780.388824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89722.756731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100197.122592                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89040.708387                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99646.033587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90036.711652                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99955.800918                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98774.654367                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82973.647958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98780.388824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89722.756731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100197.122592                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89040.708387                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99646.033587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90036.711652                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99955.800918                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98774.654367                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              375556                       # number of writebacks
system.l2.writebacks::total                    375556                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1005                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5954                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           6200                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5773                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5406                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5311                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               40102                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1005                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5954                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5735                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          6200                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5773                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5406                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5311                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              40102                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       571275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         9013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       515915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       507222                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9562                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       496713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2204257                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       571275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         9013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       515915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       507222                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9562                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       496713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2204257                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6290650503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50909127530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    761041504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46731273015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    703075501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45670576523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    803353503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44873936518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196743034597                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6290650503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50909127530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    761041504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46731273015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    703075501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45670576523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    803353503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44873936518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196743034597                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.791150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.824082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.388625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.361317                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.819820                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.414442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.818979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.809023                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.791150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.824082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.388625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.361317                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.819820                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.414442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.818979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.809023                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73058.748757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89114.922813                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84438.200821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90579.403613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83174.671832                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 90040.606525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84015.216796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90341.779897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89255.941842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73058.748757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89114.922813                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84438.200821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90579.403613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83174.671832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 90040.606525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84015.216796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90341.779897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89255.941842                       # average overall mshr miss latency
system.l2.replacements                        4065752                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       447579                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           447579                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       447579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       447579                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1825948                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1825948                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1825948                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1825948                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             148                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             342                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             333                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             338                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1161                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           697                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           322                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           319                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           314                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1652                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10060500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       966000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       864500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       863000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12754000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          845                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          664                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          652                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2813                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.824852                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.484940                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.489264                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.481595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.587273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14434.002869                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2710.031348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2748.407643                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7720.338983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          697                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          321                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          318                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          312                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1648                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     13972495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      6501999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6471997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      6358000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     33304491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.824852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.483434                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.487730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.478528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.585851                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20046.621234                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20255.448598                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20352.191824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20378.205128                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20209.035801                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           688                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           488                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           476                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           385                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2037                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          881                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          563                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2358                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     14698000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      9950500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      8919500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5101000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     38669000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1051                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data         1014                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          761                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.561504                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.535680                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.530572                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.494087                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.536519                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16683.314415                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 17674.067496                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 16578.996283                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 13566.489362                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16399.067006                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          879                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          562                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          376                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2355                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17870500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     11287499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     10757000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      7524499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     47439498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.560229                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.534729                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.530572                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.494087                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.535836                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20330.489192                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20084.517794                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19994.423792                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20011.965426                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20144.160510                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4578                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             3135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13250                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          51050                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24765                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123874                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4854457500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2611908000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2553580000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2600275500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12620221000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        27145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            137124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.917703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.894148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.902021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.903372                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95092.213516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108784.173261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106182.377646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104998.001211                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101879.498523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        51050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24010                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24765                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123874                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4343957001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2371808000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2313089501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2352625500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11381480002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.917703                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.884509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.894148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.902021                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903372                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85092.203741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98784.173261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96182.356896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94998.001211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91879.490466                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8225                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8104                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              46796                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87109                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14967                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14653                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14968                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131697                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7227751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1342880500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1304713500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1347669500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11223015000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23192                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         178493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.800384                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.645352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.626330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.648752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.737827                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82973.647958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89722.756731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89040.708387                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90036.711652                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85218.456001                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1005                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5954                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         6200                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5406                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         18565                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86104                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         9013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9562                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       113132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6290650503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    761041504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    703075501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    803353503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8558121011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.791150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.388625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.361317                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.414442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.633818                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73058.748757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84438.200821                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83174.671832                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84015.216796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75647.217507                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       112655                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       102884                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       102857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       101789                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            420185                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       524943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       497640                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       488946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       477259                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1988788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52042355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49655921000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48564337000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47579935500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197842548500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       637598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       600524                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591803                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       579048                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2408973                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.823313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.828676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.826197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.824213                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.825575                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99139.058907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99782.816896                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99324.540951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99694.160823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99478.953262                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4718                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5735                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5773                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5311                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        21537                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       520225                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       491905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       483173                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       471948                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1967251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46565170529                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44359465015                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43357487022                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42521311018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176803433584                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.815914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.819126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.816442                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.815041                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.816635                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89509.674716                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90178.926856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89734.912799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 90097.449333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89873.347928                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           28                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            9                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            68                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.678571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.937500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.933333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.823529                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           14                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           56                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       363000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       157500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       290500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       274500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1085500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.678571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.937500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.933333                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19105.263158                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19687.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19366.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19607.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19383.928571                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999943                       # Cycle average of tags in use
system.l2.tags.total_refs                     4962982                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4065828                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.220657                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.885187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.095680                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.164542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.285154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.232921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.259595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        6.955749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.279088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        6.842026                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.451331                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.108684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.106907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44109068                       # Number of tag accesses
system.l2.tags.data_accesses                 44109068                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5510656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36555200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        576832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      33018496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        540992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32462208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        611968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31789568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          141065920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5510656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       576832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       540992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       611968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7240448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     24035648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24035648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         571175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           9013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         515914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         507222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         496712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2204155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       375557                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             375557                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        129314645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        857814881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13536106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        774821564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         12695075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        761767549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         14360618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        745983184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3310293623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    129314645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13536106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     12695075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     14360618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        169906444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      564027458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            564027458                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      564027458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       129314645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       857814881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13536106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       774821564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        12695075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       761767549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        14360618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       745983184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3874321081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    563642.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      9013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    512147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    503623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    493353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000180056750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22879                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3987707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347568                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2204156                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     375557                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2204156                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   375557                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  18258                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6836                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            100024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           128914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           162109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           273309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26460                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64404427750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10929490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105390015250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29463.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48213.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1598234                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2204156                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               375557                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  340816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  437856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  426089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  345796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  249622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  165299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  101115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   8070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       621698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.983404                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.916163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.108066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       265229     42.66%     42.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176206     28.34%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46771      7.52%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24291      3.91%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15716      2.53%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11224      1.81%     86.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8631      1.39%     88.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6883      1.11%     89.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66747     10.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       621698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.542748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.634111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.761788                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16802     73.44%     73.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4859     21.24%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          942      4.12%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          154      0.67%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           58      0.25%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           34      0.15%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           11      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            2      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22878                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.116439                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21678     94.75%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              311      1.36%     96.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              552      2.41%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              201      0.88%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               75      0.33%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               40      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               12      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22879                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139897472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1168512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23598208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               141065984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24035648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3282.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       553.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3310.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    564.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42614299000                       # Total gap between requests
system.mem_ctrls.avgGap                      16519.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5510720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36073088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       576832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32777408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       540992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32231872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       611968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31574592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23598208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 129316147.170942336321                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 846501501.930483579636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13536106.317306814715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 769164123.165398120880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 12695074.525706702843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 756362417.823256492615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 14360617.841571925208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 740938495.502304315567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 553762364.754244208336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       571175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         9013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       515914                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       507222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       496712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       375557                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2730248250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27255473500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    384809500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25340701250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    350070500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24642875500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    404425750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24281411000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1066502861250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31708.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47718.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42694.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49118.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41413.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48584.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42295.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48884.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2839789.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2712021900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1441481415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9067014600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          954372600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3363924720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19232065620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        168476160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36939357015                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        866.829621                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    277181750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1422980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40914160750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1726923240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            917866290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6540297120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970371900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3363924720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18716865990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        602328480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32838577740                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.599550                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1408501250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1422980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39782841250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1550                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          776                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9771519.974227                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12561003.802036                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          776    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     70472000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            776                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    35031623000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7582699500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3566213                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3566213                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3566213                       # number of overall hits
system.cpu1.icache.overall_hits::total        3566213                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24757                       # number of overall misses
system.cpu1.icache.overall_misses::total        24757                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1610068499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1610068499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1610068499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1610068499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3590970                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3590970                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3590970                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3590970                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006894                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006894                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006894                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006894                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65034.878984                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65034.878984                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65034.878984                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65034.878984                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3637                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets          140                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.730159                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          140                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23192                       # number of writebacks
system.cpu1.icache.writebacks::total            23192                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1565                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23192                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23192                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23192                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23192                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1484937999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1484937999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1484937999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1484937999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006458                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006458                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006458                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006458                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 64028.026863                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64028.026863                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 64028.026863                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64028.026863                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23192                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3566213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3566213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1610068499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1610068499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3590970                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3590970                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006894                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006894                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65034.878984                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65034.878984                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1565                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23192                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23192                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1484937999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1484937999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006458                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 64028.026863                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64028.026863                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3632361                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23224                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.405486                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7205132                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7205132                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8587949                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8587949                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8587949                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8587949                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3170377                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3170377                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3170377                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3170377                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 238722285434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 238722285434                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 238722285434                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 238722285434                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11758326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11758326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11758326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11758326                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.269628                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.269628                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.269628                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.269628                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75297.759678                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75297.759678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75297.759678                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75297.759678                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4742596                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       309614                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            90141                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4524                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.613084                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.438108                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       626585                       # number of writebacks
system.cpu1.dcache.writebacks::total           626585                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2530588                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2530588                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2530588                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2530588                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       639789                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       639789                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       639789                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       639789                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54778070425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54778070425                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54778070425                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54778070425                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054412                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054412                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054412                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054412                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85618.962541                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85618.962541                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85618.962541                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85618.962541                       # average overall mshr miss latency
system.cpu1.dcache.replacements                626585                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8037224                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8037224                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3003812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3003812                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226337449500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226337449500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11041036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11041036                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.272059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.272059                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75350.071676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75350.071676                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2393297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2393297                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       610515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       610515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  52093961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  52093961000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85327.896939                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85327.896939                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       550725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        550725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       166565                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       166565                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12384835934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12384835934                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       717290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       717290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.232214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.232214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74354.371771                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74354.371771                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       137291                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       137291                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29274                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29274                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2684109425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2684109425                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040812                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91689.192628                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91689.192628                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1684                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1684                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     44096500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     44096500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.052300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.052300                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26185.570071                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26185.570071                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          455                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          455                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1229                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1229                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     17080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     17080000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038169                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038169                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13897.477624                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13897.477624                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24691                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         6054                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         6054                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     44148500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     44148500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30745                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30745                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.196910                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.196910                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7292.451272                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7292.451272                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5893                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5893                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     38413500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     38413500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.191673                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.191673                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6518.496521                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6518.496521                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2246500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2246500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2088500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2088500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1018                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1018                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2975                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2975                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     61239000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     61239000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         3993                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         3993                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.745054                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.745054                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20584.537815                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20584.537815                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2974                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2974                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     58264000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     58264000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.744803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.744803                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19591.123067                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19591.123067                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.950216                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9296990                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           640803                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.508343                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.950216                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.967194                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.967194                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24291300                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24291300                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42614322500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2630771                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       823135                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2275974                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3690196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14725                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22784                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37509                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          506                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        178493                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2452291                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           68                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           68                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2108738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        69576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1905932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1878670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1840417                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8269236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13930752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     88875904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2968576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80272256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2994560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79132608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2953216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77553344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              348681216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4147702                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27341120                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6879568                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.493235                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.751942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4237939     61.60%     61.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2169343     31.53%     93.13% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 247134      3.59%     96.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 170975      2.49%     99.21% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  54177      0.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6879568                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5492741490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956560698                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38225163                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         936718353                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37358600                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1069517203                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163814483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         970373238                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37795936                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
