{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1526631392668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1526631392668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 18 17:16:32 2018 " "Processing started: Fri May 18 17:16:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1526631392668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1526631392668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CDECsv_with_monitor -c CDECsv_with_monitor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1526631392669 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1526631393558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1526631393558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/register.sv 4 4 " "Found 4 design units, including 4 entities, in source file hardware/cdecv/components/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_r " "Found entity 1: register_r" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403315 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403315 ""} { "Info" "ISGN_ENTITY_NAME" "3 register_nr " "Found entity 3: register_nr" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403315 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_n " "Found entity 4: register_n" {  } { { "hardware/CDECv/components/register.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/register.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/mux.sv 3 3 " "Found 3 design units, including 3 entities, in source file hardware/cdecv/components/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403325 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux8 " "Found entity 2: mux8" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403325 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux16 " "Found entity 3: mux16" {  } { { "hardware/CDECv/components/mux.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/mux.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/line_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/components/line_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_decoder " "Found entity 1: line_decoder" {  } { { "hardware/CDECv/components/line_decoder.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/line_decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/components/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/components/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hardware/CDECv/components/alu.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/components/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/datapath_core/datapath_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/datapath_core/datapath_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_core " "Found entity 1: datapath_core" {  } { { "hardware/CDECv/datapath_core/datapath_core.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/datapath_core/datapath_core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/dualportram.v 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/dualportram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualportram " "Found entity 1: dualportram" {  } { { "hardware/CDECv/memory/dualportram.v" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/dualportram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403364 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"io_device\";  expecting \";\" memory.sv(43) " "Verilog HDL syntax error at memory.sv(43) near text: \"io_device\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "hardware/CDECv/memory/memory.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1526631403372 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "memory memory.sv(1) " "Ignored design unit \"memory\" at memory.sv(1) due to previous errors" {  } { { "hardware/CDECv/memory/memory.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/memory.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1526631403373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file hardware/cdecv/memory/memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/io_device.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/io_device.sv" { { "Info" "ISGN_ENTITY_NAME" "1 io_device " "Found entity 1: io_device" {  } { { "hardware/CDECv/memory/io_device.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/io_device.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cdecv/memory/address_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cdecv/memory/address_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 address_decoder " "Found entity 1: address_decoder" {  } { { "hardware/CDECv/memory/address_decoder.sv" "" { Text "C:/Users/yoshiaki/devel/class/CDECsv_with_monitor/hardware/CDECv/memory/address_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1526631403392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1526631403392 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "691 " "Peak virtual memory: 691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1526631403429 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 18 17:16:43 2018 " "Processing ended: Fri May 18 17:16:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1526631403429 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1526631403429 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1526631403429 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1526631403429 ""}
