# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_1/design_1.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1 || ORIG_REF_NAME==design_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_processing_system7_0_0 || ORIG_REF_NAME==design_1_processing_system7_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_top_graph_top_rfi_C_0_0/design_1_top_graph_top_rfi_C_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_top_graph_top_rfi_C_0_0 || ORIG_REF_NAME==design_1_top_graph_top_rfi_C_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_mem_read_top_rfi_C_0_0/design_1_mem_read_top_rfi_C_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_mem_read_top_rfi_C_0_0 || ORIG_REF_NAME==design_1_mem_read_top_rfi_C_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_mem_write_top_rfi_C_0_0/design_1_mem_write_top_rfi_C_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_mem_write_top_rfi_C_0_0 || ORIG_REF_NAME==design_1_mem_write_top_rfi_C_0_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_xbar_0 || ORIG_REF_NAME==design_1_xbar_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_ps7_0_axi_periph_0/design_1_ps7_0_axi_periph_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_ps7_0_axi_periph_0 || ORIG_REF_NAME==design_1_ps7_0_axi_periph_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_rst_ps7_0_100M_0 || ORIG_REF_NAME==design_1_rst_ps7_0_100M_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_xbar_1 || ORIG_REF_NAME==design_1_xbar_1} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axi_mem_intercon_0/design_1_axi_mem_intercon_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axi_mem_intercon_0 || ORIG_REF_NAME==design_1_axi_mem_intercon_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_i_stream_0/design_1_axis_data_fifo_raw_data_real_i_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_raw_data_real_i_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_raw_data_real_i_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_raw_data_im_i_stream_0/design_1_axis_data_fifo_raw_data_im_i_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_raw_data_im_i_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_raw_data_im_i_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_raw_data_im_o_stream_0/design_1_axis_data_fifo_raw_data_im_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_raw_data_im_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_raw_data_im_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_o_stream_0/design_1_axis_data_fifo_raw_data_real_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_raw_data_real_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_raw_data_real_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_mad_R_o_stream_0/design_1_axis_data_fifo_mad_R_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_mad_R_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_mad_R_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_raw_data_real_1_o_stream_0/design_1_axis_data_fifo_raw_data_real_1_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_raw_data_real_1_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_raw_data_real_1_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_std_R_o_stream_0/design_1_axis_data_fifo_std_R_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_std_R_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_std_R_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_raw_data_im_1_o_stream_0/design_1_axis_data_fifo_raw_data_im_1_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_raw_data_im_1_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_raw_data_im_1_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_mad_I_o_stream_0/design_1_axis_data_fifo_mad_I_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_mad_I_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_mad_I_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_std_I_o_stream_0/design_1_axis_data_fifo_std_I_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_std_I_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_std_I_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_filtered_im_0_o_stream_0/design_1_axis_data_fifo_filtered_im_0_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_filtered_im_0_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_filtered_im_0_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_filtered_real_0_o_stream_0/design_1_axis_data_fifo_filtered_real_0_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_filtered_real_0_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_filtered_real_0_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_filtered_im_1_o_stream_0/design_1_axis_data_fifo_filtered_im_1_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_filtered_im_1_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_filtered_im_1_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_axis_data_fifo_filtered_real_1_o_stream_0/design_1_axis_data_fifo_filtered_real_1_o_stream_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_axis_data_fifo_filtered_real_1_o_stream_0 || ORIG_REF_NAME==design_1_axis_data_fifo_filtered_real_1_o_stream_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_pc_0 || ORIG_REF_NAME==design_1_auto_pc_0} -quiet] -quiet

# IP: bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==design_1_auto_pc_1 || ORIG_REF_NAME==design_1_auto_pc_1} -quiet] -quiet

# XDC: /home/orenaud/preesm2/RFI/CodeFPGA/generated/vivado/vivado.gen/sources_1/bd/design_1/design_1_ooc.xdc
