// Seed: 1462357558
module module_0 (
    input supply0 id_0
);
endmodule
module module_1 #(
    parameter id_1 = 32'd43,
    parameter id_7 = 32'd70,
    parameter id_9 = 32'd83
) (
    input tri0 id_0
    , _id_7,
    input tri _id_1[-1 : id_1],
    output logic id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5
    , id_8
);
  logic _id_9;
  logic [7:0][id_9  |  id_7] id_10 = id_7;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  final if (1'b0) id_2 <= id_10;
  task id_11;
    id_2 <= -1;
  endtask
  assign id_11 = id_7;
endmodule
