# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_6.srcs/sources_1/new/adder.v" \
"../../../../lab_6.srcs/sources_1/new/counter.v" \
"../../../../lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/new/edge_detector.v" \
"../../../../lab_6.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/hex7seg.v" \
"../../../../lab_6.srcs/sources_1/new/incrementer.v" \
"../../../../lab_6.srcs/sources_1/imports/lab6_clks.v" \
"../../../../lab_6.srcs/sources_1/new/m28_1.v" \
"../../../../lab_6.srcs/sources_1/new/m4_1.v" \
"../../../../lab_6.srcs/sources_1/imports/Desktop/lab_4/lab_4.srcs/sources_1/imports/Lab_3/Lab_3.srcs/sources_1/new/m8_1.v" \
"../../../../lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/ring_counter.v" \
"../../../../lab_6.srcs/sources_1/imports/lab_5/lab_5.srcs/sources_1/imports/lab_4/lab_4.srcs/sources_1/new/selector.v" \
"../../../../lab_6.srcs/sources_1/new/state_machine.v" \
"../../../../lab_6.srcs/sources_1/new/time_counter.v" \
"../../../../lab_6.srcs/sources_1/new/top_level.v" \
"../../../../lab_6.srcs/sources_1/new/turkey_counter.v" \
"../../../../lab_6.srcs/sim_1/new/top_level_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
