This is a course project, a basic implementation of RISC-V Arch. with 5-stages pipeline structure ( there are still some hazard bugs). Verilog source code, assembly test code, Modelsim project file are also included.
