$date
	Sun Oct 23 02:59:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#500595
b10011 !
1"
#500598
b10011 &
b10011 %
1$
#500599
0"
#500602
b111010 &
b111010 %
#500606
b11101 &
b11101 %
#500610
b1011000 &
b1011000 %
#500614
b101100 &
b101100 %
#500618
b10110 &
b10110 %
#500622
b1011 &
b1011 %
#500626
b100010 &
b100010 %
#500630
b10001 &
b10001 %
#500634
b110100 &
b110100 %
#500638
b11010 &
b11010 %
#500642
b1101 &
b1101 %
#500646
b101000 &
b101000 %
#500650
b10100 &
b10100 %
#500654
b1010 &
b1010 %
#500658
b101 &
b101 %
#500662
b10000 &
b10000 %
#500666
b1000 &
b1000 %
#500670
b100 &
b100 %
#500674
b10 &
b10 %
#500678
b1 &
1#
b1 %
#500682
b0 &
b0 %
0#
0$
#1513976
b10000 !
1"
#1513978
b10000 &
b10000 %
1$
#1513979
0"
#1513982
b1000 &
b1000 %
#1513986
b100 &
b100 %
#1513990
b10 &
b10 %
#1513994
b1 &
b1 %
1#
#1513998
b0 &
0#
b0 %
0$
#2481847
b1100 !
1"
#2481850
b1100 &
b1100 %
1$
#2481851
0"
#2481854
b110 &
b110 %
#2481858
b11 &
b11 %
#2481862
b1010 &
b1010 %
#2481866
b101 &
b101 %
#2481870
b10000 &
b10000 %
#2481874
b1000 &
b1000 %
#2481878
b100 &
b100 %
#2481882
b10 &
b10 %
#2481886
b1 &
1#
b1 %
#2481890
b0 &
b0 %
0#
0$
#4500012
