Agarwal, N., Peh, L.-S., and Jha, N. K. 2009. GARNET: A detailed interconnection network model inside a full-system simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software. http://www.cs.wisc.edu/gems/download.html.
R. Y. Chen , N. Vijaykrishnan , M. J. Irwin, Clock Power Issues in System-on-a-Chip Designs, Proceedings of the IEEE Computer Society Workshop on VLSI'99, p.48, April 08-09, 1999
Xuning Chen , Li-Shiuan Peh, Leakage power modeling and optimization in interconnection networks, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871531]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Fossum, J. G., Ge., L., Chiang, M.-H., Trivedi, V. P., Chowdhury, M. M., Mathew, L., Workman, G. O., and Nguyen, B.-Y. 2004. A process/physics-based compact model for nonclassical CMOS device and circuit design. Solid State Electron. 48, 6, 919--926.
Zheng Guo , Sriram Balasubramanian , Radu Zlatanovici , Tsu-Jae King , Borivoje Nikolić, FinFET-based SRAM design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077607]
Ho, R., Mai, K., and Horowitz, M. 2001. The future of wires. Proc. IEEE 89, 4, 490--504.
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
ITRS. 2007. International technology roadmap for semiconductors. http://www.itrs.net.
Kumar, A.; Kundu, P., Singh, A. P., Peh, L.-S., and Jha, N. K. 2007. A 4.6Tbits/s 3.6GHz single-cycle NoC router with a novel switch allocator in 65nm CMOS. In Proceedings of the International Conference on Computer Design. 63--70.
Liu, D. and Svensson, C. 1994. Power consumption estimation in CMOS VLSI chips. IEEE J. Solid-State Circ. 29, 6, 663--670.
Ken Mai , Tim Paaske , Nuwan Jayasena , Ron Ho , William J. Dally , Mark Horowitz, Smart Memories: a modular reconfigurable architecture, Proceedings of the 27th annual international symposium on Computer architecture, p.161-171, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339673]
Shubhendu S. Mukherjee , Peter Bannon , Steven Lang , Aaron Spink , David Webb, The Alpha 21364 Network Architecture, IEEE Micro, v.22 n.1, p.26-35, January 2002[doi>10.1109/40.988687]
Muttreja, A., Agarwal, N., and Jha, N. K. 2007. CMOS logic design with independent-gate FinFETs. In Proceedings of the International Conference on Computer Design. 560--567.
Pham, D. C., Aipperspach, T., Boerstler, D., Bolliger, M., Chadhury, R., Cox, D., Harvey, P., Harvey, P. M., Hofstee, H. P., Johns, C., Kahle, J., Kameyama, A., Keaty, J., Masubuchi, Y., Pham, M., Pille, J., Posluszny, S, Riley, M., Stasiak, D. L., Suzuoki, M., Takahashi, O., Warnock, J., Weitzel, S., Wendel, D., and Yazawa, K. 2006. Overview of the architecture, circuit designs and physical implementation of the first generation cell processor. IEEE J. Solid-State Circ. 41, 1, 179--196.
PTM. Predictive technology model. http://www.eas.asu.edu/~ptm/.
Karthikeyan Sankaralingam , Ramadass Nagarajan , Haiming Liu , Changkyu Kim , Jaehyuk Huh , Doug Burger , Stephen W. Keckler , Charles R. Moore, Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859667]
Li Shang , Li-Shiuan Peh , Niraj K. Jha, Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.91, February 08-12, 2003
Michael Bedford Taylor , Walter Lee , Jason Miller , David Wentzlaff , Ian Bratt , Ben Greenwald , Henry Hoffmann , Paul Johnson , Jason Kim , James Psota , Arvind Saraf , Nathan Shnidman , Volker Strumpen , Matt Frank , Saman Amarasinghe , Anant Agarwal, Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams, Proceedings of the 31st annual international symposium on Computer architecture, p.2, June 19-23, 2004, München, Germany
Hang-Sheng Wang , Xinping Zhu , Li-Shiuan Peh , Sharad Malik, Orion: a power-performance simulator for interconnection networks, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Zhao, W. and Cao, Y. 2006. New generation of predictive technology model for sub-45nm early design exploration. IEEE Trans. Electron. Dev. 53, 11, 2816--2823.
