INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/fulladder_gatelevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_gatelevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_1_1/lab9_1_1.srcs/sources_1/new/lab9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab9/lab9_1_1/lab9_1_1.srcs/sim_1/new/lab9_1_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab9_1_1_tb
