// Seed: 3391965808
`timescale 1 ps / 1 ps
module module_0 (
    output id_0,
    input  id_1,
    output id_2
);
  type_3(
      id_0 - 1, id_1, id_1
  );
endmodule
module module_1 (
    input id_0,
    output id_1,
    output logic id_2,
    output logic id_3
);
  logic id_4;
  logic id_5;
endmodule
