

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Sat Jun 20 16:50:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.295 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      127|      209| 1.270 us | 2.090 us |  127|  209|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_height  |      126|      208|  14 ~ 16 |          -|          -|  9 ~ 13 |    no    |
        | + loop_width  |       11|       13|         3|          1|          1| 10 ~ 12 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     75|    -|
|Memory           |        0|      -|      48|      6|    0|
|Multiplexer      |        -|      -|       -|    156|    -|
|Register         |        -|      -|     439|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     487|   1377|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+-------+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Sobel_mux_32_8_1_1_U13  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U14  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U15  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U16  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    |Sobel_mux_32_8_1_1_U17  |Sobel_mux_32_8_1_1  |        0|      0|  0|  15|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+
    |Total                   |                    |        0|      0|  0|  75|    0|
    +------------------------+--------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        0|  16|   2|    0|    10|    8|     1|           80|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        0|  16|   2|    0|    10|    8|     1|           80|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        0|  16|   2|    0|    10|    8|     1|           80|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                      |        0|  48|   6|    0|    30|   24|     3|          240|
    +-----------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_683_p2                |     +    |      0|  0|  39|           2|          32|
    |add_ln118_1_fu_634_p2              |     +    |      0|  0|  10|           1|           2|
    |add_ln118_fu_602_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln147_fu_390_p2                |     +    |      0|  0|  15|           3|           7|
    |add_ln443_1_fu_336_p2              |     +    |      0|  0|  15|           2|           6|
    |add_ln443_fu_326_p2                |     +    |      0|  0|  15|           2|           6|
    |add_ln458_fu_400_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln506_1_fu_527_p2              |     +    |      0|  0|  39|           3|          32|
    |add_ln506_fu_465_p2                |     +    |      0|  0|  39|           2|          32|
    |add_ln507_fu_354_p2                |     +    |      0|  0|  10|           2|           2|
    |add_ln703_1_fu_1005_p2             |     +    |      0|  0|  17|          10|          10|
    |add_ln703_2_fu_1033_p2             |     +    |      0|  0|  17|          10|          10|
    |add_ln703_4_fu_1039_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_5_fu_1105_p2             |     +    |      0|  0|   8|           8|           8|
    |add_ln703_fu_995_p2                |     +    |      0|  0|  16|           9|           9|
    |i_V_fu_411_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_661_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_Val2_1_fu_1110_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1091_p2                |     +    |      0|  0|   8|          11|          11|
    |sub_ln142_1_fu_566_p2              |     -    |      0|  0|  39|           2|          32|
    |sub_ln142_2_fu_722_p2              |     -    |      0|  0|  39|           1|          32|
    |sub_ln142_fu_504_p2                |     -    |      0|  0|  39|           1|          32|
    |sub_ln144_1_fu_621_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln144_fu_589_p2                |     -    |      0|  0|  10|           2|           2|
    |sub_ln147_fu_741_p2                |     -    |      0|  0|  39|          32|          32|
    |sub_ln493_1_fu_796_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln493_2_fu_648_p2              |     -    |      0|  0|  10|           2|           2|
    |sub_ln493_fu_616_p2                |     -    |      0|  0|  10|           2|           2|
    |sub_ln703_1_fu_989_p2              |     -    |      0|  0|   8|           8|           8|
    |sub_ln703_2_fu_1011_p2             |     -    |      0|  0|   8|           8|           8|
    |sub_ln703_3_fu_1077_p2             |     -    |      0|  0|   8|          11|          11|
    |sub_ln703_fu_979_p2                |     -    |      0|  0|   8|           1|           8|
    |and_ln118_1_fu_552_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_2_fu_708_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln118_fu_490_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln144_fu_766_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln512_fu_801_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_899                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op155_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op156_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op164_store_state4    |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1137_p2                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln118_1_fu_547_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln118_2_fu_703_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln118_fu_485_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_1_fu_580_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_2_fu_736_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln144_fu_518_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln443_fu_406_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln444_fu_656_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln785_fu_1131_p2              |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln879_1_fu_450_p2             |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln879_fu_444_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln887_fu_417_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln891_fu_677_p2               |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln899_1_fu_456_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln899_fu_438_p2               |   icmp   |      0|  0|  18|          31|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |or_ln118_fu_760_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_1151_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln457_fu_784_p2                 |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_832_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_850_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_867_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |select_ln118_1_fu_640_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln118_2_fu_746_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln118_fu_608_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln139_1_fu_572_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln139_2_fu_728_p3           |  select  |      0|  0|  32|           1|          32|
    |select_ln139_fu_510_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln144_1_fu_626_p3           |  select  |      0|  0|   2|           1|           2|
    |select_ln144_fu_594_p3             |  select  |      0|  0|   2|           1|           2|
    |select_ln340_fu_1143_p3            |  select  |      0|  0|   2|           1|           2|
    |src_kernel_win_0_va_4_fu_920_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_5_fu_938_p3    |  select  |      0|  0|   8|           1|           8|
    |x_fu_772_p3                        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln118_1_fu_479_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_2_fu_541_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_3_fu_697_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln118_4_fu_754_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln147_fu_372_p2                |    xor   |      0|  0|   3|           2|           3|
    |xor_ln457_fu_422_p2                |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_1125_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1140|         720|         944|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  27|          5|    1|          5|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_allocacmp_right_border_buf_0_6  |   9|          2|    8|         16|
    |k_buf_0_val_4_d1                       |  15|          3|    8|         24|
    |k_buf_0_val_5_d1                       |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n              |   9|          2|    1|          2|
    |p_src_cols_V_blk_n                     |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n              |   9|          2|    1|          2|
    |p_src_rows_V_blk_n                     |   9|          2|    1|          2|
    |real_start                             |   9|          2|    1|          2|
    |t_V_2_reg_299                          |   9|          2|   32|         64|
    |t_V_reg_288                            |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 156|         33|   97|        213|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln458_reg_1273                |   2|   0|    2|          0|
    |add_ln507_reg_1256                |   2|   0|    2|          0|
    |add_ln703_1_reg_1395              |  10|   0|   10|          0|
    |add_ln703_2_reg_1400              |  10|   0|   10|          0|
    |add_ln703_4_reg_1405              |   8|   0|    8|          0|
    |and_ln118_2_reg_1340              |   1|   0|    1|          0|
    |and_ln512_reg_1376                |   1|   0|    1|          0|
    |and_ln512_reg_1376_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |cols_reg_1240                     |  32|   0|   32|          0|
    |i_V_reg_1282                      |  32|   0|   32|          0|
    |icmp_ln444_reg_1331               |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1305             |   1|   0|    1|          0|
    |icmp_ln879_reg_1301               |   1|   0|    1|          0|
    |icmp_ln887_reg_1287               |   1|   0|    1|          0|
    |icmp_ln899_1_reg_1309             |   1|   0|    1|          0|
    |icmp_ln899_reg_1296               |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1351       |   4|   0|    4|          0|
    |k_buf_0_val_4_addr_reg_1364       |   4|   0|    4|          0|
    |k_buf_0_val_5_addr_reg_1370       |   4|   0|    4|          0|
    |or_ln457_reg_1344                 |   1|   0|    1|          0|
    |right_border_buf_0_1_fu_178       |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_182       |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_186       |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_190       |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_194       |   8|   0|    8|          0|
    |right_border_buf_0_6_reg_1325     |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_174       |   8|   0|    8|          0|
    |sext_ln147_1_reg_1268             |  31|   0|   32|          1|
    |sext_ln443_1_reg_1251             |  32|   0|   32|          0|
    |sext_ln443_reg_1246               |  32|   0|   32|          0|
    |src_kernel_win_0_va_1_fu_162      |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_166      |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_170      |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_reg_1380    |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1385    |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1390    |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_158        |   8|   0|    8|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |stop_row_reg_1230                 |  32|   0|   32|          0|
    |sub_ln493_1_reg_1357              |   2|   0|    2|          0|
    |sub_ln493_2_reg_1320              |   2|   0|    2|          0|
    |sub_ln493_reg_1315                |   2|   0|    2|          0|
    |t_V_2_reg_299                     |  32|   0|   32|          0|
    |t_V_reg_288                       |  32|   0|   32|          0|
    |xor_ln147_reg_1262                |   2|   0|    2|          0|
    |xor_ln457_reg_1291                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 439|   0|  440|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|start_out                    | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|start_write                  | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_rows_V_dout            |  in |    5|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |    5|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 7 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 8 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 11 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 12 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str87, i32 0, i32 0, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str91, [1 x i8]* @p_str92)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.56ns)   --->   "%k_buf_0_val_3 = alloca [10 x i8], align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 19 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 20 [1/1] (1.56ns)   --->   "%k_buf_0_val_4 = alloca [10 x i8], align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 20 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%k_buf_0_val_5 = alloca [10 x i8], align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 21 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str156, i32 0, i32 0, [1 x i8]* @p_str157, [1 x i8]* @p_str158, [1 x i8]* @p_str159, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str160, [11 x i8]* @ScalarProp_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str161, i32 0, i32 0, [1 x i8]* @p_str162, [1 x i8]* @p_str163, [1 x i8]* @p_str164, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str165, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.07ns)   --->   "%p_src_rows_V_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %p_src_rows_V)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 24 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%stop_row = sext i5 %p_src_rows_V_read to i32" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 25 'sext' 'stop_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i5 %p_src_rows_V_read to i6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 26 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.07ns)   --->   "%p_src_cols_V_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %p_src_cols_V)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 27 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cols = sext i5 %p_src_cols_V_read to i32" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 28 'sext' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1304 = sext i5 %p_src_cols_V_read to i6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 29 'sext' 'sext_ln1304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([62 x i8]* @hls_KD_KD_LineBuffe) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 30 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%rend_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([62 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:627->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:400->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 31 'specregionend' 'rend_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.52ns)   --->   "%add_ln443 = add i6 2, %sext_ln1304" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'add' 'add_ln443' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln443 = sext i6 %add_ln443 to i32" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'sext' 'sext_ln443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.52ns)   --->   "%add_ln443_1 = add i6 2, %sext_ln243" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'add' 'add_ln443_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln443_1 = sext i6 %add_ln443_1 to i32" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'sext' 'sext_ln443_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln506 = trunc i5 %p_src_rows_V_read to i2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'trunc' 'trunc_ln506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln458 = trunc i5 %p_src_cols_V_read to i2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'trunc' 'trunc_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.09ns)   --->   "%add_ln507 = add i2 -1, %trunc_ln506" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 38 'add' 'add_ln507' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i5 %p_src_rows_V_read to i1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln147, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'bitconcatenate' 'sext_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.71ns)   --->   "%xor_ln147 = xor i2 %sext_ln, -2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 41 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln147_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %p_src_cols_V_read, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'bitconcatenate' 'shl_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln147 = sext i6 %shl_ln147_1 to i7" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'sext' 'sext_ln147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.60ns)   --->   "%add_ln147 = add i7 -2, %sext_ln147" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'add' 'add_ln147' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln147_1 = sext i7 %add_ln147 to i32" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 45 'sext' 'sext_ln147_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.09ns)   --->   "%add_ln458 = add i2 -1, %trunc_ln458" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 46 'add' 'add_ln458' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.24ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 47 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 6.35>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %"hls::LineBuffer<6, 10, unsigned char, 0>::LineBuffer.1.region" ], [ %i_V, %loop_height_end ]"   --->   Operation 48 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.86ns)   --->   "%icmp_ln443 = icmp eq i32 %t_V, %sext_ln443_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'icmp' 'icmp_ln443' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 13, i64 0)"   --->   Operation 50 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.00ns)   --->   "%i_V = add i32 %t_V, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'add' 'i_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln443, label %.exit, label %loop_height_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str29) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str29)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'specregionbegin' 'tmp_4_i' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.86ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %stop_row" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:492->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'icmp' 'icmp_ln887' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.71ns)   --->   "%xor_ln457 = xor i1 %icmp_ln887, true" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'xor' 'xor_ln457' <Predicate = (!icmp_ln443)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.86ns)   --->   "%icmp_ln899 = icmp ne i31 %tmp, 0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.86ns)   --->   "%icmp_ln879 = icmp eq i32 %t_V, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.86ns)   --->   "%icmp_ln879_1 = icmp eq i32 %t_V, 0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'icmp' 'icmp_ln879_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.86ns)   --->   "%icmp_ln899_1 = icmp ugt i32 %t_V, %stop_row" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln506_1 = trunc i32 %t_V to i2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'trunc' 'trunc_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.00ns)   --->   "%add_ln506 = add i32 -1, %t_V" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'add' 'add_ln506' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'bitselect' 'tmp_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%xor_ln118_1 = xor i1 %tmp_1, true" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'xor' 'xor_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (1.86ns)   --->   "%icmp_ln118 = icmp slt i32 %add_ln506, %stop_row" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%and_ln118 = and i1 %icmp_ln118, %xor_ln118_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'and' 'and_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'bitselect' 'tmp_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.00ns)   --->   "%sub_ln142 = sub i32 1, %t_V" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'sub' 'sub_ln142' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.66ns)   --->   "%select_ln139 = select i1 %tmp_2, i32 %sub_ln142, i32 %add_ln506" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'select' 'select_ln139' <Predicate = (!icmp_ln443)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.86ns)   --->   "%icmp_ln144 = icmp slt i32 %select_ln139, %stop_row" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i32 %select_ln139 to i2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'trunc' 'trunc_ln147_1' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.00ns)   --->   "%add_ln506_1 = add i32 -3, %t_V" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'add' 'add_ln506_1' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 74 'bitselect' 'tmp_9' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%xor_ln118_2 = xor i1 %tmp_9, true" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'xor' 'xor_ln118_2' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (1.86ns)   --->   "%icmp_ln118_1 = icmp slt i32 %add_ln506_1, %stop_row" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 76 'icmp' 'icmp_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%and_ln118_1 = and i1 %icmp_ln118_1, %xor_ln118_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'and' 'and_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln506_1, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'bitselect' 'tmp_10' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.00ns)   --->   "%sub_ln142_1 = sub i32 3, %t_V" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln443)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.66ns)   --->   "%select_ln139_1 = select i1 %tmp_10, i32 %sub_ln142_1, i32 %add_ln506_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'select' 'select_ln139_1' <Predicate = (!icmp_ln443)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.86ns)   --->   "%icmp_ln144_1 = icmp slt i32 %select_ln139_1, %stop_row" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'icmp' 'icmp_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln147_2 = trunc i32 %select_ln139_1 to i2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'trunc' 'trunc_ln147_2' <Predicate = (!icmp_ln443)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.09ns)   --->   "%sub_ln144 = sub i2 %xor_ln147, %trunc_ln147_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'sub' 'sub_ln144' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%select_ln144 = select i1 %icmp_ln144, i2 %trunc_ln147_1, i2 %sub_ln144" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'select' 'select_ln144' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (1.09ns)   --->   "%add_ln118 = add i2 -1, %trunc_ln506_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'add' 'add_ln118' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %and_ln118, i2 %add_ln118, i2 %select_ln144" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'select' 'select_ln118' <Predicate = (!icmp_ln443)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.09ns) (out node of the LUT)   --->   "%sub_ln493 = sub i2 %add_ln507, %select_ln118" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 87 'sub' 'sub_ln493' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (1.09ns)   --->   "%sub_ln144_1 = sub i2 %xor_ln147, %trunc_ln147_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 88 'sub' 'sub_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln118_1)   --->   "%select_ln144_1 = select i1 %icmp_ln144_1, i2 %trunc_ln147_2, i2 %sub_ln144_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 89 'select' 'select_ln144_1' <Predicate = (!icmp_ln443)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.09ns)   --->   "%add_ln118_1 = add i2 1, %trunc_ln506_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 90 'add' 'add_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.72ns) (out node of the LUT)   --->   "%select_ln118_1 = select i1 %and_ln118_1, i2 %add_ln118_1, i2 %select_ln144_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:506->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'select' 'select_ln118_1' <Predicate = (!icmp_ln443)> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.09ns) (out node of the LUT)   --->   "%sub_ln493_2 = sub i2 %add_ln507, %select_ln118_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'sub' 'sub_ln493_2' <Predicate = (!icmp_ln443)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (1.24ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'br' <Predicate = (!icmp_ln443)> <Delay = 1.24>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 94 'ret' <Predicate = (icmp_ln443)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.47>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %loop_height_begin ], [ %j_V, %loop_width_end ]"   --->   Operation 95 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 96 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.86ns)   --->   "%icmp_ln444 = icmp eq i32 %t_V_2, %sext_ln443" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 97 'icmp' 'icmp_ln444' <Predicate = true> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 12, i64 0)"   --->   Operation 98 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.00ns)   --->   "%j_V = add i32 %t_V_2, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln444, label %loop_height_end, label %loop_width_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'partselect' 'tmp_11' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.86ns)   --->   "%icmp_ln891 = icmp ne i31 %tmp_11, 0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln444)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (2.00ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:451->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'add' 'ImagLoc_x' <Predicate = (!icmp_ln444)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'bitselect' 'tmp_12' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln118_2)   --->   "%xor_ln118_3 = xor i1 %tmp_12, true" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'xor' 'xor_ln118_3' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.86ns)   --->   "%icmp_ln118_2 = icmp slt i32 %ImagLoc_x, %cols" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'icmp' 'icmp_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln118_2 = and i1 %icmp_ln118_2, %xor_ln118_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'and' 'and_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'bitselect' 'tmp_13' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.00ns)   --->   "%sub_ln142_2 = sub i32 1, %t_V_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:142->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln444)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.66ns)   --->   "%select_ln139_2 = select i1 %tmp_13, i32 %sub_ln142_2, i32 %ImagLoc_x" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:139->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'select' 'select_ln139_2' <Predicate = (!icmp_ln444)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (1.86ns)   --->   "%icmp_ln144_2 = icmp slt i32 %select_ln139_2, %cols" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'icmp' 'icmp_ln144_2' <Predicate = (!icmp_ln444)> <Delay = 1.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (2.00ns)   --->   "%sub_ln147 = sub i32 %sext_ln147_1, %select_ln139_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:147->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'sub' 'sub_ln147' <Predicate = (!icmp_ln444)> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%select_ln118_2 = select i1 %and_ln118_2, i32 %ImagLoc_x, i32 %sub_ln147" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'select' 'select_ln118_2' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%xor_ln118_4 = xor i1 %icmp_ln118_2, true" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'xor' 'xor_ln118_4' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln144)   --->   "%or_ln118 = or i1 %tmp_12, %xor_ln118_4" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:118->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'or' 'or_ln118' <Predicate = (!icmp_ln444)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln144 = and i1 %icmp_ln144_2, %or_ln118" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'and' 'and_ln144' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.66ns) (out node of the LUT)   --->   "%x = select i1 %and_ln144, i32 %select_ln139_2, i32 %select_ln118_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgbase.h:144->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:452->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'select' 'x' <Predicate = (!icmp_ln444)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln458_1 = trunc i32 %x to i2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'trunc' 'trunc_ln458_1' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.71ns)   --->   "%or_ln457 = or i1 %icmp_ln118_2, %xor_ln457" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'or' 'or_ln457' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln835 = zext i32 %x to i64" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'zext' 'zext_ln835' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [10 x i8]* %k_buf_0_val_3, i64 0, i64 %zext_ln835" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.56ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'load' 'k_buf_0_val_3_load' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 123 [1/1] (1.09ns)   --->   "%sub_ln493_1 = sub i2 %add_ln458, %trunc_ln458_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:493->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:501->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'sub' 'sub_ln493_1' <Predicate = (!icmp_ln444)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [10 x i8]* %k_buf_0_val_4, i64 0, i64 %zext_ln835" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 124 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.56ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'load' 'k_buf_0_val_4_load' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [10 x i8]* %k_buf_0_val_5, i64 0, i64 %zext_ln835" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:835->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_mem.h:843->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 127 [2/2] (1.56ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'load' 'k_buf_0_val_5_load' <Predicate = (!icmp_ln444)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %and_ln118_2, label %2, label %._crit_edge476.i.i_ifconv" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:465->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 128 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %3, label %borderInterpolate.exit493.i.0.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:466->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 129 'br' <Predicate = (!icmp_ln444 & and_ln118_2)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.0.i", label %._crit_edge478.i.0.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %"operator().exit536.i.1.i", label %._crit_edge478.i.1.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %"operator().exit536.i.2.i", label %._crit_edge478.i.2.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:471->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i.i_ifconv"   --->   Operation 133 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & !icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader460.i.preheader.0.i, label %._crit_edge476.i.i_ifconv" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:475->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 134 'br' <Predicate = (!icmp_ln444 & and_ln118_2 & icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.71ns)   --->   "%and_ln512 = and i1 %icmp_ln899, %icmp_ln891" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 135 'and' 'and_ln512' <Predicate = (!icmp_ln444)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %and_ln512, label %.preheader.0.i, label %loop_width_end" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:512->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.29>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 137 'load' 'right_border_buf_0_7' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 138 'load' 'right_border_buf_0_8' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'load' 'right_border_buf_0_9' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'load' 'right_border_buf_0_10' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'load' 'right_border_buf_0_11' <Predicate = (!or_ln457)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str30) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str30)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 143 'specregionbegin' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:448->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str31) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:450->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/2] (1.56ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 146 'load' 'k_buf_0_val_3_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 147 [1/1] (1.29ns)   --->   "%tmp_3 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %sub_ln493_1)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'mux' 'tmp_3' <Predicate = (!or_ln457)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.95ns)   --->   "%col_buf_0_val_0_0 = select i1 %or_ln457, i8 %k_buf_0_val_3_load, i8 %tmp_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'select' 'col_buf_0_val_0_0' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/2] (1.56ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'load' 'k_buf_0_val_4_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 150 [1/1] (1.29ns)   --->   "%tmp_4 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %sub_ln493_1)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'mux' 'tmp_4' <Predicate = (!or_ln457)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.95ns)   --->   "%col_buf_0_val_1_0 = select i1 %or_ln457, i8 %k_buf_0_val_4_load, i8 %tmp_4" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'select' 'col_buf_0_val_1_0' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 152 [1/2] (1.56ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:460->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'load' 'k_buf_0_val_5_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 153 [1/1] (1.29ns)   --->   "%tmp_5 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %sub_ln493_1)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:458->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'mux' 'tmp_5' <Predicate = (!or_ln457)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.95ns)   --->   "%col_buf_0_val_2_0 = select i1 %or_ln457, i8 %k_buf_0_val_5_load, i8 %tmp_5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:457->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'select' 'col_buf_0_val_2_0' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (3.07ns)   --->   "%tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:468->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'read' 'tmp_18' <Predicate = (and_ln118_2 & !icmp_ln899)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 156 [1/1] (1.56ns)   --->   "store i8 %tmp_18, i8* %k_buf_0_val_5_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'store' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.0.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'br' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (1.56ns)   --->   "store i8 %tmp_18, i8* %k_buf_0_val_4_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'store' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879_1)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.1.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'br' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879_1)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (1.56ns)   --->   "store i8 %tmp_18, i8* %k_buf_0_val_3_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:472->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'store' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.2.i" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:473->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'br' <Predicate = (and_ln118_2 & !icmp_ln899 & icmp_ln879)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'load' 'right_border_buf_0_12' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'load' 'right_border_buf_0_13' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.56ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 165 [1/1] (1.56ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:489->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 166 [1/1] (3.07ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'read' 'tmp_15' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 167 [1/1] (1.56ns)   --->   "store i8 %tmp_15, i8* %k_buf_0_val_3_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:493->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 10> <RAM>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge476.i.i_ifconv" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:495->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'br' <Predicate = (and_ln118_2 & icmp_ln899 & icmp_ln887)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (1.29ns)   --->   "%tmp_6 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'mux' 'tmp_6' <Predicate = (icmp_ln899_1)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (0.95ns)   --->   "%src_kernel_win_0_va_4 = select i1 %icmp_ln899_1, i8 %tmp_6, i8 %col_buf_0_val_0_0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'select' 'src_kernel_win_0_va_4' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (1.29ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %sub_ln493_2)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:507->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'mux' 'tmp_7' <Predicate = (icmp_ln899_1)> <Delay = 1.29> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.95ns)   --->   "%src_kernel_win_0_va_5 = select i1 %icmp_ln899_1, i8 %tmp_7, i8 %col_buf_0_val_2_0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:502->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'select' 'src_kernel_win_0_va_5' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'load' 'src_kernel_win_0_va_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'load' 'src_kernel_win_0_va_7' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 181 'load' 'src_kernel_win_0_va_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'load' 'src_kernel_win_0_va_9' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i8 %src_kernel_win_0_va_9 to i9" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'zext' 'zext_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_8, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'bitconcatenate' 'shl_ln' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i9 %shl_ln to i10" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'zext' 'zext_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1118 = shl i8 %src_kernel_win_0_va_8, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'shl' 'shl_ln1118' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703 = sub i8 0, %shl_ln1118" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 187 'sub' 'sub_ln703' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i8 %src_kernel_win_0_va_5 to i9" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 188 'zext' 'zext_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%sub_ln703_1 = sub i8 %sub_ln703, %src_kernel_win_0_va_9" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 189 'sub' 'sub_ln703_1' <Predicate = (and_ln512)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 190 [1/1] (1.76ns)   --->   "%add_ln703 = add i9 %zext_ln703, %zext_ln1118" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 190 'add' 'add_ln703' <Predicate = (and_ln512)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln703_3 = zext i9 %add_ln703 to i10" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 191 'zext' 'zext_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.76ns)   --->   "%add_ln703_1 = add i10 %zext_ln1118_1, %zext_ln703_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 192 'add' 'add_ln703_1' <Predicate = (and_ln512)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_2 = sub i8 %sub_ln703_1, %src_kernel_win_0_va_5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 193 'sub' 'sub_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_6, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:289->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 194 'bitconcatenate' 'shl_ln1118_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln703_4 = zext i9 %shl_ln1118_1 to i10" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 195 'zext' 'zext_ln703_4' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln703_5 = zext i8 %src_kernel_win_0_va_4 to i10" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 196 'zext' 'zext_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.76ns)   --->   "%add_ln703_2 = add i10 %zext_ln703_5, %zext_ln703_4" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 197 'add' 'add_ln703_2' <Predicate = (and_ln512)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%add_ln703_4 = add i8 %sub_ln703_2, %src_kernel_win_0_va_7" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 198 'add' 'add_ln703_4' <Predicate = (and_ln512)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 199 'load' 'src_kernel_win_0_va_10' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 200 'load' 'src_kernel_win_0_va_11' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str30, i32 %tmp_5_i)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:518->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 201 'specregionend' 'empty_47' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_3" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 202 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_5, i8* %src_kernel_win_0_va_2" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 203 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 204 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_4, i8* %src_kernel_win_0_va" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 205 'store' <Predicate = (!icmp_ln444)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:444->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 206 'br' <Predicate = (!icmp_ln444)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.72>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i10 %add_ln703_1 to i11" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 207 'zext' 'zext_ln703_1' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln703_2 = zext i8 %src_kernel_win_0_va_7 to i11" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 208 'zext' 'zext_ln703_2' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln703_3 = sub i11 %zext_ln703_2, %zext_ln703_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 209 'sub' 'sub_ln703_3' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln703 = shl i8 %src_kernel_win_0_va_6, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 210 'shl' 'shl_ln703' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln703_6 = zext i10 %add_ln703_2 to i11" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 211 'zext' 'zext_ln703_6' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (2.80ns) (root node of TernaryAdder)   --->   "%p_Val2_s = add i11 %sub_ln703_3, %zext_ln703_6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:290->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:303->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 212 'add' 'p_Val2_s' <Predicate = (and_ln512)> <Delay = 2.80> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 213 'bitselect' 'p_Result_s' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i8 %src_kernel_win_0_va_4, %shl_ln703" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 214 'add' 'add_ln703_5' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 215 [1/1] (2.70ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %add_ln703_4, %add_ln703_5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 215 'add' 'p_Val2_1' <Predicate = (and_ln512)> <Delay = 2.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_8 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 216 'partselect' 'tmp_8' <Predicate = (and_ln512)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.71ns)   --->   "%xor_ln785 = xor i1 %p_Result_s, true" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 217 'xor' 'xor_ln785' <Predicate = (and_ln512)> <Delay = 0.71> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.88ns)   --->   "%icmp_ln785 = icmp ne i3 %tmp_8, 0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 218 'icmp' 'icmp_ln785' <Predicate = (and_ln512)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %icmp_ln785, %xor_ln785" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 219 'and' 'overflow' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%select_ln340 = select i1 %xor_ln785, i8 -1, i8 0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 220 'select' 'select_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%or_ln340 = or i1 %p_Result_s, %overflow" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 221 'or' 'or_ln340' <Predicate = (and_ln512)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %or_ln340, i8 %select_ln340, i8 %p_Val2_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:409->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_types.h:500->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:304->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:514->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 222 'select' 'p_Val2_3' <Predicate = (and_ln512)> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 223 [1/1] (3.07ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:515->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 223 'write' <Predicate = (and_ln512)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br label %loop_width_end" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:516->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 224 'br' <Predicate = (and_ln512)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str29, i32 %tmp_4_i)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:519->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 225 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:443->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 0011111]
src_kernel_win_0_va_1  (alloca           ) [ 0011111]
src_kernel_win_0_va_2  (alloca           ) [ 0011111]
src_kernel_win_0_va_3  (alloca           ) [ 0011111]
right_border_buf_0_s   (alloca           ) [ 0011111]
right_border_buf_0_1   (alloca           ) [ 0011111]
right_border_buf_0_2   (alloca           ) [ 0011111]
right_border_buf_0_3   (alloca           ) [ 0011111]
right_border_buf_0_4   (alloca           ) [ 0011111]
right_border_buf_0_5   (alloca           ) [ 0011111]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
k_buf_0_val_3          (alloca           ) [ 0011111]
k_buf_0_val_4          (alloca           ) [ 0011111]
k_buf_0_val_5          (alloca           ) [ 0011111]
specinterface_ln0      (specinterface    ) [ 0000000]
specinterface_ln0      (specinterface    ) [ 0000000]
p_src_rows_V_read      (read             ) [ 0000000]
stop_row               (sext             ) [ 0011111]
sext_ln243             (sext             ) [ 0000000]
p_src_cols_V_read      (read             ) [ 0000000]
cols                   (sext             ) [ 0011111]
sext_ln1304            (sext             ) [ 0000000]
rbegin_i_i_i           (specregionbegin  ) [ 0000000]
rend_i_i_0_i           (specregionend    ) [ 0000000]
add_ln443              (add              ) [ 0000000]
sext_ln443             (sext             ) [ 0011111]
add_ln443_1            (add              ) [ 0000000]
sext_ln443_1           (sext             ) [ 0011111]
trunc_ln506            (trunc            ) [ 0000000]
trunc_ln458            (trunc            ) [ 0000000]
add_ln507              (add              ) [ 0011111]
trunc_ln147            (trunc            ) [ 0000000]
sext_ln                (bitconcatenate   ) [ 0000000]
xor_ln147              (xor              ) [ 0011111]
shl_ln147_1            (bitconcatenate   ) [ 0000000]
sext_ln147             (sext             ) [ 0000000]
add_ln147              (add              ) [ 0000000]
sext_ln147_1           (sext             ) [ 0011111]
add_ln458              (add              ) [ 0011111]
br_ln443               (br               ) [ 0111111]
t_V                    (phi              ) [ 0010000]
icmp_ln443             (icmp             ) [ 0011111]
empty                  (speclooptripcount) [ 0000000]
i_V                    (add              ) [ 0111111]
br_ln443               (br               ) [ 0000000]
specloopname_ln443     (specloopname     ) [ 0000000]
tmp_4_i                (specregionbegin  ) [ 0001111]
icmp_ln887             (icmp             ) [ 0001110]
xor_ln457              (xor              ) [ 0001110]
tmp                    (partselect       ) [ 0000000]
icmp_ln899             (icmp             ) [ 0001110]
icmp_ln879             (icmp             ) [ 0001110]
icmp_ln879_1           (icmp             ) [ 0001110]
icmp_ln899_1           (icmp             ) [ 0001110]
trunc_ln506_1          (trunc            ) [ 0000000]
add_ln506              (add              ) [ 0000000]
tmp_1                  (bitselect        ) [ 0000000]
xor_ln118_1            (xor              ) [ 0000000]
icmp_ln118             (icmp             ) [ 0000000]
and_ln118              (and              ) [ 0000000]
tmp_2                  (bitselect        ) [ 0000000]
sub_ln142              (sub              ) [ 0000000]
select_ln139           (select           ) [ 0000000]
icmp_ln144             (icmp             ) [ 0000000]
trunc_ln147_1          (trunc            ) [ 0000000]
add_ln506_1            (add              ) [ 0000000]
tmp_9                  (bitselect        ) [ 0000000]
xor_ln118_2            (xor              ) [ 0000000]
icmp_ln118_1           (icmp             ) [ 0000000]
and_ln118_1            (and              ) [ 0000000]
tmp_10                 (bitselect        ) [ 0000000]
sub_ln142_1            (sub              ) [ 0000000]
select_ln139_1         (select           ) [ 0000000]
icmp_ln144_1           (icmp             ) [ 0000000]
trunc_ln147_2          (trunc            ) [ 0000000]
sub_ln144              (sub              ) [ 0000000]
select_ln144           (select           ) [ 0000000]
add_ln118              (add              ) [ 0000000]
select_ln118           (select           ) [ 0000000]
sub_ln493              (sub              ) [ 0001110]
sub_ln144_1            (sub              ) [ 0000000]
select_ln144_1         (select           ) [ 0000000]
add_ln118_1            (add              ) [ 0000000]
select_ln118_1         (select           ) [ 0000000]
sub_ln493_2            (sub              ) [ 0001110]
br_ln444               (br               ) [ 0011111]
ret_ln0                (ret              ) [ 0000000]
t_V_2                  (phi              ) [ 0001010]
right_border_buf_0_6   (load             ) [ 0001100]
icmp_ln444             (icmp             ) [ 0011111]
empty_46               (speclooptripcount) [ 0000000]
j_V                    (add              ) [ 0011111]
br_ln444               (br               ) [ 0000000]
tmp_11                 (partselect       ) [ 0000000]
icmp_ln891             (icmp             ) [ 0000000]
ImagLoc_x              (add              ) [ 0000000]
tmp_12                 (bitselect        ) [ 0000000]
xor_ln118_3            (xor              ) [ 0000000]
icmp_ln118_2           (icmp             ) [ 0000000]
and_ln118_2            (and              ) [ 0011111]
tmp_13                 (bitselect        ) [ 0000000]
sub_ln142_2            (sub              ) [ 0000000]
select_ln139_2         (select           ) [ 0000000]
icmp_ln144_2           (icmp             ) [ 0000000]
sub_ln147              (sub              ) [ 0000000]
select_ln118_2         (select           ) [ 0000000]
xor_ln118_4            (xor              ) [ 0000000]
or_ln118               (or               ) [ 0000000]
and_ln144              (and              ) [ 0000000]
x                      (select           ) [ 0000000]
trunc_ln458_1          (trunc            ) [ 0000000]
or_ln457               (or               ) [ 0001100]
zext_ln835             (zext             ) [ 0000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 0001100]
sub_ln493_1            (sub              ) [ 0001100]
k_buf_0_val_4_addr     (getelementptr    ) [ 0001100]
k_buf_0_val_5_addr     (getelementptr    ) [ 0001100]
br_ln465               (br               ) [ 0000000]
br_ln466               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln471               (br               ) [ 0000000]
br_ln0                 (br               ) [ 0000000]
br_ln475               (br               ) [ 0000000]
and_ln512              (and              ) [ 0001110]
br_ln512               (br               ) [ 0000000]
right_border_buf_0_7   (load             ) [ 0000000]
right_border_buf_0_8   (load             ) [ 0000000]
right_border_buf_0_9   (load             ) [ 0000000]
right_border_buf_0_10  (load             ) [ 0000000]
right_border_buf_0_11  (load             ) [ 0000000]
specloopname_ln444     (specloopname     ) [ 0000000]
tmp_5_i                (specregionbegin  ) [ 0000000]
specpipeline_ln448     (specpipeline     ) [ 0000000]
specloopname_ln450     (specloopname     ) [ 0000000]
k_buf_0_val_3_load     (load             ) [ 0000000]
tmp_3                  (mux              ) [ 0000000]
col_buf_0_val_0_0      (select           ) [ 0000000]
k_buf_0_val_4_load     (load             ) [ 0000000]
tmp_4                  (mux              ) [ 0000000]
col_buf_0_val_1_0      (select           ) [ 0000000]
k_buf_0_val_5_load     (load             ) [ 0000000]
tmp_5                  (mux              ) [ 0000000]
col_buf_0_val_2_0      (select           ) [ 0000000]
tmp_18                 (read             ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
store_ln472            (store            ) [ 0000000]
br_ln473               (br               ) [ 0000000]
right_border_buf_0_12  (load             ) [ 0000000]
right_border_buf_0_13  (load             ) [ 0000000]
store_ln489            (store            ) [ 0000000]
store_ln489            (store            ) [ 0000000]
tmp_15                 (read             ) [ 0000000]
store_ln493            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
store_ln495            (store            ) [ 0000000]
br_ln495               (br               ) [ 0000000]
tmp_6                  (mux              ) [ 0000000]
src_kernel_win_0_va_4  (select           ) [ 0001010]
tmp_7                  (mux              ) [ 0000000]
src_kernel_win_0_va_5  (select           ) [ 0000000]
src_kernel_win_0_va_6  (load             ) [ 0001010]
src_kernel_win_0_va_7  (load             ) [ 0001010]
src_kernel_win_0_va_8  (load             ) [ 0000000]
src_kernel_win_0_va_9  (load             ) [ 0000000]
zext_ln1118            (zext             ) [ 0000000]
shl_ln                 (bitconcatenate   ) [ 0000000]
zext_ln1118_1          (zext             ) [ 0000000]
shl_ln1118             (shl              ) [ 0000000]
sub_ln703              (sub              ) [ 0000000]
zext_ln703             (zext             ) [ 0000000]
sub_ln703_1            (sub              ) [ 0000000]
add_ln703              (add              ) [ 0000000]
zext_ln703_3           (zext             ) [ 0000000]
add_ln703_1            (add              ) [ 0001010]
sub_ln703_2            (sub              ) [ 0000000]
shl_ln1118_1           (bitconcatenate   ) [ 0000000]
zext_ln703_4           (zext             ) [ 0000000]
zext_ln703_5           (zext             ) [ 0000000]
add_ln703_2            (add              ) [ 0001010]
add_ln703_4            (add              ) [ 0001010]
src_kernel_win_0_va_10 (load             ) [ 0000000]
src_kernel_win_0_va_11 (load             ) [ 0000000]
empty_47               (specregionend    ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
store_ln444            (store            ) [ 0000000]
br_ln444               (br               ) [ 0011111]
zext_ln703_1           (zext             ) [ 0000000]
zext_ln703_2           (zext             ) [ 0000000]
sub_ln703_3            (sub              ) [ 0000000]
shl_ln703              (shl              ) [ 0000000]
zext_ln703_6           (zext             ) [ 0000000]
p_Val2_s               (add              ) [ 0000000]
p_Result_s             (bitselect        ) [ 0000000]
add_ln703_5            (add              ) [ 0000000]
p_Val2_1               (add              ) [ 0000000]
tmp_8                  (partselect       ) [ 0000000]
xor_ln785              (xor              ) [ 0000000]
icmp_ln785             (icmp             ) [ 0000000]
overflow               (and              ) [ 0000000]
select_ln340           (select           ) [ 0000000]
or_ln340               (or               ) [ 0000000]
p_Val2_3               (select           ) [ 0000000]
write_ln515            (write            ) [ 0000000]
br_ln516               (br               ) [ 0000000]
empty_48               (specregionend    ) [ 0000000]
br_ln443               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str90"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str91"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str92"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str83"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i5P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str31"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_4_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_5_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_src_rows_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_src_cols_V_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="5" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18/4 tmp_15/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="write_ln515_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln515/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_buf_0_val_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="1"/>
<pin id="281" dir="0" index="4" bw="4" slack="0"/>
<pin id="282" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
<pin id="284" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/3 store_ln472/4 store_ln493/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="k_buf_0_val_4_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="276" dir="0" index="4" bw="4" slack="0"/>
<pin id="277" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
<pin id="279" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="k_buf_0_val_5_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="1"/>
<pin id="271" dir="0" index="4" bw="4" slack="0"/>
<pin id="272" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
<pin id="274" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/3 store_ln472/4 store_ln489/4 "/>
</bind>
</comp>

<comp id="288" class="1005" name="t_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="t_V_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="t_V_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="t_V_2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="stop_row_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="stop_row/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sext_ln243_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln243/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cols_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln1304_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1304/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln443_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln443_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln443/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln443_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln443_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sext_ln443_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln443_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln506_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="trunc_ln458_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln507_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln507/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="trunc_ln147_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln147_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="shl_ln147_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln147_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="sext_ln147_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="add_ln147_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln147/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sext_ln147_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln147_1/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln458_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln458/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln443_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln443/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_V_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln887_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="xor_ln457_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln457/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_ln899_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="0" index="1" bw="31" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln879_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln879_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln899_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899_1/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln506_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln506_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln506_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="xor_ln118_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln118_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln118_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sub_ln142_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln139_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="32" slack="0"/>
<pin id="514" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="icmp_ln144_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln147_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_1/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln506_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln506_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln118_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_2/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln118_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_1/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="and_ln118_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_1/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_10_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sub_ln142_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_1/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="select_ln139_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_1/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="icmp_ln144_1_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln147_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147_2/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sub_ln144_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="1"/>
<pin id="591" dir="0" index="1" bw="2" slack="0"/>
<pin id="592" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln144_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="2" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="add_ln118_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln118_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sub_ln493_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln144_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144_1/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln144_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="0" index="2" bw="2" slack="0"/>
<pin id="630" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln144_1/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="add_ln118_1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="select_ln118_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="0"/>
<pin id="643" dir="0" index="2" bw="2" slack="0"/>
<pin id="644" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sub_ln493_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="1"/>
<pin id="650" dir="0" index="1" bw="2" slack="0"/>
<pin id="651" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493_2/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="right_border_buf_0_6_load_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="2"/>
<pin id="655" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln444_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="2"/>
<pin id="659" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln444/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="j_V_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="667" class="1004" name="tmp_11_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="0" index="2" bw="1" slack="0"/>
<pin id="671" dir="0" index="3" bw="6" slack="0"/>
<pin id="672" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln891_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="31" slack="0"/>
<pin id="679" dir="0" index="1" bw="31" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="ImagLoc_x_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="0" index="1" bw="32" slack="0"/>
<pin id="686" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_12_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="32" slack="0"/>
<pin id="692" dir="0" index="2" bw="6" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="xor_ln118_3_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_3/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln118_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="2"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118_2/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="and_ln118_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln118_2/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_13_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="0" index="2" bw="6" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="sub_ln142_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="32" slack="0"/>
<pin id="725" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln142_2/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln139_2_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="0"/>
<pin id="732" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln139_2/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln144_2_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="2"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144_2/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="sub_ln147_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="7" slack="2"/>
<pin id="743" dir="0" index="1" bw="32" slack="0"/>
<pin id="744" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln147/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln118_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="32" slack="0"/>
<pin id="749" dir="0" index="2" bw="32" slack="0"/>
<pin id="750" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln118_2/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="xor_ln118_4_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln118_4/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="or_ln118_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln118/3 "/>
</bind>
</comp>

<comp id="766" class="1004" name="and_ln144_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln144/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="x_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="0"/>
<pin id="775" dir="0" index="2" bw="32" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln458_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln458_1/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln457_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="1" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln457/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln835_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln835/3 "/>
</bind>
</comp>

<comp id="796" class="1004" name="sub_ln493_1_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="2"/>
<pin id="798" dir="0" index="1" bw="2" slack="0"/>
<pin id="799" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln493_1/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="and_ln512_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="0" index="1" bw="1" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln512/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="right_border_buf_0_7_load_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="8" slack="3"/>
<pin id="808" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="right_border_buf_0_8_load_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="3"/>
<pin id="811" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="right_border_buf_0_9_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="8" slack="3"/>
<pin id="814" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="right_border_buf_0_10_load_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="3"/>
<pin id="817" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="right_border_buf_0_11_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="8" slack="3"/>
<pin id="820" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_3_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="8" slack="0"/>
<pin id="824" dir="0" index="2" bw="8" slack="0"/>
<pin id="825" dir="0" index="3" bw="1" slack="0"/>
<pin id="826" dir="0" index="4" bw="2" slack="1"/>
<pin id="827" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="col_buf_0_val_0_0_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="1"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="0" index="2" bw="8" slack="0"/>
<pin id="836" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/4 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_4_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="0" index="2" bw="8" slack="0"/>
<pin id="843" dir="0" index="3" bw="1" slack="0"/>
<pin id="844" dir="0" index="4" bw="2" slack="1"/>
<pin id="845" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="col_buf_0_val_1_0_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="0" index="1" bw="8" slack="0"/>
<pin id="853" dir="0" index="2" bw="8" slack="0"/>
<pin id="854" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_5_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="1"/>
<pin id="860" dir="0" index="2" bw="8" slack="0"/>
<pin id="861" dir="0" index="3" bw="1" slack="0"/>
<pin id="862" dir="0" index="4" bw="2" slack="1"/>
<pin id="863" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="867" class="1004" name="col_buf_0_val_2_0_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="1" slack="1"/>
<pin id="869" dir="0" index="1" bw="8" slack="0"/>
<pin id="870" dir="0" index="2" bw="8" slack="0"/>
<pin id="871" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="right_border_buf_0_12_load_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="8" slack="3"/>
<pin id="876" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/4 "/>
</bind>
</comp>

<comp id="877" class="1004" name="right_border_buf_0_13_load_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="3"/>
<pin id="879" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="store_ln495_store_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="0"/>
<pin id="882" dir="0" index="1" bw="8" slack="3"/>
<pin id="883" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="885" class="1004" name="store_ln495_store_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="8" slack="0"/>
<pin id="887" dir="0" index="1" bw="8" slack="3"/>
<pin id="888" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="store_ln495_store_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="3"/>
<pin id="893" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="895" class="1004" name="store_ln495_store_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="8" slack="1"/>
<pin id="897" dir="0" index="1" bw="8" slack="3"/>
<pin id="898" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="store_ln495_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="3"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="store_ln495_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="3"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln495/4 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_6_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="0" index="3" bw="8" slack="0"/>
<pin id="914" dir="0" index="4" bw="2" slack="2"/>
<pin id="915" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="920" class="1004" name="src_kernel_win_0_va_4_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="2"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="0" index="2" bw="8" slack="0"/>
<pin id="924" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_4/4 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_7_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="0" index="2" bw="8" slack="0"/>
<pin id="931" dir="0" index="3" bw="8" slack="0"/>
<pin id="932" dir="0" index="4" bw="2" slack="2"/>
<pin id="933" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="938" class="1004" name="src_kernel_win_0_va_5_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="2"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="0" index="2" bw="8" slack="0"/>
<pin id="942" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_5/4 "/>
</bind>
</comp>

<comp id="945" class="1004" name="src_kernel_win_0_va_6_load_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="3"/>
<pin id="947" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_6/4 "/>
</bind>
</comp>

<comp id="948" class="1004" name="src_kernel_win_0_va_7_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="3"/>
<pin id="950" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/4 "/>
</bind>
</comp>

<comp id="951" class="1004" name="src_kernel_win_0_va_8_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="3"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_8/4 "/>
</bind>
</comp>

<comp id="954" class="1004" name="src_kernel_win_0_va_9_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="3"/>
<pin id="956" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/4 "/>
</bind>
</comp>

<comp id="957" class="1004" name="zext_ln1118_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/4 "/>
</bind>
</comp>

<comp id="961" class="1004" name="shl_ln_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="969" class="1004" name="zext_ln1118_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="0"/>
<pin id="971" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/4 "/>
</bind>
</comp>

<comp id="973" class="1004" name="shl_ln1118_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1118/4 "/>
</bind>
</comp>

<comp id="979" class="1004" name="sub_ln703_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/4 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln703_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="8" slack="0"/>
<pin id="987" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="989" class="1004" name="sub_ln703_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="0"/>
<pin id="992" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 "/>
</bind>
</comp>

<comp id="995" class="1004" name="add_ln703_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="0"/>
<pin id="997" dir="0" index="1" bw="8" slack="0"/>
<pin id="998" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/4 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln703_3_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="9" slack="0"/>
<pin id="1003" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_3/4 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln703_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="9" slack="0"/>
<pin id="1007" dir="0" index="1" bw="9" slack="0"/>
<pin id="1008" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/4 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sub_ln703_2_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="0"/>
<pin id="1013" dir="0" index="1" bw="8" slack="0"/>
<pin id="1014" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_2/4 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="shl_ln1118_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="9" slack="0"/>
<pin id="1019" dir="0" index="1" bw="8" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/4 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln703_4_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="9" slack="0"/>
<pin id="1027" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_4/4 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="zext_ln703_5_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_5/4 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln703_2_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="8" slack="0"/>
<pin id="1035" dir="0" index="1" bw="9" slack="0"/>
<pin id="1036" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln703_4_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="0"/>
<pin id="1041" dir="0" index="1" bw="8" slack="0"/>
<pin id="1042" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/4 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="src_kernel_win_0_va_10_load_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="8" slack="3"/>
<pin id="1047" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/4 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="src_kernel_win_0_va_11_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="3"/>
<pin id="1050" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/4 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="store_ln444_store_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="8" slack="3"/>
<pin id="1054" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="store_ln444_store_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="8" slack="0"/>
<pin id="1058" dir="0" index="1" bw="8" slack="3"/>
<pin id="1059" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="store_ln444_store_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="8" slack="0"/>
<pin id="1063" dir="0" index="1" bw="8" slack="3"/>
<pin id="1064" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="store_ln444_store_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="0" index="1" bw="8" slack="3"/>
<pin id="1069" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln444/4 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln703_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="10" slack="1"/>
<pin id="1073" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln703_2_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="1"/>
<pin id="1076" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_2/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="sub_ln703_3_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="10" slack="0"/>
<pin id="1080" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_3/5 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="shl_ln703_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="1"/>
<pin id="1085" dir="0" index="1" bw="1" slack="0"/>
<pin id="1086" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln703/5 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="zext_ln703_6_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="10" slack="1"/>
<pin id="1090" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_6/5 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="p_Val2_s_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="11" slack="0"/>
<pin id="1093" dir="0" index="1" bw="10" slack="0"/>
<pin id="1094" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="p_Result_s_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="0"/>
<pin id="1099" dir="0" index="1" bw="11" slack="0"/>
<pin id="1100" dir="0" index="2" bw="5" slack="0"/>
<pin id="1101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="add_ln703_5_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="8" slack="1"/>
<pin id="1107" dir="0" index="1" bw="8" slack="0"/>
<pin id="1108" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/5 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="p_Val2_1_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="8" slack="1"/>
<pin id="1112" dir="0" index="1" bw="8" slack="0"/>
<pin id="1113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_8_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="0"/>
<pin id="1117" dir="0" index="1" bw="11" slack="0"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="0" index="3" bw="5" slack="0"/>
<pin id="1120" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="xor_ln785_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="0"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/5 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln785_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="3" slack="0"/>
<pin id="1133" dir="0" index="1" bw="3" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln785/5 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="overflow_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="1" slack="0"/>
<pin id="1139" dir="0" index="1" bw="1" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="select_ln340_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="8" slack="0"/>
<pin id="1146" dir="0" index="2" bw="8" slack="0"/>
<pin id="1147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/5 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="or_ln340_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/5 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_Val2_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="8" slack="0"/>
<pin id="1160" dir="0" index="2" bw="8" slack="0"/>
<pin id="1161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/5 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="src_kernel_win_0_va_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="8" slack="3"/>
<pin id="1168" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1173" class="1005" name="src_kernel_win_0_va_1_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="8" slack="3"/>
<pin id="1175" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="src_kernel_win_0_va_2_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="3"/>
<pin id="1181" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="src_kernel_win_0_va_3_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="8" slack="3"/>
<pin id="1188" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="right_border_buf_0_s_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="8" slack="3"/>
<pin id="1194" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1199" class="1005" name="right_border_buf_0_1_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="8" slack="3"/>
<pin id="1201" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="right_border_buf_0_2_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="8" slack="3"/>
<pin id="1207" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="right_border_buf_0_3_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="3"/>
<pin id="1213" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="right_border_buf_0_4_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="3"/>
<pin id="1220" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="right_border_buf_0_5_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="8" slack="2"/>
<pin id="1226" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="stop_row_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="32" slack="1"/>
<pin id="1232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stop_row "/>
</bind>
</comp>

<comp id="1240" class="1005" name="cols_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="2"/>
<pin id="1242" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1246" class="1005" name="sext_ln443_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="2"/>
<pin id="1248" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln443 "/>
</bind>
</comp>

<comp id="1251" class="1005" name="sext_ln443_1_reg_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="32" slack="1"/>
<pin id="1253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln443_1 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="add_ln507_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="2" slack="1"/>
<pin id="1258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln507 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="xor_ln147_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="2" slack="1"/>
<pin id="1264" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln147 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="sext_ln147_1_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="32" slack="2"/>
<pin id="1270" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln147_1 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="add_ln458_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="2" slack="2"/>
<pin id="1275" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln458 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="icmp_ln443_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln443 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="i_V_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="0"/>
<pin id="1284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1287" class="1005" name="icmp_ln887_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="xor_ln457_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln457 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="icmp_ln899_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="icmp_ln879_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="1"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="icmp_ln879_1_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="1"/>
<pin id="1307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="icmp_ln899_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="2"/>
<pin id="1311" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln899_1 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="sub_ln493_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="2" slack="2"/>
<pin id="1317" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln493 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="sub_ln493_2_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="2" slack="2"/>
<pin id="1322" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln493_2 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="right_border_buf_0_6_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="1"/>
<pin id="1327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="right_border_buf_0_6 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="icmp_ln444_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="1" slack="1"/>
<pin id="1333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln444 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="j_V_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="32" slack="0"/>
<pin id="1337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1340" class="1005" name="and_ln118_2_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="1" slack="1"/>
<pin id="1342" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln118_2 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="or_ln457_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="1" slack="1"/>
<pin id="1346" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln457 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="k_buf_0_val_3_addr_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="4" slack="1"/>
<pin id="1353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1357" class="1005" name="sub_ln493_1_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="2" slack="1"/>
<pin id="1359" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln493_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="k_buf_0_val_4_addr_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="4" slack="1"/>
<pin id="1366" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="k_buf_0_val_5_addr_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="4" slack="1"/>
<pin id="1372" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1376" class="1005" name="and_ln512_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="1" slack="1"/>
<pin id="1378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln512 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="src_kernel_win_0_va_4_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="8" slack="1"/>
<pin id="1382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="src_kernel_win_0_va_6_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="8" slack="1"/>
<pin id="1387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="src_kernel_win_0_va_7_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="8" slack="1"/>
<pin id="1392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_7 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="add_ln703_1_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="10" slack="1"/>
<pin id="1397" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="add_ln703_2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="10" slack="1"/>
<pin id="1402" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="add_ln703_4_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="8" slack="1"/>
<pin id="1407" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="136" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="156" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="96" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="222" pin="2"/><net_sink comp="265" pin=4"/></net>

<net id="280"><net_src comp="222" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="285"><net_src comp="222" pin="2"/><net_sink comp="241" pin=4"/></net>

<net id="286"><net_src comp="253" pin="3"/><net_sink comp="265" pin=4"/></net>

<net id="287"><net_src comp="241" pin="3"/><net_sink comp="253" pin=4"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="210" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="210" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="216" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="216" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="314" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="210" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="216" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="346" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="210" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="216" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="350" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="292" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="292" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="8" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="292" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="102" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="292" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="8" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="108" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="292" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="8" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="292" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="14" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="292" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="292" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="110" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="292" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="112" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="106" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="102" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="465" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="112" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="465" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="8" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="292" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="496" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="465" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="510" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="114" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="292" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="527" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="541" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="112" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="527" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="106" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="116" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="292" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="558" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="527" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="572" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="523" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="518" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="523" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="78" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="461" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="490" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="594" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="585" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="580" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="585" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="621" pin="2"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="118" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="461" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="552" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="626" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="660"><net_src comp="303" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="303" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="8" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="673"><net_src comp="104" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="303" pin="4"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="8" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="106" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="681"><net_src comp="667" pin="4"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="108" pin="0"/><net_sink comp="677" pin=1"/></net>

<net id="687"><net_src comp="110" pin="0"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="303" pin="4"/><net_sink comp="683" pin=1"/></net>

<net id="694"><net_src comp="112" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="683" pin="2"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="106" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="102" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="683" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="697" pin="2"/><net_sink comp="708" pin=1"/></net>

<net id="719"><net_src comp="112" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="683" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="106" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="726"><net_src comp="8" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="303" pin="4"/><net_sink comp="722" pin=1"/></net>

<net id="733"><net_src comp="714" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="683" pin="2"/><net_sink comp="728" pin=2"/></net>

<net id="740"><net_src comp="728" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="745"><net_src comp="728" pin="3"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="708" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="683" pin="2"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="741" pin="2"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="703" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="102" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="689" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="754" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="736" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="766" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="728" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="746" pin="3"/><net_sink comp="772" pin=2"/></net>

<net id="783"><net_src comp="772" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="703" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="772" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="800"><net_src comp="780" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="805"><net_src comp="677" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="828"><net_src comp="132" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="829"><net_src comp="806" pin="1"/><net_sink comp="821" pin=1"/></net>

<net id="830"><net_src comp="809" pin="1"/><net_sink comp="821" pin=2"/></net>

<net id="831"><net_src comp="134" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="837"><net_src comp="241" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="838"><net_src comp="821" pin="5"/><net_sink comp="832" pin=2"/></net>

<net id="846"><net_src comp="132" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="847"><net_src comp="815" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="818" pin="1"/><net_sink comp="839" pin=2"/></net>

<net id="849"><net_src comp="134" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="855"><net_src comp="253" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="856"><net_src comp="839" pin="5"/><net_sink comp="850" pin=2"/></net>

<net id="864"><net_src comp="132" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="865"><net_src comp="812" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="134" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="872"><net_src comp="265" pin="3"/><net_sink comp="867" pin=1"/></net>

<net id="873"><net_src comp="857" pin="5"/><net_sink comp="867" pin=2"/></net>

<net id="884"><net_src comp="867" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="889"><net_src comp="877" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="894"><net_src comp="850" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="903"><net_src comp="874" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="832" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="916"><net_src comp="132" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="832" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="850" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="919"><net_src comp="867" pin="3"/><net_sink comp="909" pin=3"/></net>

<net id="925"><net_src comp="909" pin="5"/><net_sink comp="920" pin=1"/></net>

<net id="926"><net_src comp="832" pin="3"/><net_sink comp="920" pin=2"/></net>

<net id="934"><net_src comp="132" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="832" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="850" pin="3"/><net_sink comp="927" pin=2"/></net>

<net id="937"><net_src comp="867" pin="3"/><net_sink comp="927" pin=3"/></net>

<net id="943"><net_src comp="927" pin="5"/><net_sink comp="938" pin=1"/></net>

<net id="944"><net_src comp="867" pin="3"/><net_sink comp="938" pin=2"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="966"><net_src comp="138" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="951" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="82" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="961" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="977"><net_src comp="951" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="140" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="142" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="973" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="938" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="979" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="954" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="985" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="957" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="969" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="989" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="938" pin="3"/><net_sink comp="1011" pin=1"/></net>

<net id="1022"><net_src comp="138" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="945" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="82" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1028"><net_src comp="1017" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1032"><net_src comp="920" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1037"><net_src comp="1029" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="1025" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1043"><net_src comp="1011" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="948" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1055"><net_src comp="1048" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1060"><net_src comp="938" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1065"><net_src comp="1045" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1070"><net_src comp="920" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1081"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1071" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="140" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1095"><net_src comp="1077" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1088" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1102"><net_src comp="144" pin="0"/><net_sink comp="1097" pin=0"/></net>

<net id="1103"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1104"><net_src comp="146" pin="0"/><net_sink comp="1097" pin=2"/></net>

<net id="1109"><net_src comp="1083" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1114"><net_src comp="1105" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1121"><net_src comp="148" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="1091" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1123"><net_src comp="150" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1124"><net_src comp="146" pin="0"/><net_sink comp="1115" pin=3"/></net>

<net id="1129"><net_src comp="1097" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1130"><net_src comp="102" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1135"><net_src comp="1115" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="152" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1131" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="1125" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="1125" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="154" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="142" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1155"><net_src comp="1097" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1137" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1143" pin="3"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="1110" pin="2"/><net_sink comp="1157" pin=2"/></net>

<net id="1165"><net_src comp="1157" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="1169"><net_src comp="158" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1172"><net_src comp="1166" pin="1"/><net_sink comp="1066" pin=1"/></net>

<net id="1176"><net_src comp="162" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1182"><net_src comp="166" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1185"><net_src comp="1179" pin="1"/><net_sink comp="1056" pin=1"/></net>

<net id="1189"><net_src comp="170" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1195"><net_src comp="174" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1202"><net_src comp="178" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1208"><net_src comp="182" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1210"><net_src comp="1205" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1214"><net_src comp="186" pin="1"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1221"><net_src comp="190" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1227"><net_src comp="194" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="880" pin=1"/></net>

<net id="1233"><net_src comp="310" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1235"><net_src comp="1230" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1236"><net_src comp="1230" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1237"><net_src comp="1230" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1238"><net_src comp="1230" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1239"><net_src comp="1230" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1243"><net_src comp="318" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="1249"><net_src comp="332" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1254"><net_src comp="342" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1255"><net_src comp="1251" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1259"><net_src comp="354" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1261"><net_src comp="1256" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1265"><net_src comp="372" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1267"><net_src comp="1262" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1271"><net_src comp="396" pin="1"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1276"><net_src comp="400" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1281"><net_src comp="406" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="411" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1290"><net_src comp="417" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="422" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1299"><net_src comp="438" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1304"><net_src comp="444" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1308"><net_src comp="450" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="456" pin="2"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1318"><net_src comp="616" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="909" pin=4"/></net>

<net id="1323"><net_src comp="648" pin="2"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="927" pin=4"/></net>

<net id="1328"><net_src comp="653" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1334"><net_src comp="656" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1338"><net_src comp="661" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1343"><net_src comp="708" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1347"><net_src comp="784" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1349"><net_src comp="1344" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="1350"><net_src comp="1344" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1354"><net_src comp="235" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1356"><net_src comp="1351" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1360"><net_src comp="796" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="821" pin=4"/></net>

<net id="1362"><net_src comp="1357" pin="1"/><net_sink comp="839" pin=4"/></net>

<net id="1363"><net_src comp="1357" pin="1"/><net_sink comp="857" pin=4"/></net>

<net id="1367"><net_src comp="247" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1369"><net_src comp="1364" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1373"><net_src comp="259" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1375"><net_src comp="1370" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1379"><net_src comp="801" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1383"><net_src comp="920" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1388"><net_src comp="945" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1393"><net_src comp="948" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1398"><net_src comp="1005" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1403"><net_src comp="1033" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1408"><net_src comp="1039" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="1110" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {5 }
 - Input state : 
	Port: Filter2D : p_src_rows_V | {1 }
	Port: Filter2D : p_src_cols_V | {1 }
	Port: Filter2D : p_src_data_stream_V | {4 }
  - Chain level:
	State 1
		rend_i_i_0_i : 1
		add_ln443 : 1
		sext_ln443 : 2
		add_ln443_1 : 1
		sext_ln443_1 : 2
		add_ln507 : 1
		sext_ln : 1
		xor_ln147 : 2
		sext_ln147 : 1
		add_ln147 : 2
		sext_ln147_1 : 3
		add_ln458 : 1
	State 2
		icmp_ln443 : 1
		i_V : 1
		br_ln443 : 2
		icmp_ln887 : 1
		xor_ln457 : 2
		tmp : 1
		icmp_ln899 : 2
		icmp_ln879 : 1
		icmp_ln879_1 : 1
		icmp_ln899_1 : 1
		trunc_ln506_1 : 1
		add_ln506 : 1
		tmp_1 : 2
		xor_ln118_1 : 3
		icmp_ln118 : 2
		and_ln118 : 3
		tmp_2 : 2
		sub_ln142 : 1
		select_ln139 : 3
		icmp_ln144 : 4
		trunc_ln147_1 : 4
		add_ln506_1 : 1
		tmp_9 : 2
		xor_ln118_2 : 3
		icmp_ln118_1 : 2
		and_ln118_1 : 3
		tmp_10 : 2
		sub_ln142_1 : 1
		select_ln139_1 : 3
		icmp_ln144_1 : 4
		trunc_ln147_2 : 4
		sub_ln144 : 5
		select_ln144 : 6
		add_ln118 : 2
		select_ln118 : 7
		sub_ln493 : 8
		sub_ln144_1 : 5
		select_ln144_1 : 6
		add_ln118_1 : 2
		select_ln118_1 : 7
		sub_ln493_2 : 8
	State 3
		icmp_ln444 : 1
		j_V : 1
		br_ln444 : 2
		tmp_11 : 1
		icmp_ln891 : 2
		ImagLoc_x : 1
		tmp_12 : 2
		xor_ln118_3 : 3
		icmp_ln118_2 : 2
		and_ln118_2 : 3
		tmp_13 : 2
		sub_ln142_2 : 1
		select_ln139_2 : 3
		icmp_ln144_2 : 4
		sub_ln147 : 4
		select_ln118_2 : 5
		xor_ln118_4 : 3
		or_ln118 : 3
		and_ln144 : 5
		x : 6
		trunc_ln458_1 : 7
		or_ln457 : 3
		zext_ln835 : 7
		k_buf_0_val_3_addr : 8
		k_buf_0_val_3_load : 9
		sub_ln493_1 : 8
		k_buf_0_val_4_addr : 8
		k_buf_0_val_4_load : 9
		k_buf_0_val_5_addr : 8
		k_buf_0_val_5_load : 9
		br_ln465 : 3
		and_ln512 : 3
		br_ln512 : 3
	State 4
		tmp_3 : 1
		col_buf_0_val_0_0 : 2
		tmp_4 : 1
		col_buf_0_val_1_0 : 2
		tmp_5 : 1
		col_buf_0_val_2_0 : 2
		store_ln489 : 1
		store_ln489 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		store_ln495 : 1
		store_ln495 : 3
		tmp_6 : 3
		src_kernel_win_0_va_4 : 4
		tmp_7 : 3
		src_kernel_win_0_va_5 : 4
		zext_ln1118 : 1
		shl_ln : 1
		zext_ln1118_1 : 2
		shl_ln1118 : 1
		sub_ln703 : 1
		zext_ln703 : 5
		sub_ln703_1 : 2
		add_ln703 : 6
		zext_ln703_3 : 7
		add_ln703_1 : 8
		sub_ln703_2 : 5
		shl_ln1118_1 : 1
		zext_ln703_4 : 2
		zext_ln703_5 : 5
		add_ln703_2 : 6
		add_ln703_4 : 6
		empty_47 : 1
		store_ln444 : 1
		store_ln444 : 5
		store_ln444 : 1
		store_ln444 : 5
	State 5
		sub_ln703_3 : 1
		p_Val2_s : 2
		p_Result_s : 3
		p_Val2_1 : 1
		tmp_8 : 3
		xor_ln785 : 4
		icmp_ln785 : 4
		overflow : 5
		select_ln340 : 4
		or_ln340 : 5
		p_Val2_3 : 5
		write_ln515 : 6
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |        add_ln443_fu_326       |    0    |    15   |
|          |       add_ln443_1_fu_336      |    0    |    15   |
|          |        add_ln507_fu_354       |    0    |    10   |
|          |        add_ln147_fu_390       |    0    |    15   |
|          |        add_ln458_fu_400       |    0    |    10   |
|          |           i_V_fu_411          |    0    |    39   |
|          |        add_ln506_fu_465       |    0    |    39   |
|          |       add_ln506_1_fu_527      |    0    |    39   |
|          |        add_ln118_fu_602       |    0    |    10   |
|    add   |       add_ln118_1_fu_634      |    0    |    10   |
|          |           j_V_fu_661          |    0    |    39   |
|          |        ImagLoc_x_fu_683       |    0    |    39   |
|          |        add_ln703_fu_995       |    0    |    15   |
|          |      add_ln703_1_fu_1005      |    0    |    16   |
|          |      add_ln703_2_fu_1033      |    0    |    16   |
|          |      add_ln703_4_fu_1039      |    0    |    8    |
|          |        p_Val2_s_fu_1091       |    0    |    8    |
|          |      add_ln703_5_fu_1105      |    0    |    8    |
|          |        p_Val2_1_fu_1110       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |       icmp_ln443_fu_406       |    0    |    18   |
|          |       icmp_ln887_fu_417       |    0    |    18   |
|          |       icmp_ln899_fu_438       |    0    |    18   |
|          |       icmp_ln879_fu_444       |    0    |    18   |
|          |      icmp_ln879_1_fu_450      |    0    |    18   |
|          |      icmp_ln899_1_fu_456      |    0    |    18   |
|          |       icmp_ln118_fu_485       |    0    |    18   |
|   icmp   |       icmp_ln144_fu_518       |    0    |    18   |
|          |      icmp_ln118_1_fu_547      |    0    |    18   |
|          |      icmp_ln144_1_fu_580      |    0    |    18   |
|          |       icmp_ln444_fu_656       |    0    |    18   |
|          |       icmp_ln891_fu_677       |    0    |    18   |
|          |      icmp_ln118_2_fu_703      |    0    |    18   |
|          |      icmp_ln144_2_fu_736      |    0    |    18   |
|          |       icmp_ln785_fu_1131      |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |        sub_ln142_fu_504       |    0    |    39   |
|          |       sub_ln142_1_fu_566      |    0    |    39   |
|          |        sub_ln144_fu_589       |    0    |    10   |
|          |        sub_ln493_fu_616       |    0    |    10   |
|          |       sub_ln144_1_fu_621      |    0    |    10   |
|          |       sub_ln493_2_fu_648      |    0    |    10   |
|    sub   |       sub_ln142_2_fu_722      |    0    |    39   |
|          |        sub_ln147_fu_741       |    0    |    39   |
|          |       sub_ln493_1_fu_796      |    0    |    10   |
|          |        sub_ln703_fu_979       |    0    |    8    |
|          |       sub_ln703_1_fu_989      |    0    |    8    |
|          |      sub_ln703_2_fu_1011      |    0    |    8    |
|          |      sub_ln703_3_fu_1077      |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      select_ln139_fu_510      |    0    |    32   |
|          |     select_ln139_1_fu_572     |    0    |    32   |
|          |      select_ln144_fu_594      |    0    |    2    |
|          |      select_ln118_fu_608      |    0    |    2    |
|          |     select_ln144_1_fu_626     |    0    |    2    |
|          |     select_ln118_1_fu_640     |    0    |    2    |
|          |     select_ln139_2_fu_728     |    0    |    32   |
|  select  |     select_ln118_2_fu_746     |    0    |    32   |
|          |            x_fu_772           |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_832   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_850   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_867   |    0    |    8    |
|          |  src_kernel_win_0_va_4_fu_920 |    0    |    8    |
|          |  src_kernel_win_0_va_5_fu_938 |    0    |    8    |
|          |      select_ln340_fu_1143     |    0    |    8    |
|          |        p_Val2_3_fu_1157       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |          tmp_3_fu_821         |    0    |    15   |
|          |          tmp_4_fu_839         |    0    |    15   |
|    mux   |          tmp_5_fu_857         |    0    |    15   |
|          |          tmp_6_fu_909         |    0    |    15   |
|          |          tmp_7_fu_927         |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        xor_ln147_fu_372       |    0    |    2    |
|          |        xor_ln457_fu_422       |    0    |    2    |
|          |       xor_ln118_1_fu_479      |    0    |    2    |
|    xor   |       xor_ln118_2_fu_541      |    0    |    2    |
|          |       xor_ln118_3_fu_697      |    0    |    2    |
|          |       xor_ln118_4_fu_754      |    0    |    2    |
|          |       xor_ln785_fu_1125       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        and_ln118_fu_490       |    0    |    2    |
|          |       and_ln118_1_fu_552      |    0    |    2    |
|    and   |       and_ln118_2_fu_708      |    0    |    2    |
|          |        and_ln144_fu_766       |    0    |    2    |
|          |        and_ln512_fu_801       |    0    |    2    |
|          |        overflow_fu_1137       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        or_ln118_fu_760        |    0    |    2    |
|    or    |        or_ln457_fu_784        |    0    |    2    |
|          |        or_ln340_fu_1151       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          | p_src_rows_V_read_read_fu_210 |    0    |    0    |
|   read   | p_src_cols_V_read_read_fu_216 |    0    |    0    |
|          |        grp_read_fu_222        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln515_write_fu_228   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        stop_row_fu_310        |    0    |    0    |
|          |       sext_ln243_fu_314       |    0    |    0    |
|          |          cols_fu_318          |    0    |    0    |
|   sext   |       sext_ln1304_fu_322      |    0    |    0    |
|          |       sext_ln443_fu_332       |    0    |    0    |
|          |      sext_ln443_1_fu_342      |    0    |    0    |
|          |       sext_ln147_fu_386       |    0    |    0    |
|          |      sext_ln147_1_fu_396      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln506_fu_346      |    0    |    0    |
|          |       trunc_ln458_fu_350      |    0    |    0    |
|          |       trunc_ln147_fu_360      |    0    |    0    |
|   trunc  |      trunc_ln506_1_fu_461     |    0    |    0    |
|          |      trunc_ln147_1_fu_523     |    0    |    0    |
|          |      trunc_ln147_2_fu_585     |    0    |    0    |
|          |      trunc_ln458_1_fu_780     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         sext_ln_fu_364        |    0    |    0    |
|bitconcatenate|       shl_ln147_1_fu_378      |    0    |    0    |
|          |         shl_ln_fu_961         |    0    |    0    |
|          |      shl_ln1118_1_fu_1017     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_428          |    0    |    0    |
|partselect|         tmp_11_fu_667         |    0    |    0    |
|          |         tmp_8_fu_1115         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_1_fu_471         |    0    |    0    |
|          |          tmp_2_fu_496         |    0    |    0    |
|          |          tmp_9_fu_533         |    0    |    0    |
| bitselect|         tmp_10_fu_558         |    0    |    0    |
|          |         tmp_12_fu_689         |    0    |    0    |
|          |         tmp_13_fu_714         |    0    |    0    |
|          |       p_Result_s_fu_1097      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       zext_ln835_fu_789       |    0    |    0    |
|          |       zext_ln1118_fu_957      |    0    |    0    |
|          |      zext_ln1118_1_fu_969     |    0    |    0    |
|          |       zext_ln703_fu_985       |    0    |    0    |
|   zext   |      zext_ln703_3_fu_1001     |    0    |    0    |
|          |      zext_ln703_4_fu_1025     |    0    |    0    |
|          |      zext_ln703_5_fu_1029     |    0    |    0    |
|          |      zext_ln703_1_fu_1071     |    0    |    0    |
|          |      zext_ln703_2_fu_1074     |    0    |    0    |
|          |      zext_ln703_6_fu_1088     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |       shl_ln1118_fu_973       |    0    |    0    |
|          |       shl_ln703_fu_1083       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1189  |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|k_buf_0_val_3|    0   |   16   |    2   |    0   |
|k_buf_0_val_4|    0   |   16   |    2   |    0   |
|k_buf_0_val_5|    0   |   16   |    2   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   48   |    6   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln458_reg_1273      |    2   |
|      add_ln507_reg_1256      |    2   |
|     add_ln703_1_reg_1395     |   10   |
|     add_ln703_2_reg_1400     |   10   |
|     add_ln703_4_reg_1405     |    8   |
|     and_ln118_2_reg_1340     |    1   |
|      and_ln512_reg_1376      |    1   |
|         cols_reg_1240        |   32   |
|         i_V_reg_1282         |   32   |
|      icmp_ln443_reg_1278     |    1   |
|      icmp_ln444_reg_1331     |    1   |
|     icmp_ln879_1_reg_1305    |    1   |
|      icmp_ln879_reg_1301     |    1   |
|      icmp_ln887_reg_1287     |    1   |
|     icmp_ln899_1_reg_1309    |    1   |
|      icmp_ln899_reg_1296     |    1   |
|         j_V_reg_1335         |   32   |
|  k_buf_0_val_3_addr_reg_1351 |    4   |
|  k_buf_0_val_4_addr_reg_1364 |    4   |
|  k_buf_0_val_5_addr_reg_1370 |    4   |
|       or_ln457_reg_1344      |    1   |
| right_border_buf_0_1_reg_1199|    8   |
| right_border_buf_0_2_reg_1205|    8   |
| right_border_buf_0_3_reg_1211|    8   |
| right_border_buf_0_4_reg_1218|    8   |
| right_border_buf_0_5_reg_1224|    8   |
| right_border_buf_0_6_reg_1325|    8   |
| right_border_buf_0_s_reg_1192|    8   |
|     sext_ln147_1_reg_1268    |   32   |
|     sext_ln443_1_reg_1251    |   32   |
|      sext_ln443_reg_1246     |   32   |
|src_kernel_win_0_va_1_reg_1173|    8   |
|src_kernel_win_0_va_2_reg_1179|    8   |
|src_kernel_win_0_va_3_reg_1186|    8   |
|src_kernel_win_0_va_4_reg_1380|    8   |
|src_kernel_win_0_va_6_reg_1385|    8   |
|src_kernel_win_0_va_7_reg_1390|    8   |
| src_kernel_win_0_va_reg_1166 |    8   |
|       stop_row_reg_1230      |   32   |
|     sub_ln493_1_reg_1357     |    2   |
|     sub_ln493_2_reg_1320     |    2   |
|      sub_ln493_reg_1315      |    2   |
|         t_V_2_reg_299        |   32   |
|          t_V_reg_288         |   32   |
|      xor_ln147_reg_1262      |    2   |
|      xor_ln457_reg_1291      |    1   |
+------------------------------+--------+
|             Total            |   463  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_253 |  p4  |   2  |   4  |    8   ||    9    |
| grp_access_fu_265 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_265 |  p4  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||   6.24  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1189  |    -   |
|   Memory  |    0   |    -   |   48   |    6   |    0   |
|Multiplexer|    -   |    6   |    -   |   45   |    -   |
|  Register |    -   |    -   |   463  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   511  |  1240  |    0   |
+-----------+--------+--------+--------+--------+--------+
