{
  "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
  "modules": {
    "spi_adc": {
      "attributes": {
        "hdlname": "spi_adc",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:9.1-167.10"
      },
      "parameter_default_values": {
        "ADC_WIDTH": "00000000000000000000000000001100",
        "SYS_CLK_FREQ": "00000010111110101111000010000000"
      },
      "ports": {
        "sys_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "reset_": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "cs": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "sck": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "mosi": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "miso": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "comparator": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "dac": {
          "direction": "output",
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "sample_and_hold": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "pwr_gate": {
          "direction": "output",
          "bits": [ 22 ]
        },
        "dac_rst": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "irq": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "vref_sel": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "adc_clk_out": {
          "direction": "output",
          "bits": [ 26 ]
        }
      },
      "cells": {
        "$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76$7": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76.28-76.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
          }
        },
        "$and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:122$16": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:122.18-122.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 92 ],
            "Y": [ 24 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:100$55": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:100.31-100.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "0" ],
            "Y": [ 21 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:101$56": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:101.31-101.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "1" ],
            "Y": [ 95 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102$57": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102.31-102.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "0" ],
            "Y": [ 96 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102$58": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102.52-102.70"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 97 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:104$61": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:104.31-104.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "0" ],
            "Y": [ 23 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:114$63": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:114.28-114.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 110 ]
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:163$68": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:163.20-163.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 111 ]
          }
        },
        "$flatten\\u_controller.$logic_or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102$59": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102.30-102.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 97 ],
            "Y": [ 22 ]
          }
        },
        "$flatten\\u_controller.$ne$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:103$60": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:103.31-103.46"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "Y": [ 112 ]
          }
        },
        "$flatten\\u_controller.$or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:112$62": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:112.27-112.48"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "Y": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ]
          }
        },
        "$flatten\\u_controller.$procdff$339": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117.5-158.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 137 ],
            "CLK": [ 26 ],
            "D": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ],
            "Q": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ]
          }
        },
        "$flatten\\u_controller.$procdff$344": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117.5-158.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 137 ],
            "CLK": [ 26 ],
            "D": [ 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
            "Q": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
          }
        },
        "$flatten\\u_controller.$procdff$349": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117.5-158.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 137 ],
            "CLK": [ 26 ],
            "D": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
            "Q": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ]
          }
        },
        "$flatten\\u_controller.$procdff$354": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:64.5-69.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 137 ],
            "CLK": [ 26 ],
            "D": [ 186, 187 ],
            "Q": [ 93, 94 ]
          }
        },
        "$flatten\\u_controller.$procmux$203": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "B": [ 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "1" ],
            "S": [ 188, 189 ],
            "Y": [ 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ]
          }
        },
        "$flatten\\u_controller.$procmux$204_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 188 ]
          }
        },
        "$flatten\\u_controller.$procmux$205_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "0" ],
            "Y": [ 189 ]
          }
        },
        "$flatten\\u_controller.$procmux$207": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:144.25-144.37|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:144.21-147.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
            "B": [ 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
            "S": [ 110 ],
            "Y": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ]
          }
        },
        "$flatten\\u_controller.$procmux$209": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
            "B": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
            "S": [ 214 ],
            "Y": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ]
          }
        },
        "$flatten\\u_controller.$procmux$210_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 214 ]
          }
        },
        "$flatten\\u_controller.$procmux$212": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:133.25-133.35|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:133.21-135.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "S": [ 8 ],
            "Y": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ]
          }
        },
        "$flatten\\u_controller.$procmux$214": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 227, 228 ],
            "Y": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ]
          }
        },
        "$flatten\\u_controller.$procmux$215_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 227 ]
          }
        },
        "$flatten\\u_controller.$procmux$216_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:123.13-156.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "0" ],
            "Y": [ 228 ]
          }
        },
        "$flatten\\u_controller.$procmux$218": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:90.21-90.24|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:90.17-91.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ "0", "0" ],
            "S": [ 229 ],
            "Y": [ 230, 231 ]
          }
        },
        "$flatten\\u_controller.$procmux$220": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 230, 231 ],
            "S": [ 232 ],
            "Y": [ 233, 234 ]
          }
        },
        "$flatten\\u_controller.$procmux$221_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "1" ],
            "Y": [ 232 ]
          }
        },
        "$flatten\\u_controller.$procmux$224": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:85.30-85.42|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:85.26-87.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "1" ],
            "S": [ 110 ],
            "Y": [ 235, 236 ]
          }
        },
        "$flatten\\u_controller.$procmux$227": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:82.21-82.24|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:82.17-87.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 235, 236 ],
            "B": [ "x", "x" ],
            "S": [ 229 ],
            "Y": [ 237, 238 ]
          }
        },
        "$flatten\\u_controller.$procmux$229": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 237, 238 ],
            "S": [ 239 ],
            "Y": [ 240, 241 ]
          }
        },
        "$flatten\\u_controller.$procmux$230_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 239 ]
          }
        },
        "$flatten\\u_controller.$procmux$233": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:82.21-82.24|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:82.17-87.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 240, 241 ],
            "B": [ "0", "0" ],
            "S": [ 229 ],
            "Y": [ 242, 243 ]
          }
        },
        "$flatten\\u_controller.$procmux$235": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 242, 243 ],
            "S": [ 244 ],
            "Y": [ 245, 246 ]
          }
        },
        "$flatten\\u_controller.$procmux$236_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 244 ]
          }
        },
        "$flatten\\u_controller.$procmux$241": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:76.21-76.25|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:76.17-76.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ 93, 94 ],
            "S": [ 229 ],
            "Y": [ 247, 248 ]
          }
        },
        "$flatten\\u_controller.$procmux$243": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 247, 248 ],
            "S": [ 249 ],
            "Y": [ 250, 251 ]
          }
        },
        "$flatten\\u_controller.$procmux$244_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "Y": [ 249 ]
          }
        },
        "$flatten\\u_controller.$procmux$245": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x" ],
            "B": [ 233, 234, 245, 246, "0", "1", 250, 251 ],
            "S": [ 252, 253, 254, 255 ],
            "Y": [ 186, 187 ]
          }
        },
        "$flatten\\u_controller.$procmux$246_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "1" ],
            "Y": [ 252 ]
          }
        },
        "$flatten\\u_controller.$procmux$247_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "0", "1" ],
            "Y": [ 253 ]
          }
        },
        "$flatten\\u_controller.$procmux$248_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "B": [ "1", "0" ],
            "Y": [ 254 ]
          }
        },
        "$flatten\\u_controller.$procmux$249_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:74.9-96.16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93, 94 ],
            "Y": [ 255 ]
          }
        },
        "$flatten\\u_controller.$ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:146$67": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:146.41-146.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "S": [ 8 ],
            "Y": [ 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ]
          }
        },
        "$flatten\\u_controller.$ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:163$69": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:163.19-163.62"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
            "B": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
            "S": [ 111 ],
            "Y": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
          }
        },
        "$flatten\\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137.38-137.49"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 256, 257, 258, 259, 260 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ]
          }
        },
        "$flatten\\u_spi.$and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168$50": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168.52-168.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293, 294, 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
            "B": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ],
            "Y": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:112$29": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:112.22-112.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "0", "1" ],
            "Y": [ 329 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115$30": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.21-115.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "Y": [ 332 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115$31": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.40-115.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 333, 334 ],
            "B": [ "0", "1" ],
            "Y": [ 335 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$33": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.21-120.36"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "Y": [ 336 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$34": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.40-120.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 333, 334 ],
            "B": [ "1", "0" ],
            "Y": [ 337 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138$39": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138.29-138.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 256, 257, 258, 259, 260 ],
            "B": [ "1", "1", "1", "1", "0" ],
            "Y": [ 338 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$43": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000101",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000101",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.31-144.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 256, 257, 258, 259, 260 ],
            "B": [ "0", "0", "1", "0", "0" ],
            "Y": [ 339 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145$46": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145.30-145.56"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 340, 341 ],
            "Y": [ 342 ]
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164$47": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.25-164.42"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 333, 334 ],
            "Y": [ 343 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115$32": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.21-115.57"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 332 ],
            "B": [ 335 ],
            "Y": [ 344 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$35": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.21-120.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 336 ],
            "B": [ 337 ],
            "Y": [ 345 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141$41": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141.24-141.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 346 ],
            "B": [ 347 ],
            "Y": [ 348 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$44": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 349 ],
            "B": [ 339 ],
            "Y": [ 350 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$45": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.55"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 350 ],
            "B": [ 347 ],
            "Y": [ 351 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53$19": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53.22-53.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 352 ],
            "B": [ 353 ],
            "Y": [ 354 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54$21": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54.22-54.39"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 355 ],
            "B": [ 356 ],
            "Y": [ 347 ]
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55$23": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55.26-55.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 357 ],
            "B": [ 358 ],
            "Y": [ 359 ]
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141$40": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141.24-141.27"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 346 ]
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$42": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.27"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "Y": [ 349 ]
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53$18": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53.32-53.39"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 356 ],
            "Y": [ 353 ]
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54$20": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54.22-54.29"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 352 ],
            "Y": [ 355 ]
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55$22": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55.36-55.43"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 360 ],
            "Y": [ 358 ]
          }
        },
        "$flatten\\u_spi.$not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168$49": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168.63-168.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "Y": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ]
          }
        },
        "$flatten\\u_spi.$or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:167$48": {
          "hide_name": 1,
          "type": "$or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001100",
            "Y_WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:167.52-167.66"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293, 294, 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
            "B": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "Y": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382 ]
          }
        },
        "$flatten\\u_spi.$procdff$274": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ],
            "Q": [ 293, 294, 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ]
          }
        },
        "$flatten\\u_spi.$procdff$279": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 395 ],
            "Q": [ 91 ]
          }
        },
        "$flatten\\u_spi.$procdff$284": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
            "Q": [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ]
          }
        },
        "$flatten\\u_spi.$procdff$289": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000001010",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431 ],
            "Q": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431 ]
          }
        },
        "$flatten\\u_spi.$procdff$294": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 432, 433 ],
            "Q": [ 327, 328 ]
          }
        },
        "$flatten\\u_spi.$procdff$299": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 434, 435, 436, 437, 438 ],
            "Q": [ 256, 257, 258, 259, 260 ]
          }
        },
        "$flatten\\u_spi.$procdff$304": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ],
            "Q": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370, 333, 334, 330, 331 ]
          }
        },
        "$flatten\\u_spi.$procdff$309": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ],
            "Q": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478 ]
          }
        },
        "$flatten\\u_spi.$procdff$314": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 479 ],
            "Q": [ 480 ]
          }
        },
        "$flatten\\u_spi.$procdff$319": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71.5-79.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 5 ],
            "Q": [ 352 ]
          }
        },
        "$flatten\\u_spi.$procdff$324": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71.5-79.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 352 ],
            "Q": [ 356 ]
          }
        },
        "$flatten\\u_spi.$procdff$329": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71.5-79.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 95 ],
            "Q": [ 357 ]
          }
        },
        "$flatten\\u_spi.$procdff$334": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:71.5-79.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 357 ],
            "Q": [ 360 ]
          }
        },
        "$flatten\\u_spi.$procmux$101": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293 ],
            "B": [ 481 ],
            "S": [ 482 ],
            "Y": [ 383 ]
          }
        },
        "$flatten\\u_spi.$procmux$102_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "0", "1" ],
            "Y": [ 482 ]
          }
        },
        "$flatten\\u_spi.$procmux$104": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:100.17-100.31|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:100.13-123.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 294 ],
            "B": [ "0" ],
            "S": [ 483 ],
            "Y": [ 484 ]
          }
        },
        "$flatten\\u_spi.$procmux$107": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 484 ],
            "B": [ 316, 372, 362 ],
            "S": [ 485, 486, 487 ],
            "Y": [ 488 ]
          }
        },
        "$flatten\\u_spi.$procmux$108_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "1", "1" ],
            "Y": [ 485 ]
          }
        },
        "$flatten\\u_spi.$procmux$109_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "0", "1" ],
            "Y": [ 486 ]
          }
        },
        "$flatten\\u_spi.$procmux$110_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "1", "0" ],
            "Y": [ 487 ]
          }
        },
        "$flatten\\u_spi.$procmux$111": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.25-164.42|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.21-171.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 484 ],
            "B": [ 488 ],
            "S": [ 343 ],
            "Y": [ 489 ]
          }
        },
        "$flatten\\u_spi.$procmux$113": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 484 ],
            "B": [ 489 ],
            "S": [ 490 ],
            "Y": [ 384 ]
          }
        },
        "$flatten\\u_spi.$procmux$114_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "0", "1" ],
            "Y": [ 490 ]
          }
        },
        "$flatten\\u_spi.$procmux$117": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141.24-141.39|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141.21-141.82"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478 ],
            "B": [ "0", 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477 ],
            "S": [ 348 ],
            "Y": [ 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ]
          }
        },
        "$flatten\\u_spi.$procmux$119": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000100",
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 91, 112, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 293, 294, 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
            "S": [ 503, 504, 505, 506 ],
            "Y": [ 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518 ]
          }
        },
        "$flatten\\u_spi.$procmux$120_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362 ],
            "B": [ "1", "1" ],
            "Y": [ 503 ]
          }
        },
        "$flatten\\u_spi.$procmux$121_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362 ],
            "B": [ "0", "1" ],
            "Y": [ 504 ]
          }
        },
        "$flatten\\u_spi.$procmux$122_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362 ],
            "B": [ "1", "0" ],
            "Y": [ 505 ]
          }
        },
        "$flatten\\u_spi.$procmux$123_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362 ],
            "Y": [ 506 ]
          }
        },
        "$flatten\\u_spi.$procmux$124": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145.30-145.56|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145.26-156.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ],
            "B": [ 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518 ],
            "S": [ 342 ],
            "Y": [ 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ]
          }
        },
        "$flatten\\u_spi.$procmux$126": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.55|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.21-157.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ],
            "B": [ 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ],
            "S": [ 351 ],
            "Y": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542 ]
          }
        },
        "$flatten\\u_spi.$procmux$128": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478 ],
            "B": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542 ],
            "S": [ 543 ],
            "Y": [ 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ]
          }
        },
        "$flatten\\u_spi.$procmux$129_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "1", "0" ],
            "Y": [ 543 ]
          }
        },
        "$flatten\\u_spi.$procmux$132": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:135.29-135.37|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:135.26-139.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370, 333, 334, 330, 331 ],
            "B": [ 6, 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370, 333, 334, 330 ],
            "S": [ 354 ],
            "Y": [ 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559 ]
          }
        },
        "$flatten\\u_spi.$procmux$135": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:134.24-134.26|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:134.21-139.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559 ],
            "B": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370, 333, 334, 330, 331 ],
            "S": [ 4 ],
            "Y": [ 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575 ]
          }
        },
        "$flatten\\u_spi.$procmux$137": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370, 333, 334, 330, 331 ],
            "B": [ 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575 ],
            "S": [ 576 ],
            "Y": [ 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ]
          }
        },
        "$flatten\\u_spi.$procmux$138_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "1", "0" ],
            "Y": [ 576 ]
          }
        },
        "$flatten\\u_spi.$procmux$141": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:135.29-135.37|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:135.26-139.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 256, 257, 258, 259, 260 ],
            "B": [ 261, 262, 263, 264, 265 ],
            "S": [ 354 ],
            "Y": [ 577, 578, 579, 580, 581 ]
          }
        },
        "$flatten\\u_spi.$procmux$144": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:134.24-134.26|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:134.21-139.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 577, 578, 579, 580, 581 ],
            "B": [ 256, 257, 258, 259, 260 ],
            "S": [ 4 ],
            "Y": [ 582, 583, 584, 585, 586 ]
          }
        },
        "$flatten\\u_spi.$procmux$146": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 256, 257, 258, 259, 260 ],
            "B": [ 582, 583, 584, 585, 586, "0", "0", "0", "0", "0" ],
            "S": [ 587, 588 ],
            "Y": [ 434, 435, 436, 437, 438 ]
          }
        },
        "$flatten\\u_spi.$procmux$147_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "1", "0" ],
            "Y": [ 587 ]
          }
        },
        "$flatten\\u_spi.$procmux$148_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "Y": [ 588 ]
          }
        },
        "$flatten\\u_spi.$procmux$151": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138.29-138.42|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138.25-138.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "0", "1" ],
            "S": [ 338 ],
            "Y": [ 589, 590 ]
          }
        },
        "$flatten\\u_spi.$procmux$153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:135.29-135.37|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:135.26-139.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ 589, 590 ],
            "S": [ 354 ],
            "Y": [ 591, 592 ]
          }
        },
        "$flatten\\u_spi.$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:134.24-134.26|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:134.21-139.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 591, 592 ],
            "B": [ "0", "0" ],
            "S": [ 4 ],
            "Y": [ 593, 594 ]
          }
        },
        "$flatten\\u_spi.$procmux$158": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0" ],
            "B": [ 593, 594, 595, 596 ],
            "S": [ 597, 598 ],
            "Y": [ 432, 433 ]
          }
        },
        "$flatten\\u_spi.$procmux$159_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "1", "0" ],
            "Y": [ 597 ]
          }
        },
        "$flatten\\u_spi.$procmux$160": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:130.24-130.27|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:130.21-130.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "0" ],
            "B": [ 327, 328 ],
            "S": [ 4 ],
            "Y": [ 595, 596 ]
          }
        },
        "$flatten\\u_spi.$procmux$162_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "Y": [ 598 ]
          }
        },
        "$flatten\\u_spi.$procmux$164": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:106.22-106.34|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:106.18-123.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "B": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
            "S": [ 359 ],
            "Y": [ 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610 ]
          }
        },
        "$flatten\\u_spi.$procmux$167": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:100.17-100.31|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:100.13-123.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610 ],
            "B": [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
            "S": [ 483 ],
            "Y": [ 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622 ]
          }
        },
        "$flatten\\u_spi.$procmux$172": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:129.25-129.38|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:129.21-129.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
            "B": [ 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622 ],
            "S": [ 359 ],
            "Y": [ 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ]
          }
        },
        "$flatten\\u_spi.$procmux$174": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622 ],
            "B": [ 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ],
            "S": [ 635 ],
            "Y": [ 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ]
          }
        },
        "$flatten\\u_spi.$procmux$175_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "Y": [ 635 ]
          }
        },
        "$flatten\\u_spi.$procmux$176": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.21-115.57|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.17-117.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ "0" ],
            "S": [ 344 ],
            "Y": [ 636 ]
          }
        },
        "$flatten\\u_spi.$procmux$178": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:121.25-121.38|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:121.21-121.58"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 636 ],
            "B": [ "0" ],
            "S": [ 480 ],
            "Y": [ 637 ]
          }
        },
        "$flatten\\u_spi.$procmux$180": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.21-120.59|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.17-122.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 636 ],
            "B": [ 637 ],
            "S": [ 345 ],
            "Y": [ 638 ]
          }
        },
        "$flatten\\u_spi.$procmux$182": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:112.22-112.38|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:112.18-123.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 638 ],
            "S": [ 329 ],
            "Y": [ 639 ]
          }
        },
        "$flatten\\u_spi.$procmux$185": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:106.22-106.34|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:106.18-123.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 639 ],
            "B": [ "1" ],
            "S": [ 359 ],
            "Y": [ 640 ]
          }
        },
        "$flatten\\u_spi.$procmux$188": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:100.17-100.31|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:100.13-123.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 640 ],
            "B": [ "0" ],
            "S": [ 483 ],
            "Y": [ 395 ]
          }
        },
        "$flatten\\u_spi.$procmux$194": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 480 ],
            "B": [ 91 ],
            "S": [ 641 ],
            "Y": [ 642 ]
          }
        },
        "$flatten\\u_spi.$procmux$195_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:146.28-155.35"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361, 362 ],
            "B": [ "1", "0" ],
            "Y": [ 641 ]
          }
        },
        "$flatten\\u_spi.$procmux$196": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145.30-145.56|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145.26-156.28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 480 ],
            "B": [ 642 ],
            "S": [ 342 ],
            "Y": [ 643 ]
          }
        },
        "$flatten\\u_spi.$procmux$198": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.55|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.21-157.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 480 ],
            "B": [ 643 ],
            "S": [ 351 ],
            "Y": [ 644 ]
          }
        },
        "$flatten\\u_spi.$procmux$200": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 480 ],
            "B": [ 644 ],
            "S": [ 645 ],
            "Y": [ 479 ]
          }
        },
        "$flatten\\u_spi.$procmux$201_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "1", "0" ],
            "Y": [ 645 ]
          }
        },
        "$flatten\\u_spi.$procmux$86": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
            "B": [ 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370 ],
            "S": [ 646, 647, 648 ],
            "Y": [ 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ]
          }
        },
        "$flatten\\u_spi.$procmux$87_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "1", "1" ],
            "Y": [ 646 ]
          }
        },
        "$flatten\\u_spi.$procmux$88_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "0", "1" ],
            "Y": [ 647 ]
          }
        },
        "$flatten\\u_spi.$procmux$89_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "1", "0" ],
            "Y": [ 648 ]
          }
        },
        "$flatten\\u_spi.$procmux$90": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.25-164.42|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.21-171.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
            "B": [ 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
            "S": [ 343 ],
            "Y": [ 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ]
          }
        },
        "$flatten\\u_spi.$procmux$92": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000001010"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
            "B": [ 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ],
            "S": [ 669 ],
            "Y": [ 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ]
          }
        },
        "$flatten\\u_spi.$procmux$93_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:126.13-179.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327, 328 ],
            "B": [ "0", "1" ],
            "Y": [ 669 ]
          }
        },
        "$flatten\\u_spi.$procmux$95": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293 ],
            "B": [ 315, 371, 361 ],
            "S": [ 670, 671, 672 ],
            "Y": [ 673 ]
          }
        },
        "$flatten\\u_spi.$procmux$96_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "1", "1" ],
            "Y": [ 670 ]
          }
        },
        "$flatten\\u_spi.$procmux$97_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "0", "1" ],
            "Y": [ 671 ]
          }
        },
        "$flatten\\u_spi.$procmux$98_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:0.0-0.0|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:165.25-170.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 330, 331 ],
            "B": [ "1", "0" ],
            "Y": [ 672 ]
          }
        },
        "$flatten\\u_spi.$procmux$99": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.25-164.42|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.21-171.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 293 ],
            "B": [ 673 ],
            "S": [ 343 ],
            "Y": [ 481 ]
          }
        },
        "$flatten\\u_spi.$ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:69$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:69.27-69.54"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 478 ],
            "B": [ "z" ],
            "S": [ 4 ],
            "Y": [ 7 ]
          }
        },
        "$ge$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$5": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.17-72.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
            "B": [ 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705 ],
            "Y": [ 706 ]
          }
        },
        "$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$13": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.47-103.67"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 112 ],
            "B": [ 707 ],
            "Y": [ 708 ]
          }
        },
        "$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:112$15": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:112.17-112.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 294 ],
            "B": [ 112 ],
            "Y": [ 709 ]
          }
        },
        "$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:134$17": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:134.27-134.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 293 ],
            "Y": [ 137 ]
          }
        },
        "$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$12": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.59-103.67"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 95 ],
            "Y": [ 707 ]
          }
        },
        "$logic_or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$11": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.21-103.42"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 295 ],
            "B": [ 294 ],
            "Y": [ 710 ]
          }
        },
        "$logic_or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$14": {
          "hide_name": 1,
          "type": "$logic_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.21-103.68"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 710 ],
            "B": [ 708 ],
            "Y": [ 711 ]
          }
        },
        "$not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:74$6": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:74.32-74.44"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26 ],
            "Y": [ 712 ]
          }
        },
        "$procdff$254": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87.5-118.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 713 ],
            "Q": [ 229 ]
          }
        },
        "$procdff$259": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87.5-118.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 714 ],
            "Q": [ 483 ]
          }
        },
        "$procdff$264": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67.5-79.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
            "Q": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
          }
        },
        "$procdff$269": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67.5-79.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 747 ],
            "Q": [ 26 ]
          }
        },
        "$procmux$71": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:112.17-112.38|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:112.13-116.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 709 ],
            "Y": [ 714 ]
          }
        },
        "$procmux$74": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.21-103.68|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.17-106.38"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 711 ],
            "Y": [ 748 ]
          }
        },
        "$procmux$77": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:100.17-100.24|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:100.13-107.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 748 ],
            "S": [ 293 ],
            "Y": [ 713 ]
          }
        },
        "$procmux$80": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.17-72.43|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.13-77.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 706 ],
            "Y": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ]
          }
        },
        "$procmux$83": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.17-72.43|/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.13-77.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 712 ],
            "S": [ 706 ],
            "Y": [ 747 ]
          }
        },
        "$sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.28-72.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705 ]
          }
        },
        "$ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:65$1": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:65.31-65.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "1", "1", "0", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 297 ],
            "Y": [ 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ]
          }
        }
      },
      "netnames": {
        "$0\\adc_clk_reg[0:0]": {
          "hide_name": 1,
          "bits": [ 747 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67.5-79.8"
          }
        },
        "$0\\adc_en_n[0:0]": {
          "hide_name": 1,
          "bits": [ 713 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87.5-118.8"
          }
        },
        "$0\\clk_cnt[31:0]": {
          "hide_name": 1,
          "bits": [ 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:67.5-79.8"
          }
        },
        "$0\\start_clear_req[0:0]": {
          "hide_name": 1,
          "bits": [ 714 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:87.5-118.8"
          }
        },
        "$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76$7_Y": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:76.28-76.39"
          }
        },
        "$flatten\\u_controller.$0\\counter_reg[11:0]": {
          "hide_name": 1,
          "bits": [ 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117.5-158.8"
          }
        },
        "$flatten\\u_controller.$0\\dac_reg[11:0]": {
          "hide_name": 1,
          "bits": [ 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117.5-158.8"
          }
        },
        "$flatten\\u_controller.$0\\data_out_reg[11:0]": {
          "hide_name": 1,
          "bits": [ 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:117.5-158.8"
          }
        },
        "$flatten\\u_controller.$2\\next_state[1:0]": {
          "hide_name": 1,
          "bits": [ 250, 251 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72.5-97.8"
          }
        },
        "$flatten\\u_controller.$3\\next_state[1:0]": {
          "hide_name": 1,
          "bits": [ 245, 246 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72.5-97.8"
          }
        },
        "$flatten\\u_controller.$4\\next_state[1:0]": {
          "hide_name": 1,
          "bits": [ 240, 241 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72.5-97.8"
          }
        },
        "$flatten\\u_controller.$5\\next_state[1:0]": {
          "hide_name": 1,
          "bits": [ 233, 234 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:72.5-97.8"
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102$57_Y": {
          "hide_name": 1,
          "bits": [ 96 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102.31-102.46"
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102$58_Y": {
          "hide_name": 1,
          "bits": [ 97 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:102.52-102.70"
          }
        },
        "$flatten\\u_controller.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:163$68_Y": {
          "hide_name": 1,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:163.20-163.38"
          }
        },
        "$flatten\\u_controller.$procmux$204_CMP": {
          "hide_name": 1,
          "bits": [ 188 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$205_CMP": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$207_Y": {
          "hide_name": 1,
          "bits": [ 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$210_CMP": {
          "hide_name": 1,
          "bits": [ 214 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$212_Y": {
          "hide_name": 1,
          "bits": [ 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$215_CMP": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$216_CMP": {
          "hide_name": 1,
          "bits": [ 228 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$218_Y": {
          "hide_name": 1,
          "bits": [ 230, 231 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$221_CMP": {
          "hide_name": 1,
          "bits": [ 232 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$224_Y": {
          "hide_name": 1,
          "bits": [ 235, 236 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$227_Y": {
          "hide_name": 1,
          "bits": [ 237, 238 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$230_CMP": {
          "hide_name": 1,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$233_Y": {
          "hide_name": 1,
          "bits": [ 242, 243 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$236_CMP": {
          "hide_name": 1,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$241_Y": {
          "hide_name": 1,
          "bits": [ 247, 248 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$244_CMP": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$246_CMP": {
          "hide_name": 1,
          "bits": [ 252 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$247_CMP": {
          "hide_name": 1,
          "bits": [ 253 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$248_CMP": {
          "hide_name": 1,
          "bits": [ 254 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$procmux$249_CMP": {
          "hide_name": 1,
          "bits": [ 255 ],
          "attributes": {
          }
        },
        "$flatten\\u_controller.$ternary$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:146$67_Y": {
          "hide_name": 1,
          "bits": [ 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:146.41-146.74"
          }
        },
        "$flatten\\u_spi.$0\\bit_cnt[4:0]": {
          "hide_name": 1,
          "bits": [ 434, 435, 436, 437, 438 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\ctrl_reg[11:0]": {
          "hide_name": 1,
          "bits": [ 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\data_reg[11:0]": {
          "hide_name": 1,
          "bits": [ 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\eoc_latch[0:0]": {
          "hide_name": 1,
          "bits": [ 395 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\eoc_sent_high[0:0]": {
          "hide_name": 1,
          "bits": [ 479 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\miso_buffer[11:0]": {
          "hide_name": 1,
          "bits": [ 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\shift_reg[15:0]": {
          "hide_name": 1,
          "bits": [ 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$0\\state[1:0]": {
          "hide_name": 1,
          "bits": [ 432, 433 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:82.5-181.8"
          }
        },
        "$flatten\\u_spi.$add$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137$38_Y": {
          "hide_name": 1,
          "bits": [ 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:137.38-137.49",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$flatten\\u_spi.$and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168$50_Y": {
          "hide_name": 1,
          "bits": [ 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168.52-168.67"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:112$29_Y": {
          "hide_name": 1,
          "bits": [ 329 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:112.22-112.38"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115$30_Y": {
          "hide_name": 1,
          "bits": [ 332 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.21-115.36"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115$31_Y": {
          "hide_name": 1,
          "bits": [ 335 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.40-115.57"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$33_Y": {
          "hide_name": 1,
          "bits": [ 336 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.21-120.36"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$34_Y": {
          "hide_name": 1,
          "bits": [ 337 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.40-120.59"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138$39_Y": {
          "hide_name": 1,
          "bits": [ 338 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:138.29-138.42"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$43_Y": {
          "hide_name": 1,
          "bits": [ 339 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.31-144.43"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145$46_Y": {
          "hide_name": 1,
          "bits": [ 342 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:145.30-145.56"
          }
        },
        "$flatten\\u_spi.$eq$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164$47_Y": {
          "hide_name": 1,
          "bits": [ 343 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:164.25-164.42"
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115$32_Y": {
          "hide_name": 1,
          "bits": [ 344 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:115.21-115.57"
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120$35_Y": {
          "hide_name": 1,
          "bits": [ 345 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:120.21-120.59"
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141$41_Y": {
          "hide_name": 1,
          "bits": [ 348 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141.24-141.39"
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$44_Y": {
          "hide_name": 1,
          "bits": [ 350 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.43"
          }
        },
        "$flatten\\u_spi.$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$45_Y": {
          "hide_name": 1,
          "bits": [ 351 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.55"
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141$40_Y": {
          "hide_name": 1,
          "bits": [ 346 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:141.24-141.27"
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144$42_Y": {
          "hide_name": 1,
          "bits": [ 349 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:144.24-144.27"
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53$18_Y": {
          "hide_name": 1,
          "bits": [ 353 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53.32-53.39"
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54$20_Y": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54.22-54.29"
          }
        },
        "$flatten\\u_spi.$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55$22_Y": {
          "hide_name": 1,
          "bits": [ 358 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55.36-55.43"
          }
        },
        "$flatten\\u_spi.$not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168$49_Y": {
          "hide_name": 1,
          "bits": [ 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:168.63-168.67"
          }
        },
        "$flatten\\u_spi.$or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:167$48_Y": {
          "hide_name": 1,
          "bits": [ 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:167.52-167.66"
          }
        },
        "$flatten\\u_spi.$procmux$102_CMP": {
          "hide_name": 1,
          "bits": [ 482 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$104_Y": {
          "hide_name": 1,
          "bits": [ 484 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$107_Y": {
          "hide_name": 1,
          "bits": [ 488 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$108_CMP": {
          "hide_name": 1,
          "bits": [ 485 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$109_CMP": {
          "hide_name": 1,
          "bits": [ 486 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$110_CMP": {
          "hide_name": 1,
          "bits": [ 487 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$111_Y": {
          "hide_name": 1,
          "bits": [ 489 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$114_CMP": {
          "hide_name": 1,
          "bits": [ 490 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$117_Y": {
          "hide_name": 1,
          "bits": [ 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$119_Y": {
          "hide_name": 1,
          "bits": [ 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$120_CMP": {
          "hide_name": 1,
          "bits": [ 503 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$121_CMP": {
          "hide_name": 1,
          "bits": [ 504 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$122_CMP": {
          "hide_name": 1,
          "bits": [ 505 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$123_CMP": {
          "hide_name": 1,
          "bits": [ 506 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$124_Y": {
          "hide_name": 1,
          "bits": [ 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$126_Y": {
          "hide_name": 1,
          "bits": [ 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$129_CMP": {
          "hide_name": 1,
          "bits": [ 543 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$132_Y": {
          "hide_name": 1,
          "bits": [ 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$135_Y": {
          "hide_name": 1,
          "bits": [ 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$138_CMP": {
          "hide_name": 1,
          "bits": [ 576 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$141_Y": {
          "hide_name": 1,
          "bits": [ 577, 578, 579, 580, 581 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$144_Y": {
          "hide_name": 1,
          "bits": [ 582, 583, 584, 585, 586 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$147_CMP": {
          "hide_name": 1,
          "bits": [ 587 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$148_CMP": {
          "hide_name": 1,
          "bits": [ 588 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$151_Y": {
          "hide_name": 1,
          "bits": [ 589, 590 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$153_Y": {
          "hide_name": 1,
          "bits": [ 591, 592 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$156_Y": {
          "hide_name": 1,
          "bits": [ 593, 594 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$159_CMP": {
          "hide_name": 1,
          "bits": [ 597 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$160_Y": {
          "hide_name": 1,
          "bits": [ 595, 596 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$162_CMP": {
          "hide_name": 1,
          "bits": [ 598 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$164_Y": {
          "hide_name": 1,
          "bits": [ 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$167_Y": {
          "hide_name": 1,
          "bits": [ 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$172_Y": {
          "hide_name": 1,
          "bits": [ 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$175_CMP": {
          "hide_name": 1,
          "bits": [ 635 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$176_Y": {
          "hide_name": 1,
          "bits": [ 636 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$178_Y": {
          "hide_name": 1,
          "bits": [ 637 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$180_Y": {
          "hide_name": 1,
          "bits": [ 638 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$182_Y": {
          "hide_name": 1,
          "bits": [ 639 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$185_Y": {
          "hide_name": 1,
          "bits": [ 640 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$194_Y": {
          "hide_name": 1,
          "bits": [ 642 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$195_CMP": {
          "hide_name": 1,
          "bits": [ 641 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$196_Y": {
          "hide_name": 1,
          "bits": [ 643 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$198_Y": {
          "hide_name": 1,
          "bits": [ 644 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$201_CMP": {
          "hide_name": 1,
          "bits": [ 645 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$86_Y": {
          "hide_name": 1,
          "bits": [ 649, 650, 651, 652, 653, 654, 655, 656, 657, 658 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$87_CMP": {
          "hide_name": 1,
          "bits": [ 646 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$88_CMP": {
          "hide_name": 1,
          "bits": [ 647 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$89_CMP": {
          "hide_name": 1,
          "bits": [ 648 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$90_Y": {
          "hide_name": 1,
          "bits": [ 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$93_CMP": {
          "hide_name": 1,
          "bits": [ 669 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$95_Y": {
          "hide_name": 1,
          "bits": [ 673 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$96_CMP": {
          "hide_name": 1,
          "bits": [ 670 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$97_CMP": {
          "hide_name": 1,
          "bits": [ 671 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$98_CMP": {
          "hide_name": 1,
          "bits": [ 672 ],
          "attributes": {
          }
        },
        "$flatten\\u_spi.$procmux$99_Y": {
          "hide_name": 1,
          "bits": [ 481 ],
          "attributes": {
          }
        },
        "$ge$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$5_Y": {
          "hide_name": 1,
          "bits": [ 706 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.17-72.43"
          }
        },
        "$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$13_Y": {
          "hide_name": 1,
          "bits": [ 708 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.47-103.67"
          }
        },
        "$logic_and$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:112$15_Y": {
          "hide_name": 1,
          "bits": [ 709 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:112.17-112.38"
          }
        },
        "$logic_not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$12_Y": {
          "hide_name": 1,
          "bits": [ 707 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.59-103.67"
          }
        },
        "$logic_or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$11_Y": {
          "hide_name": 1,
          "bits": [ 710 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.21-103.42"
          }
        },
        "$logic_or$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103$14_Y": {
          "hide_name": 1,
          "bits": [ 711 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:103.21-103.68"
          }
        },
        "$not$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:74$6_Y": {
          "hide_name": 1,
          "bits": [ 712 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:74.32-74.44"
          }
        },
        "$procmux$74_Y": {
          "hide_name": 1,
          "bits": [ 748 ],
          "attributes": {
          }
        },
        "$sub$/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72$4_Y": {
          "hide_name": 1,
          "bits": [ 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:72.28-72.43"
          }
        },
        "adc_ack": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:41.17-41.24"
          }
        },
        "adc_busy": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:40.17-40.25"
          }
        },
        "adc_clk_out": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:34.12-34.23"
          }
        },
        "adc_data_out": {
          "hide_name": 0,
          "bits": [ 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:39.17-39.29"
          }
        },
        "adc_en_n": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:84.9-84.17"
          }
        },
        "clk_cnt": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:62.16-62.23"
          }
        },
        "comparator": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:23.12-23.22"
          }
        },
        "cs": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:17.12-17.14"
          }
        },
        "ctrl_reg": {
          "hide_name": 0,
          "bits": [ 293, 294, 295, 25, 92, 296, 297, 298, 299, 300, 301, 302 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:38.17-38.25"
          }
        },
        "current_div": {
          "hide_name": 0,
          "bits": [ 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:65.17-65.28"
          }
        },
        "dac": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:24.28-24.31"
          }
        },
        "dac_rst": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:27.12-27.19"
          }
        },
        "eoc_flag": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:42.17-42.25"
          }
        },
        "irq": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:30.12-30.15"
          }
        },
        "miso": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:20.12-20.16"
          }
        },
        "mosi": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:19.12-19.16"
          }
        },
        "pwr_gate": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:26.12-26.20"
          }
        },
        "reset_": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:14.12-14.18"
          }
        },
        "sample_and_hold": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:25.12-25.27"
          }
        },
        "sck": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:18.12-18.15"
          }
        },
        "start_clear_req": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:85.9-85.24"
          }
        },
        "sys_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:13.12-13.19"
          }
        },
        "u_controller.counter_reg": {
          "hide_name": 0,
          "bits": [ 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "hdlname": "u_controller counter_reg",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:50.23-50.34"
          }
        },
        "u_controller.dac_reg": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124 ],
          "attributes": {
            "hdlname": "u_controller dac_reg",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:49.23-49.30"
          }
        },
        "u_controller.is_final_bit": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "hdlname": "u_controller is_final_bit",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:57.23-57.35"
          }
        },
        "u_controller.next_state": {
          "hide_name": 0,
          "bits": [ 186, 187 ],
          "attributes": {
            "hdlname": "u_controller next_state",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:46.25-46.35"
          }
        },
        "u_controller.reset_": {
          "hide_name": 0,
          "bits": [ 137 ],
          "attributes": {
            "hdlname": "u_controller reset_",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:23.18-23.24"
          }
        },
        "u_controller.state": {
          "hide_name": 0,
          "bits": [ 93, 94 ],
          "attributes": {
            "hdlname": "u_controller state",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:46.18-46.23"
          }
        },
        "u_controller.test_value": {
          "hide_name": 0,
          "bits": [ 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136 ],
          "attributes": {
            "hdlname": "u_controller test_value",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_controller.v:55.23-55.33"
          }
        },
        "u_spi.adc_eoc_rise": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "hdlname": "u_spi adc_eoc_rise",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:55.10-55.22"
          }
        },
        "u_spi.bit_cnt": {
          "hide_name": 0,
          "bits": [ 256, 257, 258, 259, 260 ],
          "attributes": {
            "hdlname": "u_spi bit_cnt",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:43.16-43.23"
          }
        },
        "u_spi.data_reg": {
          "hide_name": 0,
          "bits": [ 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419 ],
          "attributes": {
            "hdlname": "u_spi data_reg",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:38.16-38.24"
          }
        },
        "u_spi.eoc_s1": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "hdlname": "u_spi eoc_s1",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:52.9-52.15"
          }
        },
        "u_spi.eoc_s2": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "hdlname": "u_spi eoc_s2",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:52.17-52.23"
          }
        },
        "u_spi.eoc_sent_high": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "hdlname": "u_spi eoc_sent_high",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:48.16-48.29"
          }
        },
        "u_spi.info_reg": {
          "hide_name": 0,
          "bits": [ 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431 ],
          "attributes": {
            "hdlname": "u_spi info_reg",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:39.16-39.24"
          }
        },
        "u_spi.miso_buffer": {
          "hide_name": 0,
          "bits": [ 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478 ],
          "attributes": {
            "hdlname": "u_spi miso_buffer",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:45.16-45.27"
          }
        },
        "u_spi.sck_fall": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "hdlname": "u_spi sck_fall",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:54.10-54.18"
          }
        },
        "u_spi.sck_rise": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "hdlname": "u_spi sck_rise",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:53.10-53.18"
          }
        },
        "u_spi.sck_s1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "hdlname": "u_spi sck_s1",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:51.9-51.15"
          }
        },
        "u_spi.sck_s2": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "hdlname": "u_spi sck_s2",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:51.17-51.23"
          }
        },
        "u_spi.shift_reg": {
          "hide_name": 0,
          "bits": [ 361, 362, 340, 341, 363, 364, 365, 366, 367, 368, 369, 370, 333, 334, 330, 331 ],
          "attributes": {
            "hdlname": "u_spi shift_reg",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:44.16-44.25"
          }
        },
        "u_spi.state": {
          "hide_name": 0,
          "bits": [ 327, 328 ],
          "attributes": {
            "hdlname": "u_spi state",
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/adc_spi_slave.v:42.16-42.21"
          }
        },
        "vref_sel": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/kyouma-hououin/Documents/VLSI/designs/spi_sar_adc/verilog/adc/spi_adc.v:31.12-31.20"
          }
        }
      }
    }
  }
}
