

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_130_19'
================================================================
* Date:           Fri May 10 16:01:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.890 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_130_19  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     929|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    24|       0|     417|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     465|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|     465|    1436|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U367  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U368  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U369  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U370  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U371  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U372  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_16_4_32_1_1_U374       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U375       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U376       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U377       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_7_3_32_1_1_U373        |mux_7_3_32_1_1        |        0|   0|  0|  37|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  24|  0| 417|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln130_fu_444_p2       |         +|   0|  0|  10|           3|           2|
    |add_ln143_1_fu_524_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln143_2_fu_586_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln143_3_fu_647_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln143_4_fu_713_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln143_5_fu_765_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln143_fu_495_p2       |         +|   0|  0|  71|          64|          64|
    |empty_fu_360_p2           |         +|   0|  0|  12|           4|           4|
    |sub_ln35_21_fu_426_p2     |         -|   0|  0|  10|           3|           3|
    |sub_ln35_22_fu_656_p2     |         -|   0|  0|  12|           4|           4|
    |sub_ln35_fu_410_p2        |         -|   0|  0|  10|           3|           3|
    |tmp_s_fu_728_p17          |         -|   0|  0|  12|           4|           4|
    |and_ln143_1_fu_518_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln143_2_fu_580_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln143_3_fu_641_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln143_4_fu_707_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln143_fu_489_p2       |       and|   0|  0|  64|          64|          64|
    |icmp_ln130_fu_350_p2      |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln143_1_fu_400_p2    |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln143_2_fu_416_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_3_fu_432_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_4_fu_438_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln143_fu_386_p2      |      icmp|   0|  0|  12|           4|           2|
    |select_ln143_1_fu_482_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln143_2_fu_392_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln143_3_fu_511_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln143_4_fu_573_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln143_5_fu_634_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln143_6_fu_700_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln143_fu_501_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 929|         756|         789|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |add289325_fu_100         |   9|          2|   64|        128|
    |add289_1327_fu_108       |   9|          2|   64|        128|
    |add289_191326_fu_104     |   9|          2|   64|        128|
    |add289_1_1328_fu_112     |   9|          2|   64|        128|
    |add289_2329_fu_116       |   9|          2|   64|        128|
    |add289_2_1330_fu_120     |   9|          2|   64|        128|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_6     |   9|          2|    3|          6|
    |i_fu_124                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|  392|        784|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add289325_fu_100         |  64|   0|   64|          0|
    |add289_1327_fu_108       |  64|   0|   64|          0|
    |add289_191326_fu_104     |  64|   0|   64|          0|
    |add289_1_1328_fu_112     |  64|   0|   64|          0|
    |add289_2329_fu_116       |  64|   0|   64|          0|
    |add289_2_1330_fu_120     |  64|   0|   64|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |conv36_cast_reg_924      |  32|   0|   64|         32|
    |i_fu_124                 |   3|   0|    3|          0|
    |icmp_ln143_1_reg_943     |   1|   0|    1|          0|
    |icmp_ln143_2_reg_953     |   1|   0|    1|          0|
    |icmp_ln143_3_reg_963     |   1|   0|    1|          0|
    |icmp_ln143_4_reg_969     |   1|   0|    1|          0|
    |icmp_ln143_reg_937       |   1|   0|    1|          0|
    |sub_ln35_21_reg_958      |   3|   0|    3|          0|
    |sub_ln35_reg_948         |   3|   0|    3|          0|
    |tmp_83_reg_932           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 465|   0|  497|         32|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_130_19|  return value|
|add212_6338_reload        |   in|   64|     ap_none|               add212_6338_reload|        scalar|
|add212_5337_reload        |   in|   64|     ap_none|               add212_5337_reload|        scalar|
|add212_4336_reload        |   in|   64|     ap_none|               add212_4336_reload|        scalar|
|add212_3335_reload        |   in|   64|     ap_none|               add212_3335_reload|        scalar|
|add212_2112334_reload     |   in|   64|     ap_none|            add212_2112334_reload|        scalar|
|add212_1103333_reload     |   in|   64|     ap_none|            add212_1103333_reload|        scalar|
|arg1_r_1_reload           |   in|   32|     ap_none|                  arg1_r_1_reload|        scalar|
|arg1_r_2_reload           |   in|   32|     ap_none|                  arg1_r_2_reload|        scalar|
|arg1_r_3_reload           |   in|   32|     ap_none|                  arg1_r_3_reload|        scalar|
|arg1_r_4_reload           |   in|   32|     ap_none|                  arg1_r_4_reload|        scalar|
|arg1_r_5_reload           |   in|   32|     ap_none|                  arg1_r_5_reload|        scalar|
|arg1_r_6_reload           |   in|   32|     ap_none|                  arg1_r_6_reload|        scalar|
|conv36                    |   in|   32|     ap_none|                           conv36|        scalar|
|arg2_r_14_reload          |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|arg2_r_15_reload          |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|arg2_r_13_reload          |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_12_reload          |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_11_reload          |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|arg2_r_10_reload          |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|add289_2_1330_out         |  out|   64|      ap_vld|                add289_2_1330_out|       pointer|
|add289_2_1330_out_ap_vld  |  out|    1|      ap_vld|                add289_2_1330_out|       pointer|
|add289_2329_out           |  out|   64|      ap_vld|                  add289_2329_out|       pointer|
|add289_2329_out_ap_vld    |  out|    1|      ap_vld|                  add289_2329_out|       pointer|
|add289_1_1328_out         |  out|   64|      ap_vld|                add289_1_1328_out|       pointer|
|add289_1_1328_out_ap_vld  |  out|    1|      ap_vld|                add289_1_1328_out|       pointer|
|add289_1327_out           |  out|   64|      ap_vld|                  add289_1327_out|       pointer|
|add289_1327_out_ap_vld    |  out|    1|      ap_vld|                  add289_1327_out|       pointer|
|add289_191326_out         |  out|   64|      ap_vld|                add289_191326_out|       pointer|
|add289_191326_out_ap_vld  |  out|    1|      ap_vld|                add289_191326_out|       pointer|
|add289325_out             |  out|   64|      ap_vld|                    add289325_out|       pointer|
|add289325_out_ap_vld      |  out|    1|      ap_vld|                    add289325_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------+--------------+

