/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  reg [4:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [21:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [23:0] celloutsig_0_4z;
  wire [28:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[46] | in_data[80]);
  assign celloutsig_1_1z = ~in_data[189];
  assign celloutsig_1_3z = ~in_data[106];
  assign celloutsig_1_7z = ~in_data[133];
  assign celloutsig_1_8z = celloutsig_1_5z | celloutsig_1_1z;
  assign celloutsig_1_15z = celloutsig_1_2z[4] | celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_10z[2] | celloutsig_1_15z;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_0_18z[10:8], celloutsig_0_34z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z };
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[40:39], celloutsig_0_0z } / { 1'h1, in_data[41], in_data[0] };
  assign celloutsig_1_2z = in_data[158:154] / { 1'h1, in_data[118:115] };
  assign celloutsig_1_4z = { in_data[124:122], celloutsig_1_1z } / { 1'h1, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[77:50], celloutsig_0_2z } / { 1'h1, in_data[46:43], celloutsig_0_4z };
  assign celloutsig_0_11z = { in_data[7:3], _01_, celloutsig_0_2z } / { 1'h1, celloutsig_0_8z[1:0], celloutsig_0_9z, _01_ };
  assign celloutsig_0_18z = { celloutsig_0_4z[8:5], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_17z } / { 1'h1, celloutsig_0_4z[20:11] };
  assign celloutsig_0_21z = { in_data[79:69], celloutsig_0_0z } / { 1'h1, celloutsig_0_18z[7:1], celloutsig_0_8z };
  assign celloutsig_0_24z = { celloutsig_0_9z[1:0], celloutsig_0_18z } / { 1'h1, in_data[87:76] };
  assign celloutsig_0_33z = _02_[5:3] >= { celloutsig_0_18z[3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_16z = { in_data[182:172], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_5z } >= { in_data[162:150], celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[10:8] >= celloutsig_0_5z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_1z } >= _01_[3:0];
  assign celloutsig_1_0z = in_data[126:116] <= in_data[167:157];
  assign celloutsig_1_19z = { celloutsig_1_10z[3:0], in_data[133], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_18z } <= { celloutsig_1_2z[3:0], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_14z = in_data[27:10] <= { in_data[43:33], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_43z = _00_[4] & ~(celloutsig_0_18z[2]);
  assign celloutsig_0_42z = { celloutsig_0_33z, celloutsig_0_6z } % { 1'h1, celloutsig_0_11z[2:0], celloutsig_0_33z };
  assign celloutsig_0_6z = { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_0z } * { celloutsig_0_5z[17:15], celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_18z[5] ? { _01_[3:2], celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_8z } : { celloutsig_0_6z[1:0], celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_26z };
  assign celloutsig_0_9z = in_data[66] ? celloutsig_0_4z[12:10] : in_data[7:5];
  assign celloutsig_1_13z = { celloutsig_1_11z[7:1], celloutsig_1_6z } != { celloutsig_1_10z[7:3], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_4z = - { in_data[41:21], celloutsig_0_1z };
  assign celloutsig_1_6z = - in_data[155:152];
  assign celloutsig_1_11z = - in_data[190:183];
  assign celloutsig_1_5z = & { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_26z = | { in_data[29:18], celloutsig_0_10z };
  assign celloutsig_0_2z = | { in_data[18:9], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } <<< in_data[89:86];
  assign celloutsig_0_12z = celloutsig_0_5z[9:7] <<< celloutsig_0_1z;
  assign celloutsig_1_10z = { in_data[167:166], celloutsig_1_0z, celloutsig_1_7z, in_data[133], in_data[133], celloutsig_1_1z, celloutsig_1_0z } - { in_data[167:161], celloutsig_1_0z };
  assign celloutsig_0_10z = { _01_[4], celloutsig_0_6z } - celloutsig_0_4z[12:8];
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
