static void F_1 ( void )\r\n{\r\nvolatile unsigned long T_1 * V_1 ;\r\nunsigned long V_2 ;\r\nint V_3 , V_4 ;\r\nV_1 = F_2 ( V_5 , V_6 ) ;\r\nif( ! V_1 ) {\r\nfor( V_3 = 0 ; V_3 < V_7 ; V_3 ++ )\r\nV_8 [ V_3 ] . V_9 = V_10 [ V_3 ] . V_11 ;\r\nreturn;\r\n}\r\nfor( V_3 = 0 ; V_3 < V_7 ; V_3 ++ ) {\r\nfor( V_4 = 0 ; V_4 < V_12 ; V_4 ++ ) {\r\nV_2 = V_1 [ F_3 ( V_4 ) ] ;\r\nif( ( V_2 & V_13 ) == V_10 [ V_3 ] . V_14 )\r\n{\r\nV_1 [ F_3 ( V_4 ) ] = V_10 [ V_3 ] . V_15 ;\r\nbreak;\r\n}\r\n}\r\nif( V_4 == V_12 )\r\n{\r\nF_4 ( V_16 L_1 ,\r\nV_8 [ V_3 ] . V_17 ) ;\r\nF_4 ( V_16 L_2 ,\r\nV_10 [ V_3 ] . V_11 ) ;\r\nV_8 [ V_3 ] . V_9 = V_10 [ V_3 ] . V_11 ;\r\n}\r\n}\r\nF_5 ( V_1 ) ;\r\n}\r\nstatic int T_2 F_6 ( void )\r\n{\r\nint V_3 , V_18 = 0 ;\r\n#ifdef F_7\r\nF_1 () ;\r\n#endif\r\nfor ( V_3 = 0 ; V_3 < V_7 ; V_3 ++ ) {\r\nF_4 ( V_16 L_3 ,\r\n( unsigned long long ) V_8 [ V_3 ] . V_19 ,\r\n( unsigned long long ) V_8 [ V_3 ] . V_9 ) ;\r\nV_8 [ V_3 ] . V_20 = F_2 ( V_8 [ V_3 ] . V_9 , V_8 [ V_3 ] . V_19 ) ;\r\nif ( ! V_8 [ V_3 ] . V_20 ) {\r\nF_4 ( L_4 ) ;\r\nreturn - V_21 ;\r\n}\r\nF_8 ( & V_8 [ V_3 ] ) ;\r\nV_22 [ V_3 ] = F_9 ( L_5 , & V_8 [ V_3 ] ) ;\r\nif( ! V_22 [ V_3 ] )\r\nV_22 [ V_3 ] = F_9 ( L_6 , & V_8 [ V_3 ] ) ;\r\nif( ! V_22 [ V_3 ] )\r\nV_22 [ V_3 ] = F_9 ( L_7 , & V_8 [ V_3 ] ) ;\r\nif ( V_22 [ V_3 ] ) {\r\nV_22 [ V_3 ] -> V_23 = V_24 ;\r\n++ V_18 ;\r\n}\r\nelse {\r\nF_5 ( V_8 [ V_3 ] . V_20 ) ;\r\n}\r\n}\r\nif( V_18 >= 2 ) {\r\nV_25 = F_10 ( V_22 , 2 , L_8 ) ;\r\nif( V_25 )\r\nF_11 ( V_25 , NULL , 0 ) ;\r\n}\r\nif( V_18 == 3 )\r\nF_11 ( V_22 [ 2 ] , NULL , 0 ) ;\r\nreturn ( V_18 ? 0 : - V_26 ) ;\r\n}\r\nstatic void T_3 F_12 ( void )\r\n{\r\nint V_3 ;\r\nif ( V_25 ) {\r\nF_13 ( V_25 ) ;\r\nF_14 ( V_25 ) ;\r\n}\r\nif ( V_22 [ 2 ] )\r\nF_13 ( V_22 [ 2 ] ) ;\r\nfor ( V_3 = 0 ; V_3 < V_7 ; V_3 ++ ) {\r\nif ( V_22 [ V_3 ] )\r\nF_15 ( V_22 [ V_3 ] ) ;\r\nif ( V_8 [ V_3 ] . V_20 ) {\r\nF_5 ( V_8 [ V_3 ] . V_20 ) ;\r\nV_8 [ V_3 ] . V_20 = NULL ;\r\n}\r\n}\r\n}
