[2025-09-17 10:56:01] START suite=qualcomm_srv trace=srv379_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv379_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2632550 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5088232 cumulative IPC: 3.931 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5088232 cumulative IPC: 3.931 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5088233 heartbeat IPC: 4.072 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13584774 heartbeat IPC: 1.177 cumulative IPC: 1.177 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21968173 heartbeat IPC: 1.193 cumulative IPC: 1.185 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30657932 heartbeat IPC: 1.151 cumulative IPC: 1.173 (Simulation time: 00 hr 04 min 44 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv379_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 60000016 cycles: 39431961 heartbeat IPC: 1.14 cumulative IPC: 1.165 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 47986207 heartbeat IPC: 1.169 cumulative IPC: 1.166 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 56439246 heartbeat IPC: 1.183 cumulative IPC: 1.168 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 65005999 heartbeat IPC: 1.167 cumulative IPC: 1.168 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 73542512 heartbeat IPC: 1.171 cumulative IPC: 1.169 (Simulation time: 00 hr 10 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv379_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 82173554 heartbeat IPC: 1.159 cumulative IPC: 1.168 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85773260 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 25 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85773260 cumulative IPC: 1.166 (Simulation time: 00 hr 12 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv379_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.166 instructions: 100000004 cycles: 85773260
CPU 0 Branch Prediction Accuracy: 91.31% MPKI: 15.28 Average ROB Occupancy at Mispredict: 26.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2962
BRANCH_INDIRECT: 0.4192
BRANCH_CONDITIONAL: 12.83
BRANCH_DIRECT_CALL: 0.741
BRANCH_INDIRECT_CALL: 0.5137
BRANCH_RETURN: 0.4793


====Backend Stall Breakdown====
ROB_STALL: 121262
LQ_STALL: 0
SQ_STALL: 784441


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 88.69827
REPLAY_LOAD: 63.34375
NON_REPLAY_LOAD: 15.104993

== Total ==
ADDR_TRANS: 10289
REPLAY_LOAD: 8108
NON_REPLAY_LOAD: 102865

== Counts ==
ADDR_TRANS: 116
REPLAY_LOAD: 128
NON_REPLAY_LOAD: 6810

cpu0->cpu0_STLB TOTAL        ACCESS:    1764472 HIT:    1759593 MISS:       4879 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1764472 HIT:    1759593 MISS:       4879 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 193.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7565882 HIT:    6638091 MISS:     927791 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6112263 HIT:    5363742 MISS:     748521 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     538521 HIT:     388683 MISS:     149838 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     905883 HIT:     884936 MISS:      20947 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9215 HIT:        730 MISS:       8485 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.78 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14558217 HIT:    8160045 MISS:    6398172 MSHR_MERGE:    1531057
cpu0->cpu0_L1I LOAD         ACCESS:   14558217 HIT:    8160045 MISS:    6398172 MSHR_MERGE:    1531057
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.58 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30103136 HIT:   26969286 MISS:    3133850 MSHR_MERGE:    1340950
cpu0->cpu0_L1D LOAD         ACCESS:   16958153 HIT:   15385315 MISS:    1572838 MSHR_MERGE:     327675
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13134869 HIT:   11583095 MISS:    1551774 MSHR_MERGE:    1013252
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10114 HIT:        876 MISS:       9238 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 24.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12185940 HIT:   10454364 MISS:    1731576 MSHR_MERGE:     872003
cpu0->cpu0_ITLB LOAD         ACCESS:   12185940 HIT:   10454364 MISS:    1731576 MSHR_MERGE:     872003
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.113 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28474126 HIT:   27273050 MISS:    1201076 MSHR_MERGE:     296176
cpu0->cpu0_DTLB LOAD         ACCESS:   28474126 HIT:   27273050 MISS:    1201076 MSHR_MERGE:     296176
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.942 cycles
cpu0->LLC TOTAL        ACCESS:    1125902 HIT:    1045759 MISS:      80143 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     748521 HIT:     721537 MISS:      26984 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     149838 HIT:     101595 MISS:      48243 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     219058 HIT:     218696 MISS:        362 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8485 HIT:       3931 MISS:       4554 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 146.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4065
  ROW_BUFFER_MISS:      75702
  AVG DBUS CONGESTED CYCLE: 3.676
Channel 0 WQ ROW_BUFFER_HIT:       2580
  ROW_BUFFER_MISS:      43514
  FULL:          0
Channel 0 REFRESHES ISSUED:       7147

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       552873       392173        76061         5334
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           78          292          174
  STLB miss resolved @ L2C                0           48           98          540          160
  STLB miss resolved @ LLC                0          148          338         2010          889
  STLB miss resolved @ MEM                0            1          222         2095         2383

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154112        52044      1158272       107942          623
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           34          141           30
  STLB miss resolved @ L2C                0           20           41           89           12
  STLB miss resolved @ LLC                0           59          186          659           72
  STLB miss resolved @ MEM                0            0          119          348          132
[2025-09-17 11:08:26] END   suite=qualcomm_srv trace=srv379_ap (rc=0)
