{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446190662006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446190662007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 15:37:41 2015 " "Processing started: Fri Oct 30 15:37:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446190662007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446190662007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wm -c wm " "Command: quartus_map --read_settings_files=on --write_settings_files=off wm -c wm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446190662007 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446190662368 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "washingmachine_top.v(157) " "Verilog HDL Module Instantiation warning at washingmachine_top.v(157): ignored dangling comma in List of Port Connections" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1446190662435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washingmachine_top.v 1 1 " "Found 1 design units, including 1 entities, in source file washingmachine_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 washingmachine_top " "Found entity 1: washingmachine_top" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190662438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190662438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/Users/dt/FDU/eelab/wm/timer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190662442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190662442 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "get_time get_time.v(6) " "Verilog Module Declaration warning at get_time.v(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"get_time\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190662446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_time.v 1 1 " "Found 1 design units, including 1 entities, in source file get_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_time " "Found entity 1: get_time" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190662447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190662447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_time.v 1 1 " "Found 1 design units, including 1 entities, in source file display_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_time " "Found entity 1: display_time" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190662451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190662451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "washingmachine_top " "Elaborating entity \"washingmachine_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446190662544 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "washingmachine_top.v(66) " "Verilog HDL Case Statement information at washingmachine_top.v(66): all case item expressions in this case statement are onehot" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1446190662546 "|washingmachine_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t " "Elaborating entity \"timer\" for hierarchy \"timer:t\"" {  } { { "washingmachine_top.v" "t" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190662548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_time get_time:g " "Elaborating entity \"get_time\" for hierarchy \"get_time:g\"" {  } { { "washingmachine_top.v" "g" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190662552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 get_time.v(18) " "Verilog HDL assignment warning at get_time.v(18): truncated value with size 16 to match size of target (4)" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662553 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 get_time.v(19) " "Verilog HDL assignment warning at get_time.v(19): truncated value with size 16 to match size of target (8)" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662553 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_second_p get_time.v(20) " "Verilog HDL Always Construct warning at get_time.v(20): variable \"o_second_p\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190662553 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_minute get_time.v(20) " "Verilog HDL Always Construct warning at get_time.v(20): variable \"o_minute\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190662553 "|washingmachine_top|get_time:g"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 get_time.v(20) " "Verilog HDL assignment warning at get_time.v(20): truncated value with size 16 to match size of target (8)" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662553 "|washingmachine_top|get_time:g"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_time display_time:d " "Elaborating entity \"display_time\" for hierarchy \"display_time:d\"" {  } { { "washingmachine_top.v" "d" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190662555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(62) " "Verilog HDL assignment warning at display_time.v(62): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662557 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(66) " "Verilog HDL assignment warning at display_time.v(66): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662558 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(70) " "Verilog HDL assignment warning at display_time.v(70): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662558 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 display_time.v(74) " "Verilog HDL assignment warning at display_time.v(74): truncated value with size 8 to match size of target (4)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1446190662558 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "number display_time.v(82) " "Verilog HDL Always Construct warning at display_time.v(82): variable \"number\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190662558 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "display_time.v(82) " "Verilog HDL Case Statement warning at display_time.v(82): incomplete case statement has no default case item" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1446190662559 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i_twinkle display_time.v(94) " "Verilog HDL Always Construct warning at display_time.v(94): variable \"i_twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190662559 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_1Hz display_time.v(97) " "Verilog HDL Always Construct warning at display_time.v(97): variable \"clk_1Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1446190662559 "|washingmachine_top|display_time:d"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg display_time.v(81) " "Verilog HDL Always Construct warning at display_time.v(81): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1446190662559 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] display_time.v(81) " "Inferred latch for \"seg\[1\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662564 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] display_time.v(81) " "Inferred latch for \"seg\[2\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662564 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] display_time.v(81) " "Inferred latch for \"seg\[3\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662564 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] display_time.v(81) " "Inferred latch for \"seg\[4\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662564 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] display_time.v(81) " "Inferred latch for \"seg\[5\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662565 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] display_time.v(81) " "Inferred latch for \"seg\[6\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662565 "|washingmachine_top|display_time:d"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[7\] display_time.v(81) " "Inferred latch for \"seg\[7\]\" at display_time.v(81)" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1446190662565 "|washingmachine_top|display_time:d"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "get_time:g\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"get_time:g\|Mod0\"" {  } { { "get_time.v" "Mod0" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "get_time:g\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"get_time:g\|Div0\"" {  } { { "get_time.v" "Div0" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Mod1\"" {  } { { "display_time.v" "Mod1" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "get_time:g\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"get_time:g\|Div1\"" {  } { { "get_time.v" "Div1" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Div0\"" {  } { { "display_time.v" "Div0" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Mod0\"" {  } { { "display_time.v" "Mod0" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display_time:d\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display_time:d\|Div1\"" {  } { { "display_time.v" "Div1" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "get_time:g\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"get_time:g\|Mult0\"" {  } { { "get_time.v" "Mult0" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664054 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1446190664054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_divide:Mod0\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_divide:Mod0 " "Instantiated megafunction \"get_time:g\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664100 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190664100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_s9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_s9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_s9m " "Found entity 1: lpm_divide_s9m" {  } { { "db/lpm_divide_s9m.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_s9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_v5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_v5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_v5f " "Found entity 1: alt_u_div_v5f" {  } { { "db/alt_u_div_v5f.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_v5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_divide:Div0\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_divide:Div0 " "Instantiated megafunction \"get_time:g\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664411 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190664411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p8f " "Found entity 1: alt_u_div_p8f" {  } { { "db/alt_u_div_p8f.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_p8f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_time:d\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"display_time:d\|lpm_divide:Mod1\"" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_time:d\|lpm_divide:Mod1 " "Instantiated megafunction \"display_time:d\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664562 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190664562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_d8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_d8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_d8m " "Found entity 1: lpm_divide_d8m" {  } { { "db/lpm_divide_d8m.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_d8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"get_time:g\|lpm_divide:Div1\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_divide:Div1 " "Instantiated megafunction \"get_time:g\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664697 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190664697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_phm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_time:d\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display_time:d\|lpm_divide:Div0\"" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_time:d\|lpm_divide:Div0 " "Instantiated megafunction \"display_time:d\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664795 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190664795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190664877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190664877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "get_time:g\|lpm_mult:Mult0 " "Instantiated megafunction \"get_time:g\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664948 ""}  } { { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1446190664948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|multcore:mult_core get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190664984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190665002 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190665035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_efh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_efh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_efh " "Found entity 1: add_sub_efh" {  } { { "db/add_sub_efh.tdf" "" { Text "C:/Users/dt/FDU/eelab/wm/db/add_sub_efh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446190665117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446190665117 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "get_time:g\|lpm_mult:Mult0\|altshift:external_latency_ffs get_time:g\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"get_time:g\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"get_time:g\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera13/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "get_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/get_time.v" 20 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446190665135 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[1\] " "Latch display_time:d\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665607 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[2\] " "Latch display_time:d\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665607 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[3\] " "Latch display_time:d\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665607 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[4\] " "Latch display_time:d\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665608 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[5\] " "Latch display_time:d\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665608 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[6\] " "Latch display_time:d\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[2\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[2\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665608 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_time:d\|seg\[7\] " "Latch display_time:d\|seg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA display_time:d\|number\[1\] " "Ports D and ENA on the latch are fed by the same signal display_time:d\|number\[1\]" {  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 51 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1446190665608 ""}  } { { "display_time.v" "" { Text "C:/Users/dt/FDU/eelab/wm/display_time.v" 81 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1446190665608 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "washingmachine_top.v" "" { Text "C:/Users/dt/FDU/eelab/wm/washingmachine_top.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1446190665614 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1446190665614 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1446190666168 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div1\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Div0\|lpm_divide_agm:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod1\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8 " "Logic cell \"display_time:d\|lpm_divide:Mod0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_3_result_int\[0\]~8\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_3_result_int\[0\]~8" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 41 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""} { "Info" "ISCL_SCL_CELL_NAME" "display_time:d\|lpm_divide:Mod0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"display_time:d\|lpm_divide:Mod0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_13f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_13f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/dt/FDU/eelab/wm/db/alt_u_div_13f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667296 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1446190667296 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446190667594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446190667594 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1099 " "Implemented 1099 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446190667740 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446190667740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1069 " "Implemented 1069 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446190667740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446190667740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446190667773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 15:37:47 2015 " "Processing ended: Fri Oct 30 15:37:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446190667773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446190667773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446190667773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446190667773 ""}
