--ShutThePugUp
LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
use work.systolic_package.all;

entity tb_STPU is
    port (
      clock : in std_logic;
      reset, hardReset : in std_logic;
      setUp, GO, stall : in std_logic;
      w_in : in unsigned (23 downto 0);
      a_in : in unsigned (23 downto 0);
      --a0_in, a1_in, a2_in : in unsigned (7 downto 0);
      done : out std_logic;
      row0, row1, row2 : out bus_width
    ) ;
  end tb_STPU;

  architecture test of tb_STPU is
  component STPU is
        port (
          clock : in std_logic;
          reset, hardReset : in std_logic;
          setUp, GO, stall : in std_logic;
          w_in : in unsigned (23 downto 0);
          a_in : in unsigned (23 downto 0);
          --a0_in, a1_in, a2_in : in unsigned (7 downto 0);
          done : out std_logic;
          row0, row1, row2 : out bus_width
        ) ;
  end component;

      signal clocksig : std_logic := '1';
      constant period : time := 33 ns;
      signal resetsig, hardsig, stallsig : std_logic;
      signal setsig, gosig, stallsig : std_logic;
      signal w, a : unsigned (23 downto 0);
  
  begin
    DUT : STPU
    port map(clock => clocksig, reset => resetsig, hardReset => hardsig,
    setUp => setsig, GO => gosig, stall => stallsig,
    w_in => w, a_in => a, done => done, row0 => row0, row1 => row1, row2 => row2);
    clocksig <= not clocksig after period;


    process is 
    begin 
        w <= "000000000000000000000001";
        a <= "000000000000000000000001";
        setsig <= '1';
        wait for 60 ns;

        w <= "000001000000000010000001";
        a <= "000000010000001000000001";
        wait for 60 ns;

        w <= "000000100000010000000011";
        a <= "000000110000011000000011";
        wait for 60 ns;

        setsig <= '0';
        gosig = '1';
        wait for 60 ns; 

        wait;
        end process;
  
  end test ; --tb_STPU