##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLOCK_ENCODERS
		4.2::Critical Path Report for CLOCK_PWM
		4.3::Critical Path Report for CLOCK_UART
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
		5.5::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
		5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.7::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
		5.8::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
		5.9::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
		5.10::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_Ext_CP_Clk                | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)        | N/A                   | Target: 48.00 MHz   | 
Clock: ADC_theACLK                   | N/A                   | Target: 2.18 MHz    | 
Clock: ADC_theACLK(fixed-function)   | N/A                   | Target: 2.18 MHz    | 
Clock: CLOCK_ENCODERS                | Frequency: 45.58 MHz  | Target: 0.20 MHz    | 
Clock: CLOCK_PWM                     | Frequency: 76.59 MHz  | Target: 2.00 MHz    | 
Clock: CLOCK_UART                    | Frequency: 51.67 MHz  | Target: 16.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 55.33 MHz  | Target: 48.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)     | N/A                   | Target: 48.00 MHz   | 
Clock: CyILO                         | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                         | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyPLL_OUT                     | N/A                   | Target: 48.00 MHz   | 
Clock: WATCHDOG_CLK                  | N/A                   | Target: 0.00 MHz    | 
Clock: WATCHDOG_CLK(fixed-function)  | N/A                   | Target: 0.00 MHz    | 
Clock: \ADC:DSM\/dec_clock           | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                   | Frequency: 47.62 MHz  | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLOCK_ENCODERS  CLOCK_ENCODERS  5e+006           4981149     2.5e+006         2489029     5e+006           4983545     N/A              N/A         
CLOCK_PWM       CLOCK_PWM       500000           486944      N/A              N/A         N/A              N/A         N/A              N/A         
CLOCK_UART      CLOCK_UART      62500            43148       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_ENCODERS  20833.3          2761        20833.3          12454       N/A              N/A         N/A              N/A         
CyBUS_CLK       CLOCK_UART      20833.3          9608        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyBUS_CLK       20833.3          7385        N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock     timer_clock     1e+006           979002      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
BOARD_LED(0)_PAD    26924         CyBUS_CLK:R       
FTDI_ENABLE(0)_PAD  26334         CyBUS_CLK:R       
LED(0)_PAD          23992         CyBUS_CLK:R       
MOTOR_1A(0)_PAD     35168         CyBUS_CLK:R       
MOTOR_1A(0)_PAD     30252         CLOCK_PWM:R       
MOTOR_1B(0)_PAD     34902         CyBUS_CLK:R       
MOTOR_1B(0)_PAD     29986         CLOCK_PWM:R       
MOTOR_2A(0)_PAD     35100         CLOCK_PWM:R       
MOTOR_2A(0)_PAD     31993         CyBUS_CLK:R       
MOTOR_2B(0)_PAD     35080         CLOCK_PWM:R       
MOTOR_2B(0)_PAD     31974         CyBUS_CLK:R       
MOTOR_EN(0)_PAD     30064         CyBUS_CLK:R       
MOTOR_EN(1)_PAD     30044         CyBUS_CLK:R       
RS485_TX(0)_PAD     28490         CLOCK_UART:R      
RS_485_EN(0)_PAD    23640         CLOCK_UART:R      
Signal_1_A(0)_PAD   24626         CLOCK_ENCODERS:F  
Signal_1_B(0)_PAD   24431         CLOCK_ENCODERS:R  
USB_VDD(0)_PAD      24472         CyBUS_CLK:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLOCK_ENCODERS
********************************************
Clock: CLOCK_ENCODERS
Frequency: 45.58 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2489029p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell9   8626   9501  2489029  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1


===================================================================== 
4.2::Critical Path Report for CLOCK_PWM
***************************************
Clock: CLOCK_PWM
Frequency: 76.59 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2700   2700  486944  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4996  486944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CLOCK_UART
****************************************
Clock: CLOCK_UART
Frequency: 51.67 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                      macrocell27      875    875  43148  RISE       1
\UART_RS485:BUART:counter_load_not\/main_0           macrocell3      5774   6649  43148  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   8994  43148  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2298  11292  43148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.33 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell13       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell13   1806   1806   2761  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell9      3560   5366   2761  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   7711   2761  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291  10002   2761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 47.62 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17438
-------------------------------------   ----- 
End-of-path arrival time (ps)           17438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3628   8318  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2320  17438  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  17438  979002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 7385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12350
-------------------------------------   ----- 
End-of-path arrival time (ps)           12350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   7385  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   6050  12350   7385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_UART:R)
************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 9608p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell44   3099   4139   9608  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell44   2345   6484   9608  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell35   2284   8769   9608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:R)
****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell13       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell13   1806   1806   2761  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell9      3560   5366   2761  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   7711   2761  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291  10002   2761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. CLOCK_ENCODERS:F)
****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 12454p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3629
-------------------------------------   ---- 
End-of-path arrival time (ps)           3629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell        1040   1040  12454  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6   2589   3629  12454  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1


5.5::Critical Path Report for (CLOCK_UART:R vs. CLOCK_UART:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                      macrocell27      875    875  43148  RISE       1
\UART_RS485:BUART:counter_load_not\/main_0           macrocell3      5774   6649  43148  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   8994  43148  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2298  11292  43148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17438
-------------------------------------   ----- 
End-of-path arrival time (ps)           17438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3628   8318  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2320  17438  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  17438  979002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1


5.7::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:R)
*********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4981149p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10781
-------------------------------------   ----- 
End-of-path arrival time (ps)           10781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb   datapathcell5   3540   3540  4981149  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_1               macrocell9      2605   6145  4981149  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   8490  4981149  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291  10781  4981149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1


5.8::Critical Path Report for (CLOCK_ENCODERS:R vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2489029p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell9   8626   9501  2489029  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1


5.9::Critical Path Report for (CLOCK_ENCODERS:F vs. CLOCK_ENCODERS:F)
*********************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4983545p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         11705
-------------------------------------   ------- 
End-of-path arrival time (ps)           2511705
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1

Data path
pin name                                           model name     delay       AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell8   5710  2505710  4983545  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   5995  2511705  4983545  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1


5.10::Critical Path Report for (CLOCK_PWM:R vs. CLOCK_PWM:R)
************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2700   2700  486944  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4996  486944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 2761p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Setup time                                              -8070
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            12763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10002
-------------------------------------   ----- 
End-of-path arrival time (ps)           10002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell13       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0             controlcell13   1806   1806   2761  RISE       1
\COUNTER_ENC:CounterUDB:reload\/main_0               macrocell9      3560   5366   2761  RISE       1
\COUNTER_ENC:CounterUDB:reload\/q                    macrocell9      2345   7711   2761  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2291  10002   2761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DMA/termout
Path End       : \ADC_STATUS:sts:sts_reg\/status_0
Capture Clock  : \ADC_STATUS:sts:sts_reg\/clock
Path slack     : 7385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1099
------------------------------------------------   ----- 
End-of-path required time (ps)                     19734

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12350
-------------------------------------   ----- 
End-of-path arrival time (ps)           12350
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DMA/clock                                                   drqcell1            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
DMA/termout                        drqcell1      6300   6300   7385  RISE       1
\ADC_STATUS:sts:sts_reg\/status_0  statuscell2   6050  12350   7385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_STATUS:sts:sts_reg\/clock                              statuscell2         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 9608p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                         synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_state_2_split\/main_11  macrocell44   3099   4139   9608  RISE       1
\UART_RS485:BUART:rx_state_2_split\/q        macrocell44   2345   6484   9608  RISE       1
\UART_RS485:BUART:rx_state_2\/main_5         macrocell35   2284   8769   9608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 10051p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8325
-------------------------------------   ---- 
End-of-path arrival time (ps)           8325
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell49    875    875  10051  RISE       1
AMuxHw_Decoder_one_hot_0/main_0  macrocell53   7450   8325  10051  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell53         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : cy_srff_3/main_1
Capture Clock  : cy_srff_3/clock_0
Path slack     : 10056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q      macrocell49    875    875  10051  RISE       1
cy_srff_3/main_1  macrocell58   7445   8320  10056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 10607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7769
-------------------------------------   ---- 
End-of-path arrival time (ps)           7769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell49    875    875  10051  RISE       1
AMuxHw_Decoder_one_hot_3/main_0  macrocell56   6894   7769  10607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell56         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 11023p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -3650
-------------------------------------------------   ----- 
End-of-path required time (ps)                      17183

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6160
-------------------------------------   ---- 
End-of-path arrival time (ps)           6160
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                          synccell        1040   1040   9608  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   5120   6160  11023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 11867p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell50    875    875  11867  RISE       1
AMuxHw_Decoder_one_hot_3/main_1  macrocell56   5634   6509  11867  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell56         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : cy_srff_3/main_2
Capture Clock  : cy_srff_3/clock_0
Path slack     : 11870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6506
-------------------------------------   ---- 
End-of-path arrival time (ps)           6506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q      macrocell50    875    875  11867  RISE       1
cy_srff_3/main_2  macrocell58   5631   6506  11870  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_1/main_2
Capture Clock  : Net_5190_1/clock_0
Path slack     : 12140p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell50    875    875  11867  RISE       1
Net_5190_1/main_2  macrocell49   5362   6237  12140  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Signal_1_C(0)_SYNC/out
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 12454p

Capture Clock Arrival Time                                 2500000
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#120 vs. CLOCK_ENCODERS:F#1)   -2479167
- Setup time                                                 -4750
-------------------------------------------------------   -------- 
End-of-path required time (ps)                               16083

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3629
-------------------------------------   ---- 
End-of-path arrival time (ps)           3629
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Signal_1_C(0)_SYNC/clock                                    synccell            0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
Signal_1_C(0)_SYNC/out                             synccell        1040   1040  12454  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell6   2589   3629  12454  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 12574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell50    875    875  11867  RISE       1
AMuxHw_Decoder_one_hot_0/main_1  macrocell53   4928   5803  12574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell53         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 12698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5678
-------------------------------------   ---- 
End-of-path arrival time (ps)           5678
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell50    875    875  11867  RISE       1
AMuxHw_Decoder_one_hot_1/main_1  macrocell54   4803   5678  12698  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell54         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_old_id_1/main_0
Capture Clock  : AMuxHw_Decoder_old_id_1/clock_0
Path slack     : 12799p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                    macrocell49    875    875  10051  RISE       1
AMuxHw_Decoder_old_id_1/main_0  macrocell51   4703   5578  12799  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell51         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_0/main_1
Capture Clock  : Net_5190_0/clock_0
Path slack     : 12812p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell49    875    875  10051  RISE       1
Net_5190_0/main_1  macrocell50   4689   5564  12812  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_break_detect\/main_10
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 13090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                        synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_10  macrocell40   4246   5286  13090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_status_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 13090p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_status_3\/main_5  macrocell39   4246   5286  13090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_1
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13095p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5282
-------------------------------------   ---- 
End-of-path arrival time (ps)           5282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                     macrocell50    875    875  11867  RISE       1
AMuxHw_Decoder_one_hot_2/main_1  macrocell55   4407   5282  13095  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell55         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 13104p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                  synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_state_1\/main_6  macrocell31   4232   5272  13104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/main_0
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13293p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13293  RISE       1
Net_5190_1/main_0               macrocell49   4043   5083  13293  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : Net_5507/main_1
Capture Clock  : Net_5507/clock_0
Path slack     : 13319p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell14   1806   1806  13319  RISE       1
Net_5507/main_1                    macrocell57     3251   5057  13319  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_1/q
Path End       : cy_srff_1/main_0
Capture Clock  : cy_srff_1/clock_0
Path slack     : 13752p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4624
-------------------------------------   ---- 
End-of-path arrival time (ps)           4624
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell48         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_1/q       macrocell48    875    875  13752  RISE       1
cy_srff_1/main_0  macrocell48   3749   4624  13752  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 13873p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell49    875    875  10051  RISE       1
AMuxHw_Decoder_one_hot_1/main_0  macrocell54   3628   4503  13873  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell54         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_0
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 13878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q                     macrocell49    875    875  10051  RISE       1
AMuxHw_Decoder_one_hot_2/main_0  macrocell55   3623   4498  13878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell55         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_1/q
Path End       : Net_5190_1/main_1
Capture Clock  : Net_5190_1/clock_0
Path slack     : 13888p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_1/q       macrocell49    875    875  10051  RISE       1
Net_5190_1/main_1  macrocell49   3614   4489  13888  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5507/q
Path End       : Net_5507/main_0
Capture Clock  : Net_5507/clock_0
Path slack     : 14008p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_5507/q       macrocell57    875    875  14008  RISE       1
Net_5507/main_0  macrocell57   3493   4368  14008  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_COUNTERS:Sync:ctrl_reg\/control_0
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 14171p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#240 vs. CLOCK_ENCODERS:R#2)   20833
- Recovery time                                               0
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_COUNTERS:Sync:ctrl_reg\/busclk                       controlcell13       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_COUNTERS:Sync:ctrl_reg\/control_0       controlcell13   1806   1806   2761  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/reset  statusicell3    4856   6662  14171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/main_0
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14219p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13293  RISE       1
Net_5190_0/main_0               macrocell50   3117   4157  14219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5507/main_2
Capture Clock  : Net_5507/clock_0
Path slack     : 14229p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13293  RISE       1
Net_5507/main_2                 macrocell57   3108   4148  14229  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5507/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ADC_SOC:Sync:ctrl_reg\/control_0
Path End       : cy_srff_3/main_0
Capture Clock  : cy_srff_3/clock_0
Path slack     : 14234p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ADC_SOC:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\ADC_SOC:Sync:ctrl_reg\/control_0  controlcell14   1806   1806  13319  RISE       1
cy_srff_3/main_0                   macrocell58     2337   4143  14234  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_last\/main_0
Capture Clock  : \UART_RS485:BUART:rx_last\/clock_0
Path slack     : 14248p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4128
-------------------------------------   ---- 
End-of-path arrival time (ps)           4128
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out               synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_last\/main_0  macrocell41   3088   4128  14248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_last\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RESET_FF:Sync:ctrl_reg\/control_0
Path End       : cy_srff_1/main_2
Capture Clock  : cy_srff_1/clock_0
Path slack     : 14251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RESET_FF:Sync:ctrl_reg\/busclk                             controlcell10       0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\RESET_FF:Sync:ctrl_reg\/control_0  controlcell10   1806   1806  14251  RISE       1
cy_srff_1/main_2                    macrocell48     2320   4126  14251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RS485_RX(0)_SYNC/out
Path End       : \UART_RS485:BUART:rx_state_0\/main_10
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 14376p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#3 vs. CLOCK_UART:R#2)   20833
- Setup time                                        -2457
-------------------------------------------------   ----- 
End-of-path required time (ps)                      18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4000
-------------------------------------   ---- 
End-of-path arrival time (ps)           4000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RS485_RX(0)_SYNC/clock                                      synccell            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RS485_RX(0)_SYNC/out                   synccell      1040   1040   9608  RISE       1
\UART_RS485:BUART:rx_state_0\/main_10  macrocell32   2960   4000  14376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_2/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14410p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell51    875    875  14410  RISE       1
AMuxHw_Decoder_one_hot_2/main_2  macrocell55   3091   3966  14410  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell55         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_2/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_2/clock_0
Path slack     : 14413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell52    875    875  14413  RISE       1
AMuxHw_Decoder_one_hot_2/main_3  macrocell55   3089   3964  14413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_2/clock_0                            macrocell55         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_1/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell52    875    875  14413  RISE       1
AMuxHw_Decoder_one_hot_1/main_3  macrocell54   3079   3954  14422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell54         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_1/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_1/clock_0
Path slack     : 14422p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell51    875    875  14410  RISE       1
AMuxHw_Decoder_one_hot_1/main_2  macrocell54   3079   3954  14422  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_1/clock_0                            macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_0/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14429p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3947
-------------------------------------   ---- 
End-of-path arrival time (ps)           3947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell52    875    875  14413  RISE       1
AMuxHw_Decoder_one_hot_0/main_3  macrocell53   3072   3947  14429  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_0/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_0/clock_0
Path slack     : 14437p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell51    875    875  14410  RISE       1
AMuxHw_Decoder_one_hot_0/main_2  macrocell53   3064   3939  14437  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_0/clock_0                            macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_0/q
Path End       : AMuxHw_Decoder_one_hot_3/main_3
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 14443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_0/q        macrocell52    875    875  14413  RISE       1
AMuxHw_Decoder_one_hot_3/main_3  macrocell56   3059   3934  14443  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell56         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AMuxHw_Decoder_old_id_1/q
Path End       : AMuxHw_Decoder_one_hot_3/main_2
Capture Clock  : AMuxHw_Decoder_one_hot_3/clock_0
Path slack     : 14457p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3919
-------------------------------------   ---- 
End-of-path arrival time (ps)           3919
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_1/clock_0                             macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
AMuxHw_Decoder_old_id_1/q        macrocell51    875    875  14410  RISE       1
AMuxHw_Decoder_one_hot_3/main_2  macrocell56   3044   3919  14457  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_one_hot_3/clock_0                            macrocell56         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_1/clk_en
Capture Clock  : Net_5190_1/clock_0
Path slack     : 14468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13293  RISE       1
Net_5190_1/clk_en               macrocell49   3855   4895  14468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_1/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : Net_5190_0/main_2
Capture Clock  : Net_5190_0/clock_0
Path slack     : 14712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q       macrocell50    875    875  11867  RISE       1
Net_5190_0/main_2  macrocell50   2789   3664  14712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_5190_0/q
Path End       : AMuxHw_Decoder_old_id_0/main_0
Capture Clock  : AMuxHw_Decoder_old_id_0/clock_0
Path slack     : 14712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3664
-------------------------------------   ---- 
End-of-path arrival time (ps)           3664
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Net_5190_0/q                    macrocell50    875    875  11867  RISE       1
AMuxHw_Decoder_old_id_0/main_0  macrocell52   2789   3664  14712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AMuxHw_Decoder_old_id_0/clock_0                             macrocell52         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_1:genblk1[0]:INST\/out
Path End       : cy_srff_1/main_1
Capture Clock  : cy_srff_1/clock_0
Path slack     : 15007p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3369
-------------------------------------   ---- 
End-of-path arrival time (ps)           3369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_1:genblk1[0]:INST\/clock                              synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Sync_1:genblk1[0]:INST\/out  synccell      1040   1040  15007  RISE       1
cy_srff_1/main_1              macrocell48   2329   3369  15007  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_1/clock_0                                           macrocell48         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cy_srff_3/q
Path End       : cy_srff_3/main_3
Capture Clock  : cy_srff_3/clock_0
Path slack     : 15215p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -2457
------------------------------------------------   ----- 
End-of-path required time (ps)                     18376

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
cy_srff_3/q       macrocell58    875    875  15215  RISE       1
cy_srff_3/main_3  macrocell58   2286   3161  15215  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
cy_srff_3/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Sync_ADC:genblk1[0]:INST\/out
Path End       : Net_5190_0/clk_en
Capture Clock  : Net_5190_0/clock_0
Path slack     : 15360p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   20833
- Setup time                                       -1470
------------------------------------------------   ----- 
End-of-path required time (ps)                     19363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4004
-------------------------------------   ---- 
End-of-path arrival time (ps)           4004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Sync_ADC:genblk1[0]:INST\/clock                            synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\Sync_ADC:genblk1[0]:INST\/out  synccell      1040   1040  13293  RISE       1
Net_5190_0/clk_en               macrocell50   2964   4004  15360  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_5190_0/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 43148p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -8060
--------------------------------------------------   ----- 
End-of-path required time (ps)                       54440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11292
-------------------------------------   ----- 
End-of-path arrival time (ps)           11292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                      macrocell27      875    875  43148  RISE       1
\UART_RS485:BUART:counter_load_not\/main_0           macrocell3      5774   6649  43148  RISE       1
\UART_RS485:BUART:counter_load_not\/q                macrocell3      2345   8994  43148  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2298  11292  43148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_RS485:BUART:sRX:RxBitCounter\/clock
Path slack     : 46415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2960
--------------------------------------------------   ----- 
End-of-path required time (ps)                       59540

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13125
-------------------------------------   ----- 
End-of-path arrival time (ps)           13125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_counter_load\/main_0  macrocell6    7586   8461  46415  RISE       1
\UART_RS485:BUART:rx_counter_load\/q       macrocell6    2345  10806  46415  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/load   count7cell    2318  13125  46415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 48913p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9177
-------------------------------------   ---- 
End-of-path arrival time (ps)           9177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q                macrocell31      875    875  46259  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   8302   9177  48913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_RS485:BUART:sTX:TxSts\/clock
Path slack     : 49495p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3700   3700  49495  RISE       1
\UART_RS485:BUART:tx_status_0\/main_3                 macrocell4      3554   7254  49495  RISE       1
\UART_RS485:BUART:tx_status_0\/q                      macrocell4      2345   9599  49495  RISE       1
\UART_RS485:BUART:sTX:TxSts\/status_0                 statusicell1    2308  11906  49495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 50249p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11152
-------------------------------------   ----- 
End-of-path arrival time (ps)           11152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3700   3700  50249  RISE       1
\UART_RS485:BUART:rx_status_4\/main_1                 macrocell7      2239   5939  50249  RISE       1
\UART_RS485:BUART:rx_status_4\/q                      macrocell7      2345   8284  50249  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_4                 statusicell2    2867  11152  50249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 50344p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q         macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_0  macrocell33   8824   9699  50344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 50344p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9699
-------------------------------------   ---- 
End-of-path arrival time (ps)           9699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q               macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_0  macrocell37   8824   9699  50344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 50549p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7551
-------------------------------------   ---- 
End-of-path arrival time (ps)           7551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q                macrocell27      875    875  43148  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   6676   7551  50549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 50630p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7460
-------------------------------------   ---- 
End-of-path arrival time (ps)           7460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q                macrocell32      875    875  48174  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   6585   7460  50630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 50890p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9153
-------------------------------------   ---- 
End-of-path arrival time (ps)           9153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50380  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_7       macrocell33   7673   9153  50890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 50897p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9146
-------------------------------------   ---- 
End-of-path arrival time (ps)           9146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_state_2\/main_0  macrocell35   8271   9146  50897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51022p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9021
-------------------------------------   ---- 
End-of-path arrival time (ps)           9021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_status_1\/main_1  macrocell38   8146   9021  51022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_3\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51409p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8634
-------------------------------------   ---- 
End-of-path arrival time (ps)           8634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50380  RISE       1
\UART_RS485:BUART:rx_state_3\/main_7         macrocell34   7154   8634  51409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : Net_6020/main_0
Capture Clock  : Net_6020/clock_0
Path slack     : 51422p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell27    875    875  43148  RISE       1
Net_6020/main_0                  macrocell22   7746   8621  51422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 51441p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8602
-------------------------------------   ---- 
End-of-path arrival time (ps)           8602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell27    875    875  43148  RISE       1
\UART_RS485:BUART:tx_state_0\/main_0  macrocell28   7727   8602  51441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 51475p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4410
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58090

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6615
-------------------------------------   ---- 
End-of-path arrival time (ps)           6615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q          macrocell36      875    875  51455  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   5740   6615  51475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_3
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 51483p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q            macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_3  macrocell40   7685   8560  51483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 51487p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8556
-------------------------------------   ---- 
End-of-path arrival time (ps)           8556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_status_1\/main_3  macrocell38   7681   8556  51487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 51582p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8461
-------------------------------------   ---- 
End-of-path arrival time (ps)           8461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_state_0\/main_0  macrocell32   7586   8461  51582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 51928p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8115
-------------------------------------   ---- 
End-of-path arrival time (ps)           8115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_state_3\/main_1  macrocell34   7240   8115  51928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 51929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q         macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_1  macrocell33   7239   8114  51929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 51929p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8114
-------------------------------------   ---- 
End-of-path arrival time (ps)           8114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q               macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_1  macrocell37   7239   8114  51929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q         macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_4  macrocell33   6978   7853  52190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7853
-------------------------------------   ---- 
End-of-path arrival time (ps)           7853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q               macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_3  macrocell37   6978   7853  52190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52193p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7850
-------------------------------------   ---- 
End-of-path arrival time (ps)           7850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_state_3\/main_4  macrocell34   6975   7850  52193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_break_detect\/main_7
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 52195p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7848
-------------------------------------   ---- 
End-of-path arrival time (ps)           7848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50380  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_7    macrocell40   6368   7848  52195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52227p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q                macrocell28      875    875  43895  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   4998   5873  52227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_RS485:BUART:sTX:TxShifter:u0\/clock
Path slack     : 52299p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -4400
--------------------------------------------------   ----- 
End-of-path required time (ps)                       58100

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  45374  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5101   5801  52299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_RS485:BUART:tx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 52400p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7643
-------------------------------------   ---- 
End-of-path arrival time (ps)           7643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3700   3700  49495  RISE       1
\UART_RS485:BUART:tx_state_0\/main_3                  macrocell28     3943   7643  52400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52415p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7628
-------------------------------------   ---- 
End-of-path arrival time (ps)           7628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50194  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_5       macrocell33   6148   7628  52415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_3\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52416p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50194  RISE       1
\UART_RS485:BUART:rx_state_3\/main_5         macrocell34   6147   7627  52416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_1
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 52434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q        macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_status_3\/main_1  macrocell39   6734   7609  52434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 52501p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7542
-------------------------------------   ---- 
End-of-path arrival time (ps)           7542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell27    875    875  43148  RISE       1
\UART_RS485:BUART:tx_state_1\/main_0  macrocell27   6667   7542  52501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:txn\/main_1
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52526p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7517
-------------------------------------   ---- 
End-of-path arrival time (ps)           7517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q  macrocell27    875    875  43148  RISE       1
\UART_RS485:BUART:txn\/main_1    macrocell26   6642   7517  52526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_3\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52554p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7489
-------------------------------------   ---- 
End-of-path arrival time (ps)           7489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49903  RISE       1
\UART_RS485:BUART:rx_state_3\/main_6         macrocell34   6009   7489  52554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 52564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_state_2\/main_3  macrocell35   6604   7479  52564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 52568p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7475
-------------------------------------   ---- 
End-of-path arrival time (ps)           7475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_state_0\/main_3  macrocell32   6600   7475  52568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_RS485:BUART:txn\/main_3
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 52627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   5100   5100  52627  RISE       1
\UART_RS485:BUART:txn\/main_3                macrocell26     2316   7416  52627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 52742p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q   macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_2  macrocell33   6426   7301  52742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_state_3\/main_2   macrocell34   6421   7296  52747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_status_1\/main_7
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 52756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50380  RISE       1
\UART_RS485:BUART:rx_status_1\/main_7        macrocell38   5807   7287  52756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_0
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 52769p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q       macrocell27    875    875  43148  RISE       1
\UART_RS485:BUART:tx_state_2\/main_0  macrocell29   6399   7274  52769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 52817p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_state_3\/main_0  macrocell34   6351   7226  52817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53077p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6966
-------------------------------------   ---- 
End-of-path arrival time (ps)           6966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49903  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_6       macrocell33   5486   6966  53077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_9
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53120p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell40    875    875  49059  RISE       1
\UART_RS485:BUART:rx_state_0\/main_9  macrocell32   6048   6923  53120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : Net_6020/main_2
Capture Clock  : Net_6020/clock_0
Path slack     : 53217p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell29    875    875  45691  RISE       1
Net_6020/main_2                  macrocell22   5951   6826  53217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 53247p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6796
-------------------------------------   ---- 
End-of-path arrival time (ps)           6796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_status_3\/main_4  macrocell39   5921   6796  53247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_4
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53249p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6794
-------------------------------------   ---- 
End-of-path arrival time (ps)           6794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q            macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_4  macrocell40   5919   6794  53249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53260p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6783
-------------------------------------   ---- 
End-of-path arrival time (ps)           6783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q        macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_status_1\/main_4  macrocell38   5908   6783  53260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 53262p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6781
-------------------------------------   ---- 
End-of-path arrival time (ps)           6781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_state_1\/main_4  macrocell31   5906   6781  53262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 53335p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_state_2\/main_1  macrocell35   5833   6708  53335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53341p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_state_0\/main_1  macrocell32   5827   6702  53341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_3\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 53410p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  49914  RISE       1
\UART_RS485:BUART:rx_state_3\/main_8         macrocell34   5153   6633  53410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_8
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 53414p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  49914  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_8       macrocell33   5149   6629  53414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_break_detect\/main_5
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53473p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50194  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_5    macrocell40   5090   6570  53473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_1\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 53474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_1\/q      macrocell27    875    875  43148  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_0  macrocell30   5694   6569  53474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_break_detect\/main_6
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 53840p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49903  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_6    macrocell40   4723   6203  53840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_status_1\/main_6
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 53853p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6190
-------------------------------------   ---- 
End-of-path arrival time (ps)           6190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49903  RISE       1
\UART_RS485:BUART:rx_status_1\/main_6        macrocell38   4710   6190  53853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_RS485:BUART:rx_state_0\/main_6
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53972p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_5  count7cell    1480   1480  49903  RISE       1
\UART_RS485:BUART:rx_state_0\/main_6         macrocell32   4591   6071  53972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_state_0\/main_8
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 53981p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6062
-------------------------------------   ---- 
End-of-path arrival time (ps)           6062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  49914  RISE       1
\UART_RS485:BUART:rx_state_0\/main_8         macrocell32   4582   6062  53981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:txn\/main_2
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54140p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell28    875    875  43895  RISE       1
\UART_RS485:BUART:txn\/main_2    macrocell26   5028   5903  54140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54159p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  45374  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_2                macrocell30     5184   5884  54159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 54160p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell28    875    875  43895  RISE       1
\UART_RS485:BUART:tx_state_1\/main_1  macrocell27   5008   5883  54160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_status_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54184p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5859
-------------------------------------   ---- 
End-of-path arrival time (ps)           5859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50194  RISE       1
\UART_RS485:BUART:rx_status_1\/main_5        macrocell38   4379   5859  54184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 54221p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q      macrocell29    875    875  45691  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_3  macrocell30   4947   5822  54221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54234p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5809
-------------------------------------   ---- 
End-of-path arrival time (ps)           5809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell29    875    875  45691  RISE       1
\UART_RS485:BUART:tx_state_0\/main_4  macrocell28   4934   5809  54234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54235p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell30    875    875  54235  RISE       1
\UART_RS485:BUART:tx_state_2\/main_5  macrocell29   4933   5808  54235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54271p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_status_1\/main_0  macrocell38   4897   5772  54271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_0
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54276p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q        macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_status_3\/main_0  macrocell39   4892   5767  54276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_0
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54441p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q       macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_state_1\/main_0  macrocell31   4727   5602  54441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_break_detect\/main_8
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54465p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  49914  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_8    macrocell40   4098   5578  54465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART_RS485:BUART:rx_status_1\/main_8
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54481p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_3  count7cell    1480   1480  49914  RISE       1
\UART_RS485:BUART:rx_status_1\/main_8        macrocell38   4082   5562  54481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_1\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_0
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54489p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5554
-------------------------------------   ---- 
End-of-path arrival time (ps)           5554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_1\/q            macrocell31    875    875  46259  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_0  macrocell40   4679   5554  54489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_9
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54524p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5519
-------------------------------------   ---- 
End-of-path arrival time (ps)           5519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q       macrocell40    875    875  49059  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_9  macrocell40   4644   5519  54524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 54627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_status_3\/main_2  macrocell39   4541   5416  54627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_2
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54627p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5416
-------------------------------------   ---- 
End-of-path arrival time (ps)           5416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q      macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_2  macrocell40   4541   5416  54627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_break_detect\/main_1
Capture Clock  : \UART_RS485:BUART:rx_break_detect\/clock_0
Path slack     : 54634p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5409
-------------------------------------   ---- 
End-of-path arrival time (ps)           5409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q            macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_break_detect\/main_1  macrocell40   4534   5409  54634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 54643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_status_1\/main_2  macrocell38   4525   5400  54643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54643p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5400
-------------------------------------   ---- 
End-of-path arrival time (ps)           5400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_state_1\/main_2   macrocell31   4525   5400  54643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_0\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_1
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 54645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_0\/q       macrocell32    875    875  48174  RISE       1
\UART_RS485:BUART:rx_state_1\/main_1  macrocell31   4523   5398  54645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 54685p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_state_2\/main_4  macrocell35   4483   5358  54685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 54744p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  45374  RISE       1
\UART_RS485:BUART:tx_state_0\/main_2               macrocell28     4599   5299  54744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:txn\/main_6
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 54799p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5244
-------------------------------------   ---- 
End-of-path arrival time (ps)           5244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q  macrocell30    875    875  54235  RISE       1
\UART_RS485:BUART:txn\/main_6   macrocell26   4369   5244  54799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54814p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    700    700  54814  RISE       1
\UART_RS485:BUART:tx_state_2\/main_4               macrocell29     4529   5229  54814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 54844p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell28    875    875  43895  RISE       1
\UART_RS485:BUART:tx_state_2\/main_1  macrocell29   4324   5199  54844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55088p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q  macrocell40    875    875  49059  RISE       1
\UART_RS485:BUART:rx_state_1\/main_5  macrocell31   4080   4955  55088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55212p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  45374  RISE       1
\UART_RS485:BUART:tx_state_2\/main_2               macrocell29     4131   4831  55212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55277p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell30    875    875  54235  RISE       1
\UART_RS485:BUART:tx_state_1\/main_5  macrocell27   3891   4766  55277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_RS485:BUART:rx_state_0\/main_7
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55321p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_4  count7cell    1480   1480  50380  RISE       1
\UART_RS485:BUART:rx_state_0\/main_7         macrocell32   3242   4722  55321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:txn\/main_5
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55379p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    700    700  54814  RISE       1
\UART_RS485:BUART:txn\/main_5                      macrocell26     3964   4664  55379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_1\/clock_0
Path slack     : 55389p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4654
-------------------------------------   ---- 
End-of-path arrival time (ps)           4654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_state_1\/main_3  macrocell31   3779   4654  55389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_1\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_status_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_status_3\/clock_0
Path slack     : 55405p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q        macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_status_3\/main_3  macrocell39   3763   4638  55405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_RS485:BUART:rx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55460p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_6  count7cell    1480   1480  50194  RISE       1
\UART_RS485:BUART:rx_state_0\/main_5         macrocell32   3103   4583  55460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : Net_6020/main_1
Capture Clock  : Net_6020/clock_0
Path slack     : 55585p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q  macrocell28    875    875  43895  RISE       1
Net_6020/main_1                  macrocell22   3583   4458  55585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_6020/clock_0                                           macrocell22         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_RS485:BUART:tx_bitclk\/clock_0
Path slack     : 55591p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q      macrocell28    875    875  43895  RISE       1
\UART_RS485:BUART:tx_bitclk\/main_1  macrocell30   3577   4452  55591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_2
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55629p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    700    700  45374  RISE       1
\UART_RS485:BUART:tx_state_1\/main_2               macrocell27     3714   4414  55629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_2\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_4
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 55670p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_2\/q       macrocell35    875    875  50503  RISE       1
\UART_RS485:BUART:rx_state_0\/main_4  macrocell32   3498   4373  55670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_0\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_1
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 55715p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4328
-------------------------------------   ---- 
End-of-path arrival time (ps)           4328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_0\/q       macrocell28    875    875  43895  RISE       1
\UART_RS485:BUART:tx_state_0\/main_1  macrocell28   3453   4328  55715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_RS485:BUART:tx_state_1\/main_4
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55805p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    700    700  54814  RISE       1
\UART_RS485:BUART:tx_state_1\/main_4               macrocell27     3538   4238  55805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_break_detect\/q
Path End       : \UART_RS485:BUART:rx_status_1\/main_9
Capture Clock  : \UART_RS485:BUART:rx_status_1\/clock_0
Path slack     : 55894p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4149
-------------------------------------   ---- 
End-of-path arrival time (ps)           4149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_break_detect\/clock_0                 macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_break_detect\/q   macrocell40    875    875  49059  RISE       1
\UART_RS485:BUART:rx_status_1\/main_9  macrocell38   3274   4149  55894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_1\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_1\/clock_0
Path slack     : 55934p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4109
-------------------------------------   ---- 
End-of-path arrival time (ps)           4109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell29    875    875  45691  RISE       1
\UART_RS485:BUART:tx_state_1\/main_3  macrocell27   3234   4109  55934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_1\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:tx_state_2\/main_3
Capture Clock  : \UART_RS485:BUART:tx_state_2\/clock_0
Path slack     : 55935p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q       macrocell29    875    875  45691  RISE       1
\UART_RS485:BUART:tx_state_2\/main_3  macrocell29   3233   4108  55935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_state_2\/q
Path End       : \UART_RS485:BUART:txn\/main_4
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 55937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4106
-------------------------------------   ---- 
End-of-path arrival time (ps)           4106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_state_2\/q  macrocell29    875    875  45691  RISE       1
\UART_RS485:BUART:txn\/main_4    macrocell26   3231   4106  55937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_2\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_2\/clock_0
Path slack     : 56084p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_state_2\/main_2   macrocell35   3084   3959  56084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_2\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_bitclk_enable\/q
Path End       : \UART_RS485:BUART:rx_state_0\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_0\/clock_0
Path slack     : 56202p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_bitclk_enable\/q  macrocell36    875    875  51455  RISE       1
\UART_RS485:BUART:rx_state_0\/main_2   macrocell32   2966   3841  56202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_0\/clock_0                      macrocell32         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56233p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3810
-------------------------------------   ---- 
End-of-path arrival time (ps)           3810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_2  count7cell    1480   1480  56233  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_0   macrocell36   2330   3810  56233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56243p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3800
-------------------------------------   ---- 
End-of-path arrival time (ps)           3800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_1  count7cell    1480   1480  56243  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_1   macrocell36   2320   3800  56243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_RS485:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_RS485:BUART:rx_bitclk_enable\/clock_0
Path slack     : 56256p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:sRX:RxBitCounter\/count_0  count7cell    1480   1480  56256  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/main_2   macrocell36   2307   3787  56256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_bitclk_enable\/clock_0                macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_RS485:BUART:rx_load_fifo\/clock_0
Path slack     : 56459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3584
-------------------------------------   ---- 
End-of-path arrival time (ps)           3584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q         macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_load_fifo\/main_3  macrocell33   2709   3584  56459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_RS485:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 56459p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3584
-------------------------------------   ---- 
End-of-path arrival time (ps)           3584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q               macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/main_2  macrocell37   2709   3584  56459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_stop1_reg\/clock_0              macrocell37         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_state_3\/q
Path End       : \UART_RS485:BUART:rx_state_3\/main_3
Capture Clock  : \UART_RS485:BUART:rx_state_3\/clock_0
Path slack     : 56467p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_state_3\/q       macrocell34    875    875  47402  RISE       1
\UART_RS485:BUART:rx_state_3\/main_3  macrocell34   2701   3576  56467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_state_3\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:txn\/q
Path End       : \UART_RS485:BUART:txn\/main_0
Capture Clock  : \UART_RS485:BUART:txn\/clock_0
Path slack     : 56869p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:txn\/q       macrocell26    875    875  56869  RISE       1
\UART_RS485:BUART:txn\/main_0  macrocell26   2299   3174  56869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:txn\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:tx_bitclk\/q
Path End       : \UART_RS485:BUART:tx_state_0\/main_5
Capture Clock  : \UART_RS485:BUART:tx_state_0\/clock_0
Path slack     : 56877p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -2457
--------------------------------------------------   ----- 
End-of-path required time (ps)                       60043

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_bitclk\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_RS485:BUART:tx_bitclk\/q        macrocell30    875    875  54235  RISE       1
\UART_RS485:BUART:tx_state_0\/main_5  macrocell28   2291   3166  56877  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:tx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_load_fifo\/q
Path End       : \UART_RS485:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_RS485:BUART:sRX:RxShifter:u0\/clock
Path slack     : 57745p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1350
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61150

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3405
-------------------------------------   ---- 
End-of-path arrival time (ps)           3405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_load_fifo\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_load_fifo\/q            macrocell33      875    875  52793  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2530   3405  57745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_3\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 58209p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3192
-------------------------------------   ---- 
End-of-path arrival time (ps)           3192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_3\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_3\/q       macrocell39     875    875  58209  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_3  statusicell2   2317   3192  58209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_RS485:BUART:rx_status_1\/q
Path End       : \UART_RS485:BUART:sRX:RxSts\/status_1
Capture Clock  : \UART_RS485:BUART:sRX:RxSts\/clock
Path slack     : 58227p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CLOCK_UART:R#1 vs. CLOCK_UART:R#2)   62500
- Setup time                                         -1099
--------------------------------------------------   ----- 
End-of-path required time (ps)                       61401

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:rx_status_1\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UART_RS485:BUART:rx_status_1\/q       macrocell38     875    875  58227  RISE       1
\UART_RS485:BUART:sRX:RxSts\/status_1  statusicell2   2299   3174  58227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_RS485:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 486944p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4996
-------------------------------------   ---- 
End-of-path arrival time (ps)           4996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2700   2700  486944  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2296   4996  486944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 488476p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -8060
------------------------------------------------   ------ 
End-of-path required time (ps)                     491940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3464
-------------------------------------   ---- 
End-of-path arrival time (ps)           3464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q        macrocell23      875    875  488476  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2589   3464  488476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_2993/main_2
Capture Clock  : Net_2993/clock_0
Path slack     : 491273p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   3980   3980  491273  RISE       1
Net_2993/main_2                            macrocell24     2290   6270  491273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb
Path End       : Net_2993/main_1
Capture Clock  : Net_2993/clock_0
Path slack     : 491697p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce0_comb  datapathcell1   3540   3540  491697  RISE       1
Net_2993/main_1                            macrocell24     2306   5846  491697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : Net_3012/main_1
Capture Clock  : Net_3012/clock_0
Path slack     : 491715p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5828
-------------------------------------   ---- 
End-of-path arrival time (ps)           5828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell1   3520   3520  491715  RISE       1
Net_3012/main_1                            macrocell25     2308   5828  491715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3012/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_MOTORS:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_MOTORS:PWMUDB:runmode_enable\/clock_0
Path slack     : 492841p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1806   1806  492841  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/main_0      macrocell23    2896   4702  492841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell23         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_2993/main_0
Capture Clock  : Net_2993/clock_0
Path slack     : 494085p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell23    875    875  488476  RISE       1
Net_2993/main_0                       macrocell24   2583   3458  494085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2993/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_MOTORS:PWMUDB:runmode_enable\/q
Path End       : Net_3012/main_0
Capture Clock  : Net_3012/clock_0
Path slack     : 494085p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CLOCK_PWM:R#1 vs. CLOCK_PWM:R#2)   500000
- Setup time                                        -2457
------------------------------------------------   ------ 
End-of-path required time (ps)                     497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3458
-------------------------------------   ---- 
End-of-path arrival time (ps)           3458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_MOTORS:PWMUDB:runmode_enable\/clock_0                 macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_MOTORS:PWMUDB:runmode_enable\/q  macrocell23    875    875  488476  RISE       1
Net_3012/main_0                       macrocell25   2583   3458  494085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3012/clock_0                                           macrocell25         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 979002p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17438
-------------------------------------   ----- 
End-of-path arrival time (ps)           17438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3628   8318  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell13   2320  17438  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/ci         datapathcell14      0  17438  979002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 981322p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3560
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996440

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15118
-------------------------------------   ----- 
End-of-path arrival time (ps)           15118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3628   8318  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell12   6800  15118  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/ci         datapathcell13      0  15118  981322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 983622p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell13   3628   8318  983622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 983622p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8318
-------------------------------------   ---- 
End-of-path arrival time (ps)           8318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell12   3628   8318  983622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 984707p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT   slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0         datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0         datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell14   2543   7233  984707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985051p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell11       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11    1806   1806  980990  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell13   5083   6889  985051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/clock                  datapathcell13      0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985610p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell11       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11    1806   1806  980990  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell12   4524   6330  985610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \MY_TIMER:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \MY_TIMER:TimerUDB:rstSts:stsreg\/clock
Path slack     : 987051p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -1099
----------------------------------------------------   ------- 
End-of-path required time (ps)                          998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/clock                  datapathcell12      0      0  RISE       1

Data path
pin name                                     model name      delay     AT   slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sT24:timerdp:u0\/z0       datapathcell12   1620   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell13      0   1620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u1\/z0       datapathcell13   1000   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell14      0   2620  979002  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell14   2070   4690  979002  RISE       1
\MY_TIMER:TimerUDB:status_tc\/main_1         macrocell18      2560   7250  987051  RISE       1
\MY_TIMER:TimerUDB:status_tc\/q              macrocell18      2345   9595  987051  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2254  11850  987051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:rstSts:stsreg\/clock                    statusicell6        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 987434p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -8060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          991940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell11       0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell11    1806   1806  980990  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell14   2700   4506  987434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\MY_TIMER:TimerUDB:sT24:timerdp:u2\/clock                  datapathcell14      0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2489029p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell9   8626   9501  2489029  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2489033p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9497
-------------------------------------   ---- 
End-of-path arrival time (ps)           9497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47       875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell10   8622   9497  2489033  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2490142p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell47     875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell5   7513   8388  2490142  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 2490142p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                          macrocell47     875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/clk_en  statusicell5   7513   8388  2490142  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell5        0  2500000  FALL       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2490142p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8388
-------------------------------------   ---- 
End-of-path arrival time (ps)           8388
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47       875    875  2489029  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell11   7513   8388  2490142  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2491066p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell6   6589   7464  2491066  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2491070p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7460
-------------------------------------   ---- 
End-of-path arrival time (ps)           7460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell47     875    875  2489029  RISE       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   6585   7460  2491070  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2491070p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7460
-------------------------------------   ---- 
End-of-path arrival time (ps)           7460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell7   6585   7460  2491070  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 2492179p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                          macrocell47     875    875  2489029  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/clk_en  statusicell4   5476   6351  2492179  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2492179p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell8   5476   6351  2492179  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 2493113p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
Net_3376/q                          macrocell47     875    875  2489029  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/clk_en  statusicell7   4542   5417  2493113  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 2493113p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47       875    875  2489029  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clk_en  datapathcell17   4542   5417  2493113  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:prevCompare\/q
Path End       : cydff_2/main_1
Capture Clock  : cydff_2/clock_0
Path slack     : 2493491p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:prevCompare\/q  macrocell45    875    875  2493491  RISE       1
cydff_2/main_1                          macrocell42   3177   4052  2493491  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:overflow_reg_i\/q
Path End       : cydff_2/main_0
Capture Clock  : cydff_2/clock_0
Path slack     : 2494076p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2497543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3467
-------------------------------------   ---- 
End-of-path arrival time (ps)           3467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:overflow_reg_i\/q  macrocell43    875    875  2494076  RISE       1
cydff_2/main_0                             macrocell42   2592   3467  2494076  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 2495091p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3439
-------------------------------------   ---- 
End-of-path arrival time (ps)           3439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47       875    875  2489029  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clk_en  datapathcell15   2564   3439  2495091  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 2495095p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3435
-------------------------------------   ---- 
End-of-path arrival time (ps)           3435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                   macrocell47      875    875  2489029  RISE       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell12   2560   3435  2495095  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  2500000  FALL       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 2495095p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:F#1)         0
- Setup time                                                   -1470
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               2498530

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3435
-------------------------------------   ---- 
End-of-path arrival time (ps)           3435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
Net_3376/q                                       macrocell47       875    875  2489029  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clk_en  datapathcell16   2560   3435  2495095  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 4981384p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -8070
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4991930

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10546
-------------------------------------   ----- 
End-of-path arrival time (ps)           10546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
Net_3376/q                                           macrocell47      875    875  4981384  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/main_2         macrocell12     4413   5288  4981384  RISE       1
\COUNTER_ENC:CounterUDB:count_enable\/q              macrocell12     2345   7633  4981384  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2913  10546  4981384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4983545p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         11705
-------------------------------------   ------- 
End-of-path arrival time (ps)           2511705
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1

Data path
pin name                                           model name     delay       AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell8   5710  2505710  4983545  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell9   5995  2511705  4983545  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/so_comb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4984079p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4750
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495250

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         11171
-------------------------------------   ------- 
End-of-path arrival time (ps)           2511171
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1

Data path
pin name                                           model name      delay       AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/so_comb   datapathcell11   5710  2505710  4984079  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/route_si  datapathcell15   5461  2511171  4984079  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4987515p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11386
-------------------------------------   ----- 
End-of-path arrival time (ps)           11386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4981149  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/main_0            macrocell11     2596   6136  4987515  RISE       1
\COUNTER_ENC:CounterUDB:status_2\/q                 macrocell11     2345   8481  4987515  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2905  11386  4987515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4987603p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11298
-------------------------------------   ----- 
End-of-path arrival time (ps)           11298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4987603  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/main_0            macrocell10     3107   6627  4987603  RISE       1
\COUNTER_ENC:CounterUDB:status_0\/q                 macrocell10     2345   8972  4987603  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2326  11298  4987603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4988629p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                         10071
-------------------------------------   ------- 
End-of-path arrival time (ps)           2510071
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42      875  2500875  4988629  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell9   9196  2510071  4988629  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4989198p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          9502
-------------------------------------   ------- 
End-of-path arrival time (ps)           2509502
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42       875  2500875  4988629  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell10   8627  2509502  4989198  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990074p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5516
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505516
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4990074  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell8   3710  2505516  4990074  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_2:bSR:StsReg\/clock
Path slack     : 4990276p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8625
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508625
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell42     875  2500875  4988629  RISE       1
\SHIFTREG_ENC_2:bSR:StsReg\/status_1  statusicell5   7750  2508625  4990276  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:StsReg\/clock                          statusicell5        0  2500000  FALL       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990307p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5283
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505283
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1806  2501806  4990307  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell17   3477  2505283  4990307  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990384p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5206
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505206
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990384  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell10   3400  2505206  4990384  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990389p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5201
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505201
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell5    1806  2501806  4990384  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell9   3395  2505201  4990389  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4990641p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          8059
-------------------------------------   ------- 
End-of-path arrival time (ps)           2508059
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42       875  2500875  4988629  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell11   7184  2508059  4990641  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990915p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7785
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507785
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42       875  2500875  4988629  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell15   6910  2507785  4990915  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990918p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4672
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504672
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1806  2501806  4990307  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell16   2866  2504672  4990918  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990922p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4668
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504668
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/clock                 controlcell12       0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\/control_0      controlcell12    1806  2501806  4990307  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell15   2862  2504668  4990922  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \COUNTER_ENC:CounterUDB:prevCompare\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:prevCompare\/clock_0
Path slack     : 4990925p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6618
-------------------------------------   ---- 
End-of-path arrival time (ps)           6618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   3520   3520  4987603  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/main_0         macrocell45     3098   6618  4990925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:prevCompare\/clock_0               macrocell45         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4990990p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4600
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504600
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4990074  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/cs_addr_2  datapathcell7   2794  2504600  4990990  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4990998p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4592
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504592
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/clock                 controlcell4        0  2500000  FALL       1

Data path
pin name                                            model name     delay       AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\/control_0      controlcell4    1806  2501806  4990074  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/cs_addr_2  datapathcell6   2786  2504592  4990998  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 4991407p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell5   3540   3540  4981149  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/main_0      macrocell43     2596   6136  4991407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:overflow_reg_i\/clock_0            macrocell43         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4991447p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7253
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507253
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42       875  2500875  4988629  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell16   6378  2507253  4991447  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4991459p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4410
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495590

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4131
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504131
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/clock                 controlcell5        0  2500000  FALL       1

Data path
pin name                                            model name      delay       AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\/control_0      controlcell5     1806  2501806  4990384  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/cs_addr_2  datapathcell11   2325  2504131  4991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock
Path slack     : 4991523p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          7177
-------------------------------------   ------- 
End-of-path arrival time (ps)           2507177
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42      875  2500875  4988629  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/f1_load  datapathcell6   6302  2507177  4991523  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 4991665p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4998901

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7236
-------------------------------------   ---- 
End-of-path arrival time (ps)           7236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2700   2700  4991665  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4536   7236  4991665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4992083p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6617
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506617
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42      875  2500875  4988629  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/f1_load  datapathcell7   5742  2506617  4992083  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3376/q
Path End       : \COUNTER_ENC:CounterUDB:count_stored_i\/main_0
Capture Clock  : \COUNTER_ENC:CounterUDB:count_stored_i\/clock_0
Path slack     : 4992194p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:R#1 vs. CLOCK_ENCODERS:R#2)   5000000
- Setup time                                                   -2457
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               4997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_3376/clock_0                                           macrocell47         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_3376/q                                      macrocell47    875    875  4981384  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/main_0  macrocell46   4474   5349  4992194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\COUNTER_ENC:CounterUDB:count_stored_i\/clock_0            macrocell46         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_1:bSR:StsReg\/clock
Path slack     : 4992413p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          6488
-------------------------------------   ------- 
End-of-path arrival time (ps)           2506488
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell42     875  2500875  4988629  RISE       1
\SHIFTREG_ENC_1:bSR:StsReg\/status_1  statusicell7   5613  2506488  4992413  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:StsReg\/clock                          statusicell7        0  2500000  FALL       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4992779p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5921
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505921
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42       875  2500875  4988629  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell17   5046  2505921  4992779  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:StsReg\/status_1
Capture Clock  : \SHIFTREG_ENC_3:bSR:StsReg\/clock
Path slack     : 4993793p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1099
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498901

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          5108
-------------------------------------   ------- 
End-of-path arrival time (ps)           2505108
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                              model name    delay       AT    slack  edge  Fanout
------------------------------------  ------------  -----  -------  -------  ----  ------
cydff_2/q                             macrocell42     875  2500875  4988629  RISE       1
\SHIFTREG_ENC_3:bSR:StsReg\/status_1  statusicell4   4233  2505108  4993793  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:StsReg\/clock                          statusicell4        0  2500000  FALL       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : cydff_2/q
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994159p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -1300
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7498700

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          4541
-------------------------------------   ------- 
End-of-path arrival time (ps)           2504541
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
cydff_2/clock_0                                            macrocell42         0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
cydff_2/q                                         macrocell42      875  2500875  4988629  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/f1_load  datapathcell8   3666  2504541  4994159  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell6       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell6   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell7      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell7       0  2500000  FALL       1

Data path
pin name                                          model name     delay       AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell7   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell8      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_3:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell8       0  2500000  FALL       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell9       0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell9    1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell10      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell10      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell10   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell11      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_2:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell11      0  2500000  FALL       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/clock             datapathcell15      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u0\/sol_msb  datapathcell15   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sir      datapathcell16      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb
Path End       : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir
Capture Clock  : \SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock
Path slack     : 4994360p

Capture Clock Arrival Time                                   2500000
+ Clock path delay                                                 0
+ Cycle adjust (CLOCK_ENCODERS:F#1 vs. CLOCK_ENCODERS:F#2)   5000000
- Setup time                                                   -4580
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               7495420

Launch Clock Arrival Time                   2500000
+ Clock path delay                            0
+ Data path delay                          1060
-------------------------------------   ------- 
End-of-path arrival time (ps)           2501060
 
Launch Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/clock             datapathcell16      0  2500000  FALL       1

Data path
pin name                                          model name      delay       AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -------  -------  ----  ------
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u1\/sol_msb  datapathcell16   1060  2501060  4994360  RISE       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/sir      datapathcell17      0  2501060  4994360  RISE       1

Capture Clock Path
pin name                                                   model name      delay       AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -------  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0  2500000  FALL       1
\SHIFTREG_ENC_1:bSR:sC24:BShiftRegDp:u2\/clock             datapathcell17      0  2500000  FALL       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

