 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:07:44 2024
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: operand_b[20]
              (input port clocked by clk)
  Endpoint: product[41]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mitchell_multiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  operand_b[20] (in)                       0.00       0.00 f
  U422/ZN (OR2_X2)                         0.06       0.06 f
  U832/ZN (OAI21_X1)                       0.08       0.14 r
  U560/ZN (OR2_X1)                         0.06       0.20 r
  U690/ZN (INV_X1)                         0.04       0.23 f
  U719/ZN (AND2_X2)                        0.06       0.29 f
  U1021/ZN (NAND2_X1)                      0.04       0.33 r
  U1022/ZN (OAI21_X1)                      0.03       0.36 f
  U765/ZN (OR3_X2)                         0.09       0.45 f
  U644/ZN (NAND2_X1)                       0.04       0.48 r
  U645/ZN (AND2_X1)                        0.05       0.53 r
  U679/ZN (OR2_X1)                         0.04       0.57 r
  U759/ZN (OAI21_X1)                       0.04       0.61 f
  U472/ZN (NAND2_X1)                       0.04       0.65 r
  U497/ZN (NAND3_X1)                       0.04       0.70 f
  U1134/ZN (NAND2_X1)                      0.04       0.74 r
  U1139/ZN (NAND4_X1)                      0.05       0.79 f
  U732/ZN (XNOR2_X1)                       0.08       0.86 f
  U729/ZN (OR2_X1)                         0.07       0.94 f
  U718/ZN (OAI211_X1)                      0.04       0.98 r
  U745/ZN (OAI21_X1)                       0.04       1.02 f
  U1246/ZN (OAI21_X1)                      0.03       1.05 r
  product[41] (out)                        0.00       1.05 r
  data arrival time                                   1.05

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                    0.00       0.00
  data required time                                  0.00
  -----------------------------------------------------------
  data required time                                  0.00
  data arrival time                                  -1.05
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.05


1
