<stg><name>compute_mask</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_0, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="64">
<![CDATA[
entry:5 %ur = alloca i64 1

]]></Node>
<StgValue><ssdm name="ur"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="64">
<![CDATA[
entry:6 %Vr = alloca i64 1

]]></Node>
<StgValue><ssdm name="Vr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:7 %store_ln76 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc:0 %i_13 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:1 %icmp_ln76 = icmp_eq  i9 %i_13, i9 272

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc:2 %add_ln76 = add i9 %i_13, i9 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="9">
<![CDATA[
for.inc.split:1 %zext_ln76_1 = zext i9 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:6 %add_ln78 = add i16 %zext_ln76_1, i16 40001

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %add_ln78, i32 1, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="15">
<![CDATA[
for.inc.split:8 %zext_ln78_1 = zext i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %u_0_addr = getelementptr i1 %u_0, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="u_0_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %u_1_addr = getelementptr i1 %u_1, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="u_1_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="18">
<![CDATA[
for.inc.split:11 %u_0_load = load i18 %u_0_addr

]]></Node>
<StgValue><ssdm name="u_0_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="18">
<![CDATA[
for.inc.split:12 %u_1_load = load i18 %u_1_addr

]]></Node>
<StgValue><ssdm name="u_1_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %V_0_addr = getelementptr i128 %V_0, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="V_0_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %V_1_addr = getelementptr i128 %V_1, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="V_1_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="18">
<![CDATA[
for.inc.split:20 %V_0_load = load i18 %V_0_addr

]]></Node>
<StgValue><ssdm name="V_0_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="18">
<![CDATA[
for.inc.split:21 %V_1_load = load i18 %V_1_addr

]]></Node>
<StgValue><ssdm name="V_1_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:24 %store_ln76 = store i9 %add_ln76, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
for.inc.split:0 %zext_ln76 = zext i9 %i_13

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="9">
<![CDATA[
for.inc.split:2 %trunc_ln76 = trunc i9 %i_13

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_34

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 272, i64 272, i64 272

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln76"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="18">
<![CDATA[
for.inc.split:11 %u_0_load = load i18 %u_0_addr

]]></Node>
<StgValue><ssdm name="u_0_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="18">
<![CDATA[
for.inc.split:12 %u_1_load = load i18 %u_1_addr

]]></Node>
<StgValue><ssdm name="u_1_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc.split:13 %select_ln78 = select i1 %trunc_ln76, i1 %u_0_load, i1 %u_1_load

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="1">
<![CDATA[
for.inc.split:14 %zext_ln78 = zext i1 %select_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %ur_addr = getelementptr i128 %ur, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="ur_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="128" op_1_bw="9">
<![CDATA[
for.inc.split:16 %store_ln78 = store i128 %zext_ln78, i9 %ur_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %Vr_addr = getelementptr i128 %Vr, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="Vr_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="18">
<![CDATA[
for.inc.split:20 %V_0_load = load i18 %V_0_addr

]]></Node>
<StgValue><ssdm name="V_0_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="18">
<![CDATA[
for.inc.split:21 %V_1_load = load i18 %V_1_addr

]]></Node>
<StgValue><ssdm name="V_1_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc.split:22 %select_ln79 = select i1 %trunc_ln76, i128 %V_0_load, i128 %V_1_load

]]></Node>
<StgValue><ssdm name="select_ln79"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="128" op_1_bw="9">
<![CDATA[
for.inc.split:23 %store_ln79 = store i128 %select_ln79, i9 %Vr_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:25 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.end:0 %u_mask_write_assign = call i128 @combineVOLEs, i128 %ur

]]></Node>
<StgValue><ssdm name="u_mask_write_assign"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.end:1 %v_mask_write_assign = call i128 @combineVOLEs, i128 %Vr

]]></Node>
<StgValue><ssdm name="v_mask_write_assign"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.end:0 %u_mask_write_assign = call i128 @combineVOLEs, i128 %ur

]]></Node>
<StgValue><ssdm name="u_mask_write_assign"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.end:1 %v_mask_write_assign = call i128 @combineVOLEs, i128 %Vr

]]></Node>
<StgValue><ssdm name="v_mask_write_assign"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="256" op_0_bw="256" op_1_bw="128">
<![CDATA[
for.end:2 %mrv = insertvalue i256 <undef>, i128 %u_mask_write_assign

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="256" op_0_bw="256" op_1_bw="128">
<![CDATA[
for.end:3 %mrv_1 = insertvalue i256 %mrv, i128 %v_mask_write_assign

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="256">
<![CDATA[
for.end:4 %ret_ln84 = ret i256 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
