0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab7/lab7_1_4/lab7_1_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/graycode_gen.v,1585092964,verilog,,C:/Users/lucas/Documents/fpga/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/testbench7_1_4.v,,graycode_gen,,,,,,,,
C:/Users/lucas/Documents/fpga/lab7/lab7_1_4/lab7_1_4.srcs/sources_1/new/testbench7_1_4.v,1585093647,verilog,,,,testbench7_1_4,,,,,,,,
