Oh no...

Cycle: 4
MARS instruction number: 6	Instruction: add $10,$0,$9
Expected:	Register Write to Reg: 0x0A Val: 0x00000001
Got     :	Register Write to Reg: 0x09 Val: 0x00000001
Incorrect write

Cycle: 9
MARS instruction number: 7	Instruction: addiu $11,$9,20
Expected:	Register Write to Reg: 0x0B Val: 0x00000015
Got     :	Register Write to Reg: 0x0A Val: 0x00000001
Incorrect write

Cycle: 10
MARS instruction number: 8	Instruction: addu $11,$9,$9
Expected:	Register Write to Reg: 0x0B Val: 0x00000002
Got     :	Register Write to Reg: 0x0B Val: 0x00000015
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


