<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>address_op16</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>address_op16_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b56a3cf4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>address_op16_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b56a3cf4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>6a274d08</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1a6eb37a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDR_BIT&apos;)) - 1)">10</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.URAM_LEN&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_computation</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result_select</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bram_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.URAM_LEN&apos;)) - 1)">255</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>URAM_LEN</spirit:name>
        <spirit:displayName>Uram Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.URAM_LEN">256</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>MAX_HOLDER_COUNTER</spirit:name>
        <spirit:displayName>Max Holder Counter</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MAX_HOLDER_COUNTER">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HOLDER_COUNTER_BIT</spirit:name>
        <spirit:displayName>Holder Counter Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HOLDER_COUNTER_BIT">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDR_BIT</spirit:name>
        <spirit:displayName>Addr Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ADDR_BIT">11</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/address_op16_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/address_op16_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bf481801</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/address_op16_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/address_op16_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/address_op16_v1_0/data/address_op16.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/address_op16_v1_0/data/address_op16.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/address_op16_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/address_op16_v1_0/src/address_op16.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/address_op16_v1_0/src/address_op16.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/address_op16_v1_0/src/address_op16_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/address_op16_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1a6eb37a</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">address_op16_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>URAM_LEN</spirit:name>
      <spirit:displayName>Uram Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.URAM_LEN">256</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>MAX_HOLDER_COUNTER</spirit:name>
      <spirit:displayName>Max Holder Counter</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MAX_HOLDER_COUNTER">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HOLDER_COUNTER_BIT</spirit:name>
      <spirit:displayName>Holder Counter Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HOLDER_COUNTER_BIT">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDR_BIT</spirit:name>
      <spirit:displayName>Addr Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDR_BIT">11</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>address_op16_v1.0</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-04-19T17:43:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edc63c8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70ab0f66_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aac655_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3408_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c511e45_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fb3edf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ba6abf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a42bb53_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac440e9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdf53da_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17004505_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2648dbd0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728f47b9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8d7b44_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac9a0a2_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4358197f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddb2562_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bc3c12_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2a7067_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ad090f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38779ffb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7b7cd0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4a7b3b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431fdbf0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c2ccf8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5348d75d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f6ab49_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fac9854_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b5bbbb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718d1a10_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1728f5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ea9cf5_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63fdf752_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6507afd6_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373297f9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d58e0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a12eae4_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80bba74_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384187f0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a00274_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7011918e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c5c7f0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bb5b581_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d85ed82_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230637bf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7baf01_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e654e7f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aad08dc_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94fc62a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ba733e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dc4f37_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f49d945_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdf263e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5ede0a_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3b5c9f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a92956e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@93f7d63_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4639636d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c0933e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@328ef697_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554fe4a4_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67b1aaa9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c7b9af_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1aaacb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6f34e4_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@677dfd7f_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3766a106_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2ca911_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4915cc43_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2050c17b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc9b661_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e278caa_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c09628d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b1a36f9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521c2368_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eea1637_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b494b13_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc4d832_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c35b55_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272d133e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8731c8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a664fc3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277993fb_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be4d048_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb401fa_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76374a3d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7208ab49_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38be611b_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@403efa9d_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dee3ac8_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cca38cf_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1caccc7e_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674ed20_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3721bc08_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566efed7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@170fac39_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae357d7_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78832641_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f37bea1_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8f7092_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d318421_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@200e32b3_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f213385_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127e6950_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65967fd2_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f002ec0_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb5b0c9_ARCHIVE_LOCATION">/home/maomao/Desktop/junior_IAP/FPGAIsing/projects/ip_repo/address_op16_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="89b1cda3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0a404e5e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="0023edbb"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="8559e12c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
