

================================================================
== Vitis HLS Report for 'ocnn6_net_8_layer_pipeline'
================================================================
* Date:           Sat Sep  6 21:19:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        ocnn6_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  7.995 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                              |                                                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                           Instance                           |                       Module                      |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_pipeline_bitmap_stage_fu_662                              |pipeline_bitmap_stage                              |         ?|         ?|          ?|          ?|         ?|         ?|       no|
        |call_ln214_entry_proc_fu_700                                  |entry_proc                                         |         0|         0|       0 ns|       0 ns|         0|         0|       no|
        |grp_Loop_VITIS_LOOP_131_1_proc_fu_710                         |Loop_VITIS_LOOP_131_1_proc                         |         ?|         ?|          ?|          ?|         ?|         ?|       no|
        |grp_Block_entry_proc_24_fu_720                                |Block_entry_proc_24                                |         1|         1|   3.330 ns|   3.330 ns|         1|         1|       no|
        |grp_Loop_VITIS_LOOP_209_5_proc_fu_728                         |Loop_VITIS_LOOP_209_5_proc                         |         2|       514|   6.660 ns|   1.712 us|         2|       514|       no|
        |grp_Block_entry_proc_25_fu_735                                |Block_entry_proc_25                                |         ?|         ?|          ?|          ?|         ?|         ?|       no|
        |grp_ocnn6_final_layer_output_reconstruction_streaming_fu_989  |ocnn6_final_layer_output_reconstruction_streaming  |  10485769|  10805777|  34.918 ms|  35.983 ms|  10485769|  10805777|       no|
        |call_ln111_Block_entry_proc_fu_997                            |Block_entry_proc                                   |         0|         0|       0 ns|       0 ns|         0|         0|       no|
        +--------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pruned_voxel_count_0_reload_loc_c1 = alloca i64 1" [ocnn6_net.cpp:214]   --->   Operation 13 'alloca' 'pruned_voxel_count_0_reload_loc_c1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pruned_voxel_count_0_reload_loc_c = alloca i64 1" [ocnn6_net.cpp:214]   --->   Operation 14 'alloca' 'pruned_voxel_count_0_reload_loc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pruned_feature_dram_read_c = alloca i64 1" [ocnn6_net.cpp:214]   --->   Operation 15 'alloca' 'pruned_feature_dram_read_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%final_output_full_cubic_c = alloca i64 1" [ocnn6_net.cpp:214]   --->   Operation 16 'alloca' 'final_output_full_cubic_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%initial_processed_voxels_out_tmp = alloca i64 1" [ocnn6_net.cpp:214]   --->   Operation 17 'alloca' 'initial_processed_voxels_out_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 1024> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wide_trip_count_loc = alloca i64 1"   --->   Operation 19 'alloca' 'wide_trip_count_loc' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pruned_voxel_count_0_loc = alloca i64 1"   --->   Operation 20 'alloca' 'pruned_voxel_count_0_loc' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1024> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%feature_data_stream = alloca i64 1"   --->   Operation 21 'alloca' 'feature_data_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_addr_stream = alloca i64 1" [ocnn6_net.cpp:102]   --->   Operation 22 'alloca' 'write_addr_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 60> <Depth = 1024> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer_pipeline_streams_8 = alloca i64 1"   --->   Operation 23 'alloca' 'layer_pipeline_streams_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1085> <Depth = 1024> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%current_morton_list = alloca i64 1" [ocnn6_net.cpp:205]   --->   Operation 24 'alloca' 'current_morton_list' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 1024> <FIFO>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln108 = call void @pipeline_bitmap_stage, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap, i512 %L2_bitmap, i512 %L1_bitmap, i512 %L0_bitmap, i160 %bitmap_info, i1 %initialized, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i32 %l0_write_pos, i32 %l1_write_pos, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i1 %l2_temp_buffer" [ocnn6_net.cpp:108]   --->   Operation 25 'call' 'call_ln108' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 26 [1/1] (1.00ns)   --->   "%pruned_feature_dram_read_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %pruned_feature_dram_read" [ocnn6_net.cpp:214]   --->   Operation 26 'read' 'pruned_feature_dram_read_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 27 [1/1] (1.00ns)   --->   "%fc2_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_bias" [ocnn6_net.cpp:214]   --->   Operation 27 'read' 'fc2_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 28 [1/1] (1.00ns)   --->   "%fc1_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_bias" [ocnn6_net.cpp:214]   --->   Operation 28 'read' 'fc1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 29 [1/1] (1.00ns)   --->   "%conv6_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv6_bias" [ocnn6_net.cpp:214]   --->   Operation 29 'read' 'conv6_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%conv5_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv5_bias" [ocnn6_net.cpp:214]   --->   Operation 30 'read' 'conv5_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (1.00ns)   --->   "%conv4_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv4_bias" [ocnn6_net.cpp:214]   --->   Operation 31 'read' 'conv4_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 32 [1/1] (1.00ns)   --->   "%conv3_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_bias" [ocnn6_net.cpp:214]   --->   Operation 32 'read' 'conv3_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (1.00ns)   --->   "%conv2_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_bias" [ocnn6_net.cpp:214]   --->   Operation 33 'read' 'conv2_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 34 [1/1] (1.00ns)   --->   "%conv1_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_bias" [ocnn6_net.cpp:214]   --->   Operation 34 'read' 'conv1_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 35 [1/1] (1.00ns)   --->   "%fc2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc2_weights" [ocnn6_net.cpp:214]   --->   Operation 35 'read' 'fc2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%fc1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %fc1_weights" [ocnn6_net.cpp:214]   --->   Operation 36 'read' 'fc1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 37 [1/1] (1.00ns)   --->   "%conv6_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv6_weights" [ocnn6_net.cpp:214]   --->   Operation 37 'read' 'conv6_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/1] (1.00ns)   --->   "%conv5_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv5_weights" [ocnn6_net.cpp:214]   --->   Operation 38 'read' 'conv5_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 39 [1/1] (1.00ns)   --->   "%conv4_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv4_weights" [ocnn6_net.cpp:214]   --->   Operation 39 'read' 'conv4_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [ocnn6_net.cpp:214]   --->   Operation 40 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 41 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [ocnn6_net.cpp:214]   --->   Operation 41 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 42 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [ocnn6_net.cpp:214]   --->   Operation 42 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 43 [1/1] (1.00ns)   --->   "%final_output_full_cubic_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %final_output_full_cubic" [ocnn6_net.cpp:214]   --->   Operation 43 'read' 'final_output_full_cubic_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 120 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/1] (1.20ns)   --->   "%call_ln214 = call void @entry_proc, i64 %final_output_full_cubic_read, i64 %final_output_full_cubic_c, i64 %pruned_feature_dram_read_read, i64 %pruned_feature_dram_read_c" [ocnn6_net.cpp:214]   --->   Operation 44 'call' 'call_ln214' <Predicate = true> <Delay = 1.20> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 45 [1/2] (1.61ns)   --->   "%call_ln108 = call void @pipeline_bitmap_stage, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap, i512 %L2_bitmap, i512 %L1_bitmap, i512 %L0_bitmap, i160 %bitmap_info, i1 %initialized, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i32 %l0_write_pos, i32 %l1_write_pos, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1, i1 %streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap, i1 %l2_temp_buffer" [ocnn6_net.cpp:108]   --->   Operation 45 'call' 'call_ln108' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln130 = call void @Loop_VITIS_LOOP_131_1_proc, i64 %pruned_feature_dram_read_c, i1085 %feature_data_stream, i60 %write_addr_stream, i32 %gmem_read, i32 %pruned_voxel_count_0_loc" [ocnn6_net.cpp:130]   --->   Operation 46 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln130 = call void @Loop_VITIS_LOOP_131_1_proc, i64 %pruned_feature_dram_read_c, i1085 %feature_data_stream, i60 %write_addr_stream, i32 %gmem_read, i32 %pruned_voxel_count_0_loc" [ocnn6_net.cpp:130]   --->   Operation 47 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln174 = call void @Block_entry_proc.24, i32 %pruned_voxel_count_0_loc, i32 %wide_trip_count_loc, i34 %p_loc, i32 %pruned_voxel_count_0_reload_loc_c1" [ocnn6_net.cpp:174]   --->   Operation 48 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln174 = call void @Block_entry_proc.24, i32 %pruned_voxel_count_0_loc, i32 %wide_trip_count_loc, i34 %p_loc, i32 %pruned_voxel_count_0_reload_loc_c1" [ocnn6_net.cpp:174]   --->   Operation 49 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln209 = call void @Loop_VITIS_LOOP_209_5_proc, i32 %pruned_voxel_count_0_reload_loc_c1, i9 %current_morton_list, i32 %pruned_voxel_count_0_reload_loc_c" [ocnn6_net.cpp:209]   --->   Operation 50 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln209 = call void @Loop_VITIS_LOOP_209_5_proc, i32 %pruned_voxel_count_0_reload_loc_c1, i9 %current_morton_list, i32 %pruned_voxel_count_0_reload_loc_c" [ocnn6_net.cpp:209]   --->   Operation 51 'call' 'call_ln209' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 52 [2/2] (2.43ns)   --->   "%call_ln222 = call void @Block_entry_proc.25, i64 %pruned_feature_dram_read_read, i32 %gmem_read, i34 %p_loc, i32 %wide_trip_count_loc, i32 %pruned_voxel_count_0_reload_loc_c, i9 %current_morton_list, i1085 %layer_pipeline_streams_8, i32 %gmem_weights1, i64 %conv1_weights_read, i32 %gmem_weights2, i64 %conv2_weights_read, i32 %gmem_weights3, i64 %conv3_weights_read, i32 %gmem_weights4, i64 %conv4_weights_read, i32 %gmem_weights5, i64 %conv5_weights_read, i32 %gmem_weights6, i64 %conv6_weights_read, i32 %gmem_weights7, i64 %fc1_weights_read, i32 %gmem_weights8, i64 %fc2_weights_read, i32 %gmem_bias1, i64 %conv1_bias_read, i32 %gmem_bias2, i64 %conv2_bias_read, i32 %gmem_bias3, i64 %conv3_bias_read, i32 %gmem_bias4, i64 %conv4_bias_read, i32 %gmem_bias5, i64 %conv5_bias_read, i32 %gmem_bias6, i64 %conv6_bias_read, i32 %gmem_bias7, i64 %fc1_bias_read, i32 %gmem_bias8, i64 %fc2_bias_read, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a" [ocnn6_net.cpp:222]   --->   Operation 52 'call' 'call_ln222' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Generic Core

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln222 = call void @Block_entry_proc.25, i64 %pruned_feature_dram_read_read, i32 %gmem_read, i34 %p_loc, i32 %wide_trip_count_loc, i32 %pruned_voxel_count_0_reload_loc_c, i9 %current_morton_list, i1085 %layer_pipeline_streams_8, i32 %gmem_weights1, i64 %conv1_weights_read, i32 %gmem_weights2, i64 %conv2_weights_read, i32 %gmem_weights3, i64 %conv3_weights_read, i32 %gmem_weights4, i64 %conv4_weights_read, i32 %gmem_weights5, i64 %conv5_weights_read, i32 %gmem_weights6, i64 %conv6_weights_read, i32 %gmem_weights7, i64 %fc1_weights_read, i32 %gmem_weights8, i64 %fc2_weights_read, i32 %gmem_bias1, i64 %conv1_bias_read, i32 %gmem_bias2, i64 %conv2_bias_read, i32 %gmem_bias3, i64 %conv3_bias_read, i32 %gmem_bias4, i64 %conv4_bias_read, i32 %gmem_bias5, i64 %conv5_bias_read, i32 %gmem_bias6, i64 %conv6_bias_read, i32 %gmem_bias7, i64 %fc1_bias_read, i32 %gmem_bias8, i64 %fc2_bias_read, i1 %engine_initialized, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68, i32 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1, i1 %ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a" [ocnn6_net.cpp:222]   --->   Operation 53 'call' 'call_ln222' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln272 = call void @ocnn6_final_layer_output_reconstruction_streaming, i1085 %layer_pipeline_streams_8, i32 %gmem_output, i64 %final_output_full_cubic_c" [ocnn6_net.cpp:272]   --->   Operation 54 'call' 'call_ln272' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @pruned_voxel_count_OC_0_OC_reload_OC_loc_c1_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i32 %pruned_voxel_count_0_reload_loc_c1, i32 %pruned_voxel_count_0_reload_loc_c1" [ocnn6_net.cpp:214]   --->   Operation 55 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln214 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_reload_loc_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [ocnn6_net.cpp:214]   --->   Operation 56 'specinterface' 'specinterface_ln214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%empty_287 = specchannel i32 @_ssdm_op_SpecChannel, void @pruned_voxel_count_OC_0_OC_reload_OC_loc_c_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i32 %pruned_voxel_count_0_reload_loc_c, i32 %pruned_voxel_count_0_reload_loc_c" [ocnn6_net.cpp:214]   --->   Operation 57 'specchannel' 'empty_287' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln214 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_reload_loc_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [ocnn6_net.cpp:214]   --->   Operation 58 'specinterface' 'specinterface_ln214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%empty_288 = specchannel i32 @_ssdm_op_SpecChannel, void @pruned_feature_dram_read_c_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i64 %pruned_feature_dram_read_c, i64 %pruned_feature_dram_read_c" [ocnn6_net.cpp:214]   --->   Operation 59 'specchannel' 'empty_288' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln214 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [ocnn6_net.cpp:214]   --->   Operation 60 'specinterface' 'specinterface_ln214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%empty_289 = specchannel i32 @_ssdm_op_SpecChannel, void @final_output_full_cubic_c_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i64 %final_output_full_cubic_c, i64 %final_output_full_cubic_c" [ocnn6_net.cpp:214]   --->   Operation 61 'specchannel' 'empty_289' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln214 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [ocnn6_net.cpp:214]   --->   Operation 62 'specinterface' 'specinterface_ln214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln214 = specinterface void @_ssdm_op_SpecInterface, i1 %initial_processed_voxels_out_tmp, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [ocnn6_net.cpp:214]   --->   Operation 63 'specinterface' 'specinterface_ln214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln214 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_57" [ocnn6_net.cpp:214]   --->   Operation 64 'specdataflowpipeline' 'specdataflowpipeline_ln214' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [ocnn6_net.cpp:18]   --->   Operation 65 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%empty_290 = specchannel i32 @_ssdm_op_SpecChannel, void @p_OC_loc_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i34 %p_loc, i34 %p_loc"   --->   Operation 66 'specchannel' 'empty_290' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %p_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%empty_291 = specchannel i32 @_ssdm_op_SpecChannel, void @wide_OC_trip_OC_count_OC_loc_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i32 %wide_trip_count_loc, i32 %wide_trip_count_loc"   --->   Operation 68 'specchannel' 'empty_291' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wide_trip_count_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%empty_292 = specchannel i32 @_ssdm_op_SpecChannel, void @pruned_voxel_count_OC_0_OC_loc_str, i32 1, void @p_str, void @p_str, i32 1024, i32 0, i32 %pruned_voxel_count_0_loc, i32 %pruned_voxel_count_0_loc"   --->   Operation 70 'specchannel' 'empty_292' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pruned_voxel_count_0_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_output, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 10485760, void @empty_10, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 256, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_output"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights1, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 1296, void @empty_43, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights1"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 13824, void @empty_36, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights2"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights3, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 55296, void @empty_45, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights3"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights4, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 221184, void @empty_46, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights4"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights5, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 884736, void @empty_47, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights5"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights6, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 3538944, void @empty_44, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights6"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights7, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 65536, void @empty_49, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights7"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_weights8, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 5120, void @empty_25, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_weights8"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias1, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 16, void @empty_40, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias1"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias2, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 32, void @empty_5, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias2"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias3, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 64, void @empty_6, void @empty, void @empty_57, i32 16, i32 16, i32 64, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias3"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias4, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 128, void @empty_7, void @empty, void @empty_57, i32 16, i32 16, i32 128, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias4"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias5, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 256, void @empty_59, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias5"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias6, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 512, void @empty_39, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias6"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias7, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 128, void @empty_54, void @empty, void @empty_57, i32 16, i32 16, i32 128, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias7"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_bias8, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 40, void @empty_30, void @empty, void @empty_57, i32 16, i32 16, i32 32, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_bias8"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_read, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 262144, void @empty_15, void @empty, void @empty_57, i32 16, i32 16, i32 256, i32 16, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_read"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_write, void @empty_9, i32 0, i32 0, void @empty_57, i32 0, i32 262144, void @empty_18, void @empty, void @empty_57, i32 16, i32 16, i32 16, i32 256, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_write"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %input_voxel_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1085 %input_voxel_stream"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_3, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %final_output_full_cubic, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_42, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_21, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_27, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv4_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv4_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv5_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_51, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv5_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv6_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_53, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv6_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_20, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 126 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_11, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_weights, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_28, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_56, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_55, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv4_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_2, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv4_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv5_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_23, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv5_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv6_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_38, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv6_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc1_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_48, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fc2_bias, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_58, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_read, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_write, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_35, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %pruned_feature_dram_write, void @empty_16, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_14, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L3_bitmap, void @empty_16, i32 0, i32 0, void @empty_57, i32 4294967295, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L3_bitmap"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L2_bitmap, void @empty_16, i32 0, i32 0, void @empty_57, i32 4294967295, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L2_bitmap"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L1_bitmap, void @empty_16, i32 0, i32 0, void @empty_57, i32 4294967295, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L1_bitmap"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %L0_bitmap, void @empty_16, i32 0, i32 0, void @empty_57, i32 4294967295, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %L0_bitmap"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i160 %bitmap_info"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %bitmap_info, void @empty_0, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_26, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %bitmap_info, void @empty_16, i32 4294967295, i32 4294967295, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %total_processed_voxels"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_processed_voxels, void @empty_0, i32 4294967295, i32 4294967295, void @empty_17, i32 0, i32 0, void @empty_13, void @empty_60, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %total_processed_voxels, void @empty_16, i32 4294967295, i32 4294967295, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 163 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_13, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%empty_293 = specchannel i32 @_ssdm_op_SpecChannel, void @feature_data_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %feature_data_stream, i1085 %feature_data_stream"   --->   Operation 165 'specchannel' 'empty_293' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%empty_294 = specchannel i32 @_ssdm_op_SpecChannel, void @write_addr_stream_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i60 %write_addr_stream, i60 %write_addr_stream"   --->   Operation 167 'specchannel' 'empty_294' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%empty_295 = specchannel i32 @_ssdm_op_SpecChannel, void @layer_pipeline_streams_8_str, i32 1, void @p_str, void @p_str, i32 1024, i32 1024, i1085 %layer_pipeline_streams_8, i1085 %layer_pipeline_streams_8"   --->   Operation 169 'specchannel' 'empty_295' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %layer_pipeline_streams_8, void @empty_29, i32 0, i32 0, void @empty_57, i32 0, i32 0, void @empty_57, void @empty_57, void @empty_57, i32 0, i32 0, i32 0, i32 0, void @empty_57, void @empty_57, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%empty_296 = specchannel i32 @_ssdm_op_SpecChannel, void @current_morton_list_OC_channel_str, i32 1, void @p_str, void @p_str, i32 1024, i32 512, i9 %current_morton_list, i9 %current_morton_list"   --->   Operation 171 'specchannel' 'empty_296' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %current_morton_list, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%call_ln111 = call void @Block_entry_proc, i1 %initial_processed_voxels_out_tmp, i32 %total_processed_voxels" [ocnn6_net.cpp:111]   --->   Operation 173 'call' 'call_ln111' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%empty_297 = specchannel i32 @_ssdm_op_SpecChannel, void @current_morton_list_str, i32 1, void @p_str, void @p_str, i32 1024, i32 512, i9 %current_morton_list, i9 %current_morton_list"   --->   Operation 174 'specchannel' 'empty_297' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %current_morton_list, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln272 = call void @ocnn6_final_layer_output_reconstruction_streaming, i1085 %layer_pipeline_streams_8, i32 %gmem_output, i64 %final_output_full_cubic_c" [ocnn6_net.cpp:272]   --->   Operation 176 'call' 'call_ln272' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln287 = ret" [ocnn6_net.cpp:287]   --->   Operation 177 'ret' 'ret_ln287' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_weights8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_bias8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_read]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem_write]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_voxel_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ final_output_full_cubic]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv4_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv5_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv6_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv4_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv5_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv6_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc1_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fc2_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pruned_feature_dram_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pruned_feature_dram_write]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ L3_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L2_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L1_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ L0_bitmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ bitmap_info]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ total_processed_voxels]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ initialized]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ l2_write_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ voxel_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ retained_block_count]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ l0_write_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ l1_write_pos]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l2_temp_buffer]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ engine_initialized]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pruned_voxel_count_0_reload_loc_c1 (alloca              ) [ 0011111111111]
pruned_voxel_count_0_reload_loc_c  (alloca              ) [ 0011111111111]
pruned_feature_dram_read_c         (alloca              ) [ 0011111111111]
final_output_full_cubic_c          (alloca              ) [ 0011111111111]
initial_processed_voxels_out_tmp   (alloca              ) [ 0011111111111]
p_loc                              (alloca              ) [ 0011111111111]
wide_trip_count_loc                (alloca              ) [ 0011111111111]
pruned_voxel_count_0_loc           (alloca              ) [ 0011111111111]
feature_data_stream                (alloca              ) [ 0111111111111]
write_addr_stream                  (alloca              ) [ 0111111111111]
layer_pipeline_streams_8           (alloca              ) [ 0011111111111]
current_morton_list                (alloca              ) [ 0011111111111]
pruned_feature_dram_read_read      (read                ) [ 0001111111100]
fc2_bias_read                      (read                ) [ 0001111111100]
fc1_bias_read                      (read                ) [ 0001111111100]
conv6_bias_read                    (read                ) [ 0001111111100]
conv5_bias_read                    (read                ) [ 0001111111100]
conv4_bias_read                    (read                ) [ 0001111111100]
conv3_bias_read                    (read                ) [ 0001111111100]
conv2_bias_read                    (read                ) [ 0001111111100]
conv1_bias_read                    (read                ) [ 0001111111100]
fc2_weights_read                   (read                ) [ 0001111111100]
fc1_weights_read                   (read                ) [ 0001111111100]
conv6_weights_read                 (read                ) [ 0001111111100]
conv5_weights_read                 (read                ) [ 0001111111100]
conv4_weights_read                 (read                ) [ 0001111111100]
conv3_weights_read                 (read                ) [ 0001111111100]
conv2_weights_read                 (read                ) [ 0001111111100]
conv1_weights_read                 (read                ) [ 0001111111100]
final_output_full_cubic_read       (read                ) [ 0000000000000]
call_ln214                         (call                ) [ 0000000000000]
call_ln108                         (call                ) [ 0000000000000]
call_ln130                         (call                ) [ 0000000000000]
call_ln174                         (call                ) [ 0000000000000]
call_ln209                         (call                ) [ 0000000000000]
call_ln222                         (call                ) [ 0000000000000]
empty                              (specchannel         ) [ 0000000000000]
specinterface_ln214                (specinterface       ) [ 0000000000000]
empty_287                          (specchannel         ) [ 0000000000000]
specinterface_ln214                (specinterface       ) [ 0000000000000]
empty_288                          (specchannel         ) [ 0000000000000]
specinterface_ln214                (specinterface       ) [ 0000000000000]
empty_289                          (specchannel         ) [ 0000000000000]
specinterface_ln214                (specinterface       ) [ 0000000000000]
specinterface_ln214                (specinterface       ) [ 0000000000000]
specdataflowpipeline_ln214         (specdataflowpipeline) [ 0000000000000]
spectopmodule_ln18                 (spectopmodule       ) [ 0000000000000]
empty_290                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
empty_291                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
empty_292                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specbitsmap_ln0                    (specbitsmap         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
empty_293                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
empty_294                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
empty_295                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
empty_296                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
call_ln111                         (call                ) [ 0000000000000]
empty_297                          (specchannel         ) [ 0000000000000]
specinterface_ln0                  (specinterface       ) [ 0000000000000]
call_ln272                         (call                ) [ 0000000000000]
ret_ln287                          (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_output"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_weights1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_weights2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem_weights3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="gmem_weights4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem_weights5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem_weights6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="gmem_weights7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="gmem_weights8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_weights8"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="gmem_bias1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="gmem_bias2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="gmem_bias3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gmem_bias4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias4"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gmem_bias5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias5"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gmem_bias6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias6"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="gmem_bias7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias7"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="gmem_bias8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_bias8"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="gmem_read">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_read"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="gmem_write">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_write"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_voxel_stream">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_voxel_stream"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="final_output_full_cubic">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_full_cubic"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv1_weights">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv2_weights">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv3_weights">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv4_weights">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4_weights"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv5_weights">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_weights"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv6_weights">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6_weights"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="fc1_weights">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weights"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="fc2_weights">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_weights"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv1_bias">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_bias"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv2_bias">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_bias"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv3_bias">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_bias"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv4_bias">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4_bias"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv5_bias">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv5_bias"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="conv6_bias">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv6_bias"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="fc1_bias">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_bias"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="fc2_bias">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc2_bias"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pruned_feature_dram_read">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_feature_dram_read"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pruned_feature_dram_write">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_feature_dram_write"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="L3_bitmap">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L3_bitmap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="L2_bitmap">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L2_bitmap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="L1_bitmap">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_bitmap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="L0_bitmap">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="L0_bitmap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="bitmap_info">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bitmap_info"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="total_processed_voxels">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_processed_voxels"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="initialized">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initialized"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="l2_write_pos">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2_write_pos"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="voxel_count">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="voxel_count"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="retained_block_count">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="retained_block_count"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="l0_write_pos">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l0_write_pos"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="l1_write_pos">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l1_write_pos"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="l2_temp_buffer">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2_temp_buffer"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="engine_initialized">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="engine_initialized"/></StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pipeline_bitmap_stage"/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_131_1_proc"/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_proc.24"/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_209_5_proc"/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_proc.25"/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ocnn6_final_layer_output_reconstruction_streaming"/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_voxel_count_OC_0_OC_reload_OC_loc_c1_str"/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_voxel_count_OC_0_OC_reload_OC_loc_c_str"/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_feature_dram_read_c_str"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_full_cubic_c_str"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_OC_loc_str"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="wide_OC_trip_OC_count_OC_loc_str"/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pruned_voxel_count_OC_0_OC_loc_str"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1001" name="const_386">
<pin_list>
<pin id="387" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="388" class="1001" name="const_388">
<pin_list>
<pin id="389" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="390" class="1001" name="const_390">
<pin_list>
<pin id="391" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="392" class="1001" name="const_392">
<pin_list>
<pin id="393" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="394" class="1001" name="const_394">
<pin_list>
<pin id="395" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="396" class="1001" name="const_396">
<pin_list>
<pin id="397" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="398" class="1001" name="const_398">
<pin_list>
<pin id="399" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="400" class="1001" name="const_400">
<pin_list>
<pin id="401" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="402" class="1001" name="const_402">
<pin_list>
<pin id="403" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="404" class="1001" name="const_404">
<pin_list>
<pin id="405" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="406" class="1001" name="const_406">
<pin_list>
<pin id="407" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="408" class="1001" name="const_408">
<pin_list>
<pin id="409" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="410" class="1001" name="const_410">
<pin_list>
<pin id="411" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="412" class="1001" name="const_412">
<pin_list>
<pin id="413" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="414" class="1001" name="const_414">
<pin_list>
<pin id="415" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="416" class="1001" name="const_416">
<pin_list>
<pin id="417" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="418" class="1001" name="const_418">
<pin_list>
<pin id="419" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="420" class="1001" name="const_420">
<pin_list>
<pin id="421" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="422" class="1001" name="const_422">
<pin_list>
<pin id="423" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="424" class="1001" name="const_424">
<pin_list>
<pin id="425" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="426" class="1001" name="const_426">
<pin_list>
<pin id="427" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="428" class="1001" name="const_428">
<pin_list>
<pin id="429" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="430" class="1001" name="const_430">
<pin_list>
<pin id="431" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="432" class="1001" name="const_432">
<pin_list>
<pin id="433" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="434" class="1001" name="const_434">
<pin_list>
<pin id="435" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="436" class="1001" name="const_436">
<pin_list>
<pin id="437" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="438" class="1001" name="const_438">
<pin_list>
<pin id="439" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="440" class="1001" name="const_440">
<pin_list>
<pin id="441" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="442" class="1001" name="const_442">
<pin_list>
<pin id="443" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="444" class="1001" name="const_444">
<pin_list>
<pin id="445" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="446" class="1001" name="const_446">
<pin_list>
<pin id="447" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="448" class="1001" name="const_448">
<pin_list>
<pin id="449" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="450" class="1001" name="const_450">
<pin_list>
<pin id="451" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="452" class="1001" name="const_452">
<pin_list>
<pin id="453" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="454" class="1001" name="const_454">
<pin_list>
<pin id="455" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="456" class="1001" name="const_456">
<pin_list>
<pin id="457" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="458" class="1001" name="const_458">
<pin_list>
<pin id="459" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="460" class="1001" name="const_460">
<pin_list>
<pin id="461" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="462" class="1001" name="const_462">
<pin_list>
<pin id="463" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="464" class="1001" name="const_464">
<pin_list>
<pin id="465" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="466" class="1001" name="const_466">
<pin_list>
<pin id="467" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="468" class="1001" name="const_468">
<pin_list>
<pin id="469" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="470" class="1001" name="const_470">
<pin_list>
<pin id="471" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_56"/></StgValue>
</bind>
</comp>

<comp id="472" class="1001" name="const_472">
<pin_list>
<pin id="473" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="474" class="1001" name="const_474">
<pin_list>
<pin id="475" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="476" class="1001" name="const_476">
<pin_list>
<pin id="477" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="478" class="1001" name="const_478">
<pin_list>
<pin id="479" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="480" class="1001" name="const_480">
<pin_list>
<pin id="481" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="482" class="1001" name="const_482">
<pin_list>
<pin id="483" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="484" class="1001" name="const_484">
<pin_list>
<pin id="485" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="486" class="1001" name="const_486">
<pin_list>
<pin id="487" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="488" class="1001" name="const_488">
<pin_list>
<pin id="489" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="490" class="1001" name="const_490">
<pin_list>
<pin id="491" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="492" class="1001" name="const_492">
<pin_list>
<pin id="493" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="494" class="1001" name="const_494">
<pin_list>
<pin id="495" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="feature_data_stream_str"/></StgValue>
</bind>
</comp>

<comp id="496" class="1001" name="const_496">
<pin_list>
<pin id="497" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_addr_stream_str"/></StgValue>
</bind>
</comp>

<comp id="498" class="1001" name="const_498">
<pin_list>
<pin id="499" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_pipeline_streams_8_str"/></StgValue>
</bind>
</comp>

<comp id="500" class="1001" name="const_500">
<pin_list>
<pin id="501" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_morton_list_OC_channel_str"/></StgValue>
</bind>
</comp>

<comp id="502" class="1001" name="const_502">
<pin_list>
<pin id="503" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_proc"/></StgValue>
</bind>
</comp>

<comp id="504" class="1001" name="const_504">
<pin_list>
<pin id="505" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_morton_list_str"/></StgValue>
</bind>
</comp>

<comp id="506" class="1004" name="pruned_voxel_count_0_reload_loc_c1_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pruned_voxel_count_0_reload_loc_c1/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="pruned_voxel_count_0_reload_loc_c_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pruned_voxel_count_0_reload_loc_c/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="pruned_feature_dram_read_c_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pruned_feature_dram_read_c/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="final_output_full_cubic_c_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_output_full_cubic_c/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="initial_processed_voxels_out_tmp_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="initial_processed_voxels_out_tmp/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_loc_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="wide_trip_count_loc_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wide_trip_count_loc/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="pruned_voxel_count_0_loc_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pruned_voxel_count_0_loc/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="feature_data_stream_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="1" index="1" bw="1085" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feature_data_stream/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="write_addr_stream_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_addr_stream/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="layer_pipeline_streams_8_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="1" index="1" bw="1085" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="layer_pipeline_streams_8/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="current_morton_list_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_morton_list/1 "/>
</bind>
</comp>

<comp id="554" class="1004" name="pruned_feature_dram_read_read_read_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="64" slack="0"/>
<pin id="556" dir="0" index="1" bw="64" slack="0"/>
<pin id="557" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pruned_feature_dram_read_read/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="fc2_bias_read_read_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="64" slack="0"/>
<pin id="563" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_bias_read/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="fc1_bias_read_read_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="64" slack="0"/>
<pin id="568" dir="0" index="1" bw="64" slack="0"/>
<pin id="569" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_bias_read/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="conv6_bias_read_read_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="0"/>
<pin id="574" dir="0" index="1" bw="64" slack="0"/>
<pin id="575" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv6_bias_read/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="conv5_bias_read_read_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="0"/>
<pin id="581" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv5_bias_read/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="conv4_bias_read_read_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="0" index="1" bw="64" slack="0"/>
<pin id="587" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv4_bias_read/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="conv3_bias_read_read_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_bias_read/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="conv2_bias_read_read_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="0"/>
<pin id="599" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_bias_read/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="conv1_bias_read_read_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_bias_read/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="fc2_weights_read_read_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="64" slack="0"/>
<pin id="611" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc2_weights_read/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="fc1_weights_read_read_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="0"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fc1_weights_read/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="conv6_weights_read_read_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="0"/>
<pin id="623" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv6_weights_read/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="conv5_weights_read_read_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="0"/>
<pin id="629" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv5_weights_read/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="conv4_weights_read_read_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv4_weights_read/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="conv3_weights_read_read_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="0" index="1" bw="64" slack="0"/>
<pin id="641" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="conv2_weights_read_read_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="conv1_weights_read_read_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv1_weights_read/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="final_output_full_cubic_read_read_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="0"/>
<pin id="658" dir="0" index="1" bw="64" slack="0"/>
<pin id="659" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="final_output_full_cubic_read/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="grp_pipeline_bitmap_stage_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="0" slack="0"/>
<pin id="664" dir="0" index="1" bw="1085" slack="0"/>
<pin id="665" dir="0" index="2" bw="1085" slack="0"/>
<pin id="666" dir="0" index="3" bw="60" slack="0"/>
<pin id="667" dir="0" index="4" bw="512" slack="0"/>
<pin id="668" dir="0" index="5" bw="512" slack="0"/>
<pin id="669" dir="0" index="6" bw="512" slack="0"/>
<pin id="670" dir="0" index="7" bw="512" slack="0"/>
<pin id="671" dir="0" index="8" bw="160" slack="0"/>
<pin id="672" dir="0" index="9" bw="1" slack="0"/>
<pin id="673" dir="0" index="10" bw="32" slack="0"/>
<pin id="674" dir="0" index="11" bw="10" slack="0"/>
<pin id="675" dir="0" index="12" bw="32" slack="0"/>
<pin id="676" dir="0" index="13" bw="32" slack="0"/>
<pin id="677" dir="0" index="14" bw="32" slack="0"/>
<pin id="678" dir="0" index="15" bw="1" slack="0"/>
<pin id="679" dir="0" index="16" bw="1" slack="0"/>
<pin id="680" dir="0" index="17" bw="1" slack="0"/>
<pin id="681" dir="0" index="18" bw="1" slack="0"/>
<pin id="682" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/1 "/>
</bind>
</comp>

<comp id="700" class="1004" name="call_ln214_entry_proc_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="0" slack="0"/>
<pin id="702" dir="0" index="1" bw="64" slack="0"/>
<pin id="703" dir="0" index="2" bw="64" slack="1"/>
<pin id="704" dir="0" index="3" bw="64" slack="0"/>
<pin id="705" dir="0" index="4" bw="64" slack="1"/>
<pin id="706" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="grp_Loop_VITIS_LOOP_131_1_proc_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="0" slack="0"/>
<pin id="712" dir="0" index="1" bw="64" slack="2"/>
<pin id="713" dir="0" index="2" bw="1085" slack="2"/>
<pin id="714" dir="0" index="3" bw="60" slack="2"/>
<pin id="715" dir="0" index="4" bw="32" slack="0"/>
<pin id="716" dir="0" index="5" bw="32" slack="2"/>
<pin id="717" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="grp_Block_entry_proc_24_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="0" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="4"/>
<pin id="723" dir="0" index="2" bw="32" slack="4"/>
<pin id="724" dir="0" index="3" bw="34" slack="4"/>
<pin id="725" dir="0" index="4" bw="32" slack="4"/>
<pin id="726" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="grp_Loop_VITIS_LOOP_209_5_proc_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="0" slack="0"/>
<pin id="730" dir="0" index="1" bw="32" slack="6"/>
<pin id="731" dir="0" index="2" bw="9" slack="6"/>
<pin id="732" dir="0" index="3" bw="32" slack="6"/>
<pin id="733" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln209/7 "/>
</bind>
</comp>

<comp id="735" class="1004" name="grp_Block_entry_proc_25_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="0" slack="0"/>
<pin id="737" dir="0" index="1" bw="64" slack="7"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="0" index="3" bw="34" slack="8"/>
<pin id="740" dir="0" index="4" bw="32" slack="8"/>
<pin id="741" dir="0" index="5" bw="32" slack="8"/>
<pin id="742" dir="0" index="6" bw="9" slack="8"/>
<pin id="743" dir="0" index="7" bw="1085" slack="8"/>
<pin id="744" dir="0" index="8" bw="32" slack="0"/>
<pin id="745" dir="0" index="9" bw="64" slack="7"/>
<pin id="746" dir="0" index="10" bw="32" slack="0"/>
<pin id="747" dir="0" index="11" bw="64" slack="7"/>
<pin id="748" dir="0" index="12" bw="32" slack="0"/>
<pin id="749" dir="0" index="13" bw="64" slack="7"/>
<pin id="750" dir="0" index="14" bw="32" slack="0"/>
<pin id="751" dir="0" index="15" bw="64" slack="7"/>
<pin id="752" dir="0" index="16" bw="32" slack="0"/>
<pin id="753" dir="0" index="17" bw="64" slack="7"/>
<pin id="754" dir="0" index="18" bw="32" slack="0"/>
<pin id="755" dir="0" index="19" bw="64" slack="7"/>
<pin id="756" dir="0" index="20" bw="32" slack="0"/>
<pin id="757" dir="0" index="21" bw="64" slack="7"/>
<pin id="758" dir="0" index="22" bw="32" slack="0"/>
<pin id="759" dir="0" index="23" bw="64" slack="7"/>
<pin id="760" dir="0" index="24" bw="32" slack="0"/>
<pin id="761" dir="0" index="25" bw="64" slack="7"/>
<pin id="762" dir="0" index="26" bw="32" slack="0"/>
<pin id="763" dir="0" index="27" bw="64" slack="7"/>
<pin id="764" dir="0" index="28" bw="32" slack="0"/>
<pin id="765" dir="0" index="29" bw="64" slack="7"/>
<pin id="766" dir="0" index="30" bw="32" slack="0"/>
<pin id="767" dir="0" index="31" bw="64" slack="7"/>
<pin id="768" dir="0" index="32" bw="32" slack="0"/>
<pin id="769" dir="0" index="33" bw="64" slack="7"/>
<pin id="770" dir="0" index="34" bw="32" slack="0"/>
<pin id="771" dir="0" index="35" bw="64" slack="7"/>
<pin id="772" dir="0" index="36" bw="32" slack="0"/>
<pin id="773" dir="0" index="37" bw="64" slack="7"/>
<pin id="774" dir="0" index="38" bw="32" slack="0"/>
<pin id="775" dir="0" index="39" bw="64" slack="7"/>
<pin id="776" dir="0" index="40" bw="1" slack="0"/>
<pin id="777" dir="0" index="41" bw="32" slack="0"/>
<pin id="778" dir="0" index="42" bw="32" slack="0"/>
<pin id="779" dir="0" index="43" bw="32" slack="0"/>
<pin id="780" dir="0" index="44" bw="32" slack="0"/>
<pin id="781" dir="0" index="45" bw="32" slack="0"/>
<pin id="782" dir="0" index="46" bw="32" slack="0"/>
<pin id="783" dir="0" index="47" bw="32" slack="0"/>
<pin id="784" dir="0" index="48" bw="32" slack="0"/>
<pin id="785" dir="0" index="49" bw="32" slack="0"/>
<pin id="786" dir="0" index="50" bw="32" slack="0"/>
<pin id="787" dir="0" index="51" bw="32" slack="0"/>
<pin id="788" dir="0" index="52" bw="32" slack="0"/>
<pin id="789" dir="0" index="53" bw="32" slack="0"/>
<pin id="790" dir="0" index="54" bw="32" slack="0"/>
<pin id="791" dir="0" index="55" bw="32" slack="0"/>
<pin id="792" dir="0" index="56" bw="32" slack="0"/>
<pin id="793" dir="0" index="57" bw="32" slack="0"/>
<pin id="794" dir="0" index="58" bw="32" slack="0"/>
<pin id="795" dir="0" index="59" bw="32" slack="0"/>
<pin id="796" dir="0" index="60" bw="32" slack="0"/>
<pin id="797" dir="0" index="61" bw="32" slack="0"/>
<pin id="798" dir="0" index="62" bw="32" slack="0"/>
<pin id="799" dir="0" index="63" bw="32" slack="0"/>
<pin id="800" dir="0" index="64" bw="32" slack="0"/>
<pin id="801" dir="0" index="65" bw="32" slack="0"/>
<pin id="802" dir="0" index="66" bw="32" slack="0"/>
<pin id="803" dir="0" index="67" bw="32" slack="0"/>
<pin id="804" dir="0" index="68" bw="32" slack="0"/>
<pin id="805" dir="0" index="69" bw="32" slack="0"/>
<pin id="806" dir="0" index="70" bw="32" slack="0"/>
<pin id="807" dir="0" index="71" bw="32" slack="0"/>
<pin id="808" dir="0" index="72" bw="32" slack="0"/>
<pin id="809" dir="0" index="73" bw="1" slack="0"/>
<pin id="810" dir="0" index="74" bw="1" slack="0"/>
<pin id="811" dir="0" index="75" bw="1" slack="0"/>
<pin id="812" dir="0" index="76" bw="1" slack="0"/>
<pin id="813" dir="0" index="77" bw="1" slack="0"/>
<pin id="814" dir="0" index="78" bw="1" slack="0"/>
<pin id="815" dir="0" index="79" bw="1" slack="0"/>
<pin id="816" dir="0" index="80" bw="1" slack="0"/>
<pin id="817" dir="0" index="81" bw="1" slack="0"/>
<pin id="818" dir="0" index="82" bw="1" slack="0"/>
<pin id="819" dir="0" index="83" bw="1" slack="0"/>
<pin id="820" dir="0" index="84" bw="1" slack="0"/>
<pin id="821" dir="0" index="85" bw="1" slack="0"/>
<pin id="822" dir="0" index="86" bw="1" slack="0"/>
<pin id="823" dir="0" index="87" bw="1" slack="0"/>
<pin id="824" dir="0" index="88" bw="1" slack="0"/>
<pin id="825" dir="0" index="89" bw="1" slack="0"/>
<pin id="826" dir="0" index="90" bw="1" slack="0"/>
<pin id="827" dir="0" index="91" bw="1" slack="0"/>
<pin id="828" dir="0" index="92" bw="1" slack="0"/>
<pin id="829" dir="0" index="93" bw="1" slack="0"/>
<pin id="830" dir="0" index="94" bw="1" slack="0"/>
<pin id="831" dir="0" index="95" bw="1" slack="0"/>
<pin id="832" dir="0" index="96" bw="1" slack="0"/>
<pin id="833" dir="0" index="97" bw="1" slack="0"/>
<pin id="834" dir="0" index="98" bw="1" slack="0"/>
<pin id="835" dir="0" index="99" bw="1" slack="0"/>
<pin id="836" dir="0" index="100" bw="1" slack="0"/>
<pin id="837" dir="0" index="101" bw="1" slack="0"/>
<pin id="838" dir="0" index="102" bw="1" slack="0"/>
<pin id="839" dir="0" index="103" bw="1" slack="0"/>
<pin id="840" dir="0" index="104" bw="1" slack="0"/>
<pin id="841" dir="0" index="105" bw="1" slack="0"/>
<pin id="842" dir="0" index="106" bw="1" slack="0"/>
<pin id="843" dir="0" index="107" bw="1" slack="0"/>
<pin id="844" dir="0" index="108" bw="1" slack="0"/>
<pin id="845" dir="0" index="109" bw="1" slack="0"/>
<pin id="846" dir="0" index="110" bw="1" slack="0"/>
<pin id="847" dir="0" index="111" bw="1" slack="0"/>
<pin id="848" dir="0" index="112" bw="1" slack="0"/>
<pin id="849" dir="0" index="113" bw="1" slack="0"/>
<pin id="850" dir="0" index="114" bw="1" slack="0"/>
<pin id="851" dir="0" index="115" bw="1" slack="0"/>
<pin id="852" dir="0" index="116" bw="1" slack="0"/>
<pin id="853" dir="0" index="117" bw="1" slack="0"/>
<pin id="854" dir="0" index="118" bw="1" slack="0"/>
<pin id="855" dir="0" index="119" bw="1" slack="0"/>
<pin id="856" dir="0" index="120" bw="1" slack="0"/>
<pin id="857" dir="0" index="121" bw="1" slack="0"/>
<pin id="858" dir="0" index="122" bw="1" slack="0"/>
<pin id="859" dir="0" index="123" bw="1" slack="0"/>
<pin id="860" dir="0" index="124" bw="1" slack="0"/>
<pin id="861" dir="0" index="125" bw="1" slack="0"/>
<pin id="862" dir="0" index="126" bw="1" slack="0"/>
<pin id="863" dir="0" index="127" bw="1" slack="0"/>
<pin id="864" dir="0" index="128" bw="1" slack="0"/>
<pin id="865" dir="0" index="129" bw="1" slack="0"/>
<pin id="866" dir="0" index="130" bw="1" slack="0"/>
<pin id="867" dir="0" index="131" bw="1" slack="0"/>
<pin id="868" dir="0" index="132" bw="1" slack="0"/>
<pin id="869" dir="0" index="133" bw="1" slack="0"/>
<pin id="870" dir="0" index="134" bw="1" slack="0"/>
<pin id="871" dir="0" index="135" bw="1" slack="0"/>
<pin id="872" dir="0" index="136" bw="1" slack="0"/>
<pin id="873" dir="1" index="137" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln222/9 "/>
</bind>
</comp>

<comp id="989" class="1004" name="grp_ocnn6_final_layer_output_reconstruction_streaming_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="0" slack="0"/>
<pin id="991" dir="0" index="1" bw="1085" slack="10"/>
<pin id="992" dir="0" index="2" bw="32" slack="0"/>
<pin id="993" dir="0" index="3" bw="64" slack="10"/>
<pin id="994" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln272/11 "/>
</bind>
</comp>

<comp id="997" class="1004" name="call_ln111_Block_entry_proc_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="0" slack="0"/>
<pin id="999" dir="0" index="1" bw="1" slack="11"/>
<pin id="1000" dir="0" index="2" bw="32" slack="0"/>
<pin id="1001" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln111/12 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="pruned_voxel_count_0_reload_loc_c1_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="4"/>
<pin id="1006" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="pruned_voxel_count_0_reload_loc_c1 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="pruned_voxel_count_0_reload_loc_c_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="6"/>
<pin id="1012" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="pruned_voxel_count_0_reload_loc_c "/>
</bind>
</comp>

<comp id="1016" class="1005" name="pruned_feature_dram_read_c_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="64" slack="1"/>
<pin id="1018" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="pruned_feature_dram_read_c "/>
</bind>
</comp>

<comp id="1022" class="1005" name="final_output_full_cubic_c_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="1"/>
<pin id="1024" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="final_output_full_cubic_c "/>
</bind>
</comp>

<comp id="1028" class="1005" name="initial_processed_voxels_out_tmp_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="11"/>
<pin id="1030" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="initial_processed_voxels_out_tmp "/>
</bind>
</comp>

<comp id="1033" class="1005" name="p_loc_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="34" slack="4"/>
<pin id="1035" dir="1" index="1" bw="34" slack="4"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="1039" class="1005" name="wide_trip_count_loc_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="4"/>
<pin id="1041" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="wide_trip_count_loc "/>
</bind>
</comp>

<comp id="1045" class="1005" name="pruned_voxel_count_0_loc_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="2"/>
<pin id="1047" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pruned_voxel_count_0_loc "/>
</bind>
</comp>

<comp id="1051" class="1005" name="feature_data_stream_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1085" slack="0"/>
<pin id="1053" dir="1" index="1" bw="1085" slack="0"/>
</pin_list>
<bind>
<opset="feature_data_stream "/>
</bind>
</comp>

<comp id="1057" class="1005" name="write_addr_stream_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="60" slack="0"/>
<pin id="1059" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="write_addr_stream "/>
</bind>
</comp>

<comp id="1063" class="1005" name="layer_pipeline_streams_8_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1085" slack="8"/>
<pin id="1065" dir="1" index="1" bw="1085" slack="8"/>
</pin_list>
<bind>
<opset="layer_pipeline_streams_8 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="current_morton_list_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="9" slack="6"/>
<pin id="1071" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="current_morton_list "/>
</bind>
</comp>

<comp id="1075" class="1005" name="pruned_feature_dram_read_read_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="64" slack="7"/>
<pin id="1077" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="pruned_feature_dram_read_read "/>
</bind>
</comp>

<comp id="1080" class="1005" name="fc2_bias_read_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="64" slack="7"/>
<pin id="1082" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fc2_bias_read "/>
</bind>
</comp>

<comp id="1085" class="1005" name="fc1_bias_read_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="64" slack="7"/>
<pin id="1087" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fc1_bias_read "/>
</bind>
</comp>

<comp id="1090" class="1005" name="conv6_bias_read_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="64" slack="7"/>
<pin id="1092" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv6_bias_read "/>
</bind>
</comp>

<comp id="1095" class="1005" name="conv5_bias_read_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="64" slack="7"/>
<pin id="1097" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv5_bias_read "/>
</bind>
</comp>

<comp id="1100" class="1005" name="conv4_bias_read_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="64" slack="7"/>
<pin id="1102" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv4_bias_read "/>
</bind>
</comp>

<comp id="1105" class="1005" name="conv3_bias_read_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="64" slack="7"/>
<pin id="1107" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv3_bias_read "/>
</bind>
</comp>

<comp id="1110" class="1005" name="conv2_bias_read_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="64" slack="7"/>
<pin id="1112" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv2_bias_read "/>
</bind>
</comp>

<comp id="1115" class="1005" name="conv1_bias_read_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="64" slack="7"/>
<pin id="1117" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv1_bias_read "/>
</bind>
</comp>

<comp id="1120" class="1005" name="fc2_weights_read_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="7"/>
<pin id="1122" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fc2_weights_read "/>
</bind>
</comp>

<comp id="1125" class="1005" name="fc1_weights_read_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="64" slack="7"/>
<pin id="1127" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="fc1_weights_read "/>
</bind>
</comp>

<comp id="1130" class="1005" name="conv6_weights_read_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="64" slack="7"/>
<pin id="1132" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv6_weights_read "/>
</bind>
</comp>

<comp id="1135" class="1005" name="conv5_weights_read_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="64" slack="7"/>
<pin id="1137" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv5_weights_read "/>
</bind>
</comp>

<comp id="1140" class="1005" name="conv4_weights_read_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="64" slack="7"/>
<pin id="1142" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv4_weights_read "/>
</bind>
</comp>

<comp id="1145" class="1005" name="conv3_weights_read_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="64" slack="7"/>
<pin id="1147" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="1150" class="1005" name="conv2_weights_read_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="64" slack="7"/>
<pin id="1152" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="1155" class="1005" name="conv1_weights_read_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="64" slack="7"/>
<pin id="1157" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="conv1_weights_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="509"><net_src comp="304" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="304" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="304" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="304" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="304" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="304" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="304" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="304" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="304" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="304" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="304" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="304" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="308" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="74" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="308" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="72" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="308" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="308" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="68" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="308" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="66" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="308" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="64" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="308" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="62" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="308" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="60" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="308" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="58" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="308" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="56" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="308" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="624"><net_src comp="308" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="52" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="308" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="50" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="308" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="48" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="308" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="46" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="308" pin="0"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="44" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="308" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="42" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="308" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="40" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="683"><net_src comp="306" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="684"><net_src comp="38" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="685"><net_src comp="78" pin="0"/><net_sink comp="662" pin=4"/></net>

<net id="686"><net_src comp="80" pin="0"/><net_sink comp="662" pin=5"/></net>

<net id="687"><net_src comp="82" pin="0"/><net_sink comp="662" pin=6"/></net>

<net id="688"><net_src comp="84" pin="0"/><net_sink comp="662" pin=7"/></net>

<net id="689"><net_src comp="86" pin="0"/><net_sink comp="662" pin=8"/></net>

<net id="690"><net_src comp="90" pin="0"/><net_sink comp="662" pin=9"/></net>

<net id="691"><net_src comp="92" pin="0"/><net_sink comp="662" pin=10"/></net>

<net id="692"><net_src comp="94" pin="0"/><net_sink comp="662" pin=11"/></net>

<net id="693"><net_src comp="96" pin="0"/><net_sink comp="662" pin=12"/></net>

<net id="694"><net_src comp="98" pin="0"/><net_sink comp="662" pin=13"/></net>

<net id="695"><net_src comp="100" pin="0"/><net_sink comp="662" pin=14"/></net>

<net id="696"><net_src comp="102" pin="0"/><net_sink comp="662" pin=15"/></net>

<net id="697"><net_src comp="104" pin="0"/><net_sink comp="662" pin=16"/></net>

<net id="698"><net_src comp="106" pin="0"/><net_sink comp="662" pin=17"/></net>

<net id="699"><net_src comp="108" pin="0"/><net_sink comp="662" pin=18"/></net>

<net id="707"><net_src comp="310" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="708"><net_src comp="656" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="554" pin="2"/><net_sink comp="700" pin=3"/></net>

<net id="718"><net_src comp="312" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="34" pin="0"/><net_sink comp="710" pin=4"/></net>

<net id="727"><net_src comp="314" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="734"><net_src comp="316" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="874"><net_src comp="318" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="875"><net_src comp="34" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="876"><net_src comp="2" pin="0"/><net_sink comp="735" pin=8"/></net>

<net id="877"><net_src comp="4" pin="0"/><net_sink comp="735" pin=10"/></net>

<net id="878"><net_src comp="6" pin="0"/><net_sink comp="735" pin=12"/></net>

<net id="879"><net_src comp="8" pin="0"/><net_sink comp="735" pin=14"/></net>

<net id="880"><net_src comp="10" pin="0"/><net_sink comp="735" pin=16"/></net>

<net id="881"><net_src comp="12" pin="0"/><net_sink comp="735" pin=18"/></net>

<net id="882"><net_src comp="14" pin="0"/><net_sink comp="735" pin=20"/></net>

<net id="883"><net_src comp="16" pin="0"/><net_sink comp="735" pin=22"/></net>

<net id="884"><net_src comp="18" pin="0"/><net_sink comp="735" pin=24"/></net>

<net id="885"><net_src comp="20" pin="0"/><net_sink comp="735" pin=26"/></net>

<net id="886"><net_src comp="22" pin="0"/><net_sink comp="735" pin=28"/></net>

<net id="887"><net_src comp="24" pin="0"/><net_sink comp="735" pin=30"/></net>

<net id="888"><net_src comp="26" pin="0"/><net_sink comp="735" pin=32"/></net>

<net id="889"><net_src comp="28" pin="0"/><net_sink comp="735" pin=34"/></net>

<net id="890"><net_src comp="30" pin="0"/><net_sink comp="735" pin=36"/></net>

<net id="891"><net_src comp="32" pin="0"/><net_sink comp="735" pin=38"/></net>

<net id="892"><net_src comp="110" pin="0"/><net_sink comp="735" pin=40"/></net>

<net id="893"><net_src comp="112" pin="0"/><net_sink comp="735" pin=41"/></net>

<net id="894"><net_src comp="114" pin="0"/><net_sink comp="735" pin=42"/></net>

<net id="895"><net_src comp="116" pin="0"/><net_sink comp="735" pin=43"/></net>

<net id="896"><net_src comp="118" pin="0"/><net_sink comp="735" pin=44"/></net>

<net id="897"><net_src comp="120" pin="0"/><net_sink comp="735" pin=45"/></net>

<net id="898"><net_src comp="122" pin="0"/><net_sink comp="735" pin=46"/></net>

<net id="899"><net_src comp="124" pin="0"/><net_sink comp="735" pin=47"/></net>

<net id="900"><net_src comp="126" pin="0"/><net_sink comp="735" pin=48"/></net>

<net id="901"><net_src comp="128" pin="0"/><net_sink comp="735" pin=49"/></net>

<net id="902"><net_src comp="130" pin="0"/><net_sink comp="735" pin=50"/></net>

<net id="903"><net_src comp="132" pin="0"/><net_sink comp="735" pin=51"/></net>

<net id="904"><net_src comp="134" pin="0"/><net_sink comp="735" pin=52"/></net>

<net id="905"><net_src comp="136" pin="0"/><net_sink comp="735" pin=53"/></net>

<net id="906"><net_src comp="138" pin="0"/><net_sink comp="735" pin=54"/></net>

<net id="907"><net_src comp="140" pin="0"/><net_sink comp="735" pin=55"/></net>

<net id="908"><net_src comp="142" pin="0"/><net_sink comp="735" pin=56"/></net>

<net id="909"><net_src comp="144" pin="0"/><net_sink comp="735" pin=57"/></net>

<net id="910"><net_src comp="146" pin="0"/><net_sink comp="735" pin=58"/></net>

<net id="911"><net_src comp="148" pin="0"/><net_sink comp="735" pin=59"/></net>

<net id="912"><net_src comp="150" pin="0"/><net_sink comp="735" pin=60"/></net>

<net id="913"><net_src comp="152" pin="0"/><net_sink comp="735" pin=61"/></net>

<net id="914"><net_src comp="154" pin="0"/><net_sink comp="735" pin=62"/></net>

<net id="915"><net_src comp="156" pin="0"/><net_sink comp="735" pin=63"/></net>

<net id="916"><net_src comp="158" pin="0"/><net_sink comp="735" pin=64"/></net>

<net id="917"><net_src comp="160" pin="0"/><net_sink comp="735" pin=65"/></net>

<net id="918"><net_src comp="162" pin="0"/><net_sink comp="735" pin=66"/></net>

<net id="919"><net_src comp="164" pin="0"/><net_sink comp="735" pin=67"/></net>

<net id="920"><net_src comp="166" pin="0"/><net_sink comp="735" pin=68"/></net>

<net id="921"><net_src comp="168" pin="0"/><net_sink comp="735" pin=69"/></net>

<net id="922"><net_src comp="170" pin="0"/><net_sink comp="735" pin=70"/></net>

<net id="923"><net_src comp="172" pin="0"/><net_sink comp="735" pin=71"/></net>

<net id="924"><net_src comp="174" pin="0"/><net_sink comp="735" pin=72"/></net>

<net id="925"><net_src comp="176" pin="0"/><net_sink comp="735" pin=73"/></net>

<net id="926"><net_src comp="178" pin="0"/><net_sink comp="735" pin=74"/></net>

<net id="927"><net_src comp="180" pin="0"/><net_sink comp="735" pin=75"/></net>

<net id="928"><net_src comp="182" pin="0"/><net_sink comp="735" pin=76"/></net>

<net id="929"><net_src comp="184" pin="0"/><net_sink comp="735" pin=77"/></net>

<net id="930"><net_src comp="186" pin="0"/><net_sink comp="735" pin=78"/></net>

<net id="931"><net_src comp="188" pin="0"/><net_sink comp="735" pin=79"/></net>

<net id="932"><net_src comp="190" pin="0"/><net_sink comp="735" pin=80"/></net>

<net id="933"><net_src comp="192" pin="0"/><net_sink comp="735" pin=81"/></net>

<net id="934"><net_src comp="194" pin="0"/><net_sink comp="735" pin=82"/></net>

<net id="935"><net_src comp="196" pin="0"/><net_sink comp="735" pin=83"/></net>

<net id="936"><net_src comp="198" pin="0"/><net_sink comp="735" pin=84"/></net>

<net id="937"><net_src comp="200" pin="0"/><net_sink comp="735" pin=85"/></net>

<net id="938"><net_src comp="202" pin="0"/><net_sink comp="735" pin=86"/></net>

<net id="939"><net_src comp="204" pin="0"/><net_sink comp="735" pin=87"/></net>

<net id="940"><net_src comp="206" pin="0"/><net_sink comp="735" pin=88"/></net>

<net id="941"><net_src comp="208" pin="0"/><net_sink comp="735" pin=89"/></net>

<net id="942"><net_src comp="210" pin="0"/><net_sink comp="735" pin=90"/></net>

<net id="943"><net_src comp="212" pin="0"/><net_sink comp="735" pin=91"/></net>

<net id="944"><net_src comp="214" pin="0"/><net_sink comp="735" pin=92"/></net>

<net id="945"><net_src comp="216" pin="0"/><net_sink comp="735" pin=93"/></net>

<net id="946"><net_src comp="218" pin="0"/><net_sink comp="735" pin=94"/></net>

<net id="947"><net_src comp="220" pin="0"/><net_sink comp="735" pin=95"/></net>

<net id="948"><net_src comp="222" pin="0"/><net_sink comp="735" pin=96"/></net>

<net id="949"><net_src comp="224" pin="0"/><net_sink comp="735" pin=97"/></net>

<net id="950"><net_src comp="226" pin="0"/><net_sink comp="735" pin=98"/></net>

<net id="951"><net_src comp="228" pin="0"/><net_sink comp="735" pin=99"/></net>

<net id="952"><net_src comp="230" pin="0"/><net_sink comp="735" pin=100"/></net>

<net id="953"><net_src comp="232" pin="0"/><net_sink comp="735" pin=101"/></net>

<net id="954"><net_src comp="234" pin="0"/><net_sink comp="735" pin=102"/></net>

<net id="955"><net_src comp="236" pin="0"/><net_sink comp="735" pin=103"/></net>

<net id="956"><net_src comp="238" pin="0"/><net_sink comp="735" pin=104"/></net>

<net id="957"><net_src comp="240" pin="0"/><net_sink comp="735" pin=105"/></net>

<net id="958"><net_src comp="242" pin="0"/><net_sink comp="735" pin=106"/></net>

<net id="959"><net_src comp="244" pin="0"/><net_sink comp="735" pin=107"/></net>

<net id="960"><net_src comp="246" pin="0"/><net_sink comp="735" pin=108"/></net>

<net id="961"><net_src comp="248" pin="0"/><net_sink comp="735" pin=109"/></net>

<net id="962"><net_src comp="250" pin="0"/><net_sink comp="735" pin=110"/></net>

<net id="963"><net_src comp="252" pin="0"/><net_sink comp="735" pin=111"/></net>

<net id="964"><net_src comp="254" pin="0"/><net_sink comp="735" pin=112"/></net>

<net id="965"><net_src comp="256" pin="0"/><net_sink comp="735" pin=113"/></net>

<net id="966"><net_src comp="258" pin="0"/><net_sink comp="735" pin=114"/></net>

<net id="967"><net_src comp="260" pin="0"/><net_sink comp="735" pin=115"/></net>

<net id="968"><net_src comp="262" pin="0"/><net_sink comp="735" pin=116"/></net>

<net id="969"><net_src comp="264" pin="0"/><net_sink comp="735" pin=117"/></net>

<net id="970"><net_src comp="266" pin="0"/><net_sink comp="735" pin=118"/></net>

<net id="971"><net_src comp="268" pin="0"/><net_sink comp="735" pin=119"/></net>

<net id="972"><net_src comp="270" pin="0"/><net_sink comp="735" pin=120"/></net>

<net id="973"><net_src comp="272" pin="0"/><net_sink comp="735" pin=121"/></net>

<net id="974"><net_src comp="274" pin="0"/><net_sink comp="735" pin=122"/></net>

<net id="975"><net_src comp="276" pin="0"/><net_sink comp="735" pin=123"/></net>

<net id="976"><net_src comp="278" pin="0"/><net_sink comp="735" pin=124"/></net>

<net id="977"><net_src comp="280" pin="0"/><net_sink comp="735" pin=125"/></net>

<net id="978"><net_src comp="282" pin="0"/><net_sink comp="735" pin=126"/></net>

<net id="979"><net_src comp="284" pin="0"/><net_sink comp="735" pin=127"/></net>

<net id="980"><net_src comp="286" pin="0"/><net_sink comp="735" pin=128"/></net>

<net id="981"><net_src comp="288" pin="0"/><net_sink comp="735" pin=129"/></net>

<net id="982"><net_src comp="290" pin="0"/><net_sink comp="735" pin=130"/></net>

<net id="983"><net_src comp="292" pin="0"/><net_sink comp="735" pin=131"/></net>

<net id="984"><net_src comp="294" pin="0"/><net_sink comp="735" pin=132"/></net>

<net id="985"><net_src comp="296" pin="0"/><net_sink comp="735" pin=133"/></net>

<net id="986"><net_src comp="298" pin="0"/><net_sink comp="735" pin=134"/></net>

<net id="987"><net_src comp="300" pin="0"/><net_sink comp="735" pin=135"/></net>

<net id="988"><net_src comp="302" pin="0"/><net_sink comp="735" pin=136"/></net>

<net id="995"><net_src comp="320" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="0" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1002"><net_src comp="502" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="88" pin="0"/><net_sink comp="997" pin=2"/></net>

<net id="1007"><net_src comp="506" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="720" pin=4"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="1013"><net_src comp="510" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="728" pin=3"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="735" pin=5"/></net>

<net id="1019"><net_src comp="514" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="700" pin=4"/></net>

<net id="1021"><net_src comp="1016" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1025"><net_src comp="518" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="700" pin=2"/></net>

<net id="1027"><net_src comp="1022" pin="1"/><net_sink comp="989" pin=3"/></net>

<net id="1031"><net_src comp="522" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1036"><net_src comp="526" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="720" pin=3"/></net>

<net id="1038"><net_src comp="1033" pin="1"/><net_sink comp="735" pin=3"/></net>

<net id="1042"><net_src comp="530" pin="1"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1044"><net_src comp="1039" pin="1"/><net_sink comp="735" pin=4"/></net>

<net id="1048"><net_src comp="534" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="710" pin=5"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1054"><net_src comp="538" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="1060"><net_src comp="542" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="662" pin=3"/></net>

<net id="1062"><net_src comp="1057" pin="1"/><net_sink comp="710" pin=3"/></net>

<net id="1066"><net_src comp="546" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="735" pin=7"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1072"><net_src comp="550" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="1074"><net_src comp="1069" pin="1"/><net_sink comp="735" pin=6"/></net>

<net id="1078"><net_src comp="554" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="735" pin=1"/></net>

<net id="1083"><net_src comp="560" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="735" pin=39"/></net>

<net id="1088"><net_src comp="566" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="735" pin=37"/></net>

<net id="1093"><net_src comp="572" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="735" pin=35"/></net>

<net id="1098"><net_src comp="578" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="735" pin=33"/></net>

<net id="1103"><net_src comp="584" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="735" pin=31"/></net>

<net id="1108"><net_src comp="590" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="735" pin=29"/></net>

<net id="1113"><net_src comp="596" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="735" pin=27"/></net>

<net id="1118"><net_src comp="602" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="735" pin=25"/></net>

<net id="1123"><net_src comp="608" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="735" pin=23"/></net>

<net id="1128"><net_src comp="614" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="735" pin=21"/></net>

<net id="1133"><net_src comp="620" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="735" pin=19"/></net>

<net id="1138"><net_src comp="626" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="735" pin=17"/></net>

<net id="1143"><net_src comp="632" pin="2"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="735" pin=15"/></net>

<net id="1148"><net_src comp="638" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="735" pin=13"/></net>

<net id="1153"><net_src comp="644" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="735" pin=11"/></net>

<net id="1158"><net_src comp="650" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="735" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_output | {11 12 }
	Port: gmem_read | {3 4 }
	Port: L3_bitmap | {1 2 }
	Port: L2_bitmap | {1 2 }
	Port: L1_bitmap | {1 2 }
	Port: L0_bitmap | {1 2 }
	Port: bitmap_info | {1 2 }
	Port: total_processed_voxels | {12 }
	Port: initialized | {1 2 }
	Port: l2_write_pos | {1 2 }
	Port: voxel_count | {1 2 }
	Port: retained_block_count | {1 2 }
	Port: l0_write_pos | {1 2 }
	Port: l1_write_pos | {1 2 }
	Port: streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2 | {1 2 }
	Port: streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1 | {1 2 }
	Port: streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap | {1 2 }
	Port: l2_temp_buffer | {1 2 }
	Port: engine_initialized | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 | {9 10 }
	Port: ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a | {9 10 }
 - Input state : 
	Port: ocnn6_net_8_layer_pipeline : gmem_weights1 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights2 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights3 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights4 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights5 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights6 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights7 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_weights8 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias1 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias2 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias3 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias4 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias5 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias6 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias7 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_bias8 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : gmem_read | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : input_voxel_stream | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : final_output_full_cubic | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv1_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv2_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv3_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv4_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv5_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv6_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : fc1_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : fc2_weights | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv1_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv2_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv3_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv4_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv5_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : conv6_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : fc1_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : fc2_bias | {2 }
	Port: ocnn6_net_8_layer_pipeline : pruned_feature_dram_read | {2 }
	Port: ocnn6_net_8_layer_pipeline : L3_bitmap | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : L2_bitmap | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : L1_bitmap | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : L0_bitmap | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : initialized | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : l2_write_pos | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : voxel_count | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : retained_block_count | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : l0_write_pos | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : l1_write_pos | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2 | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1 | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : l2_temp_buffer | {1 2 }
	Port: ocnn6_net_8_layer_pipeline : engine_initialized | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66 | {9 10 }
	Port: ocnn6_net_8_layer_pipeline : ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65 | {9 10 }
  - Chain level:
	State 1
		call_ln108 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |               grp_pipeline_bitmap_stage_fu_662               |    0    | 6.53033 |  18701  |  27247  |
|          |                 call_ln214_entry_proc_fu_700                 |    0    |    0    |    0    |    0    |
|          |             grp_Loop_VITIS_LOOP_131_1_proc_fu_710            |    0    |  0.387  |   226   |   149   |
|   call   |                grp_Block_entry_proc_24_fu_720                |    0    |    0    |    32   |    41   |
|          |             grp_Loop_VITIS_LOOP_209_5_proc_fu_728            |    0    |    0    |    29   |    74   |
|          |                grp_Block_entry_proc_25_fu_735                |   608   | 1122.57 |  586328 |  163091 |
|          | grp_ocnn6_final_layer_output_reconstruction_streaming_fu_989 |    0    |  0.774  |   1210  |   205   |
|          |              call_ln111_Block_entry_proc_fu_997              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|          |           pruned_feature_dram_read_read_read_fu_554          |    0    |    0    |    0    |    0    |
|          |                   fc2_bias_read_read_fu_560                  |    0    |    0    |    0    |    0    |
|          |                   fc1_bias_read_read_fu_566                  |    0    |    0    |    0    |    0    |
|          |                  conv6_bias_read_read_fu_572                 |    0    |    0    |    0    |    0    |
|          |                  conv5_bias_read_read_fu_578                 |    0    |    0    |    0    |    0    |
|          |                  conv4_bias_read_read_fu_584                 |    0    |    0    |    0    |    0    |
|          |                  conv3_bias_read_read_fu_590                 |    0    |    0    |    0    |    0    |
|          |                  conv2_bias_read_read_fu_596                 |    0    |    0    |    0    |    0    |
|   read   |                  conv1_bias_read_read_fu_602                 |    0    |    0    |    0    |    0    |
|          |                 fc2_weights_read_read_fu_608                 |    0    |    0    |    0    |    0    |
|          |                 fc1_weights_read_read_fu_614                 |    0    |    0    |    0    |    0    |
|          |                conv6_weights_read_read_fu_620                |    0    |    0    |    0    |    0    |
|          |                conv5_weights_read_read_fu_626                |    0    |    0    |    0    |    0    |
|          |                conv4_weights_read_read_fu_632                |    0    |    0    |    0    |    0    |
|          |                conv3_weights_read_read_fu_638                |    0    |    0    |    0    |    0    |
|          |                conv2_weights_read_read_fu_644                |    0    |    0    |    0    |    0    |
|          |                conv1_weights_read_read_fu_650                |    0    |    0    |    0    |    0    |
|          |           final_output_full_cubic_read_read_fu_656           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                              |   608   | 1130.26 |  606526 |  190807 |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                             |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------------------------------------------------------------------+--------+--------+--------+--------+
|                                l2_temp_buffer                               |    0   |    2   |    3   |    0   |
|  ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a |    0   |    2   |    3   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19|    0   |    2   |    3   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29|    0   |    2   |    3   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39|    0   |    2   |    3   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49|    0   |    2   |    3   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59|    0   |    2   |    3   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69|    1   |    0   |    0   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79|    1   |    0   |    0   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89|    1   |    0   |    0   |    0   |
| ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9|    0   |    2   |    3   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94|    1   |    0   |    0   |    0   |
|ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95|    1   |    0   |    0   |    0   |
|  streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap |    1   |    0   |    0   |    -   |
| streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1|    1   |    0   |    0   |    -   |
| streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2|    1   |    0   |    0   |    -   |
+-----------------------------------------------------------------------------+--------+--------+--------+--------+
|                                    Total                                    |   35   |   130  |   195  |    0   |
+-----------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|          conv1_bias_read_reg_1115         |   64   |
|        conv1_weights_read_reg_1155        |   64   |
|          conv2_bias_read_reg_1110         |   64   |
|        conv2_weights_read_reg_1150        |   64   |
|          conv3_bias_read_reg_1105         |   64   |
|        conv3_weights_read_reg_1145        |   64   |
|          conv4_bias_read_reg_1100         |   64   |
|        conv4_weights_read_reg_1140        |   64   |
|          conv5_bias_read_reg_1095         |   64   |
|        conv5_weights_read_reg_1135        |   64   |
|          conv6_bias_read_reg_1090         |   64   |
|        conv6_weights_read_reg_1130        |   64   |
|        current_morton_list_reg_1069       |    9   |
|           fc1_bias_read_reg_1085          |   64   |
|         fc1_weights_read_reg_1125         |   64   |
|           fc2_bias_read_reg_1080          |   64   |
|         fc2_weights_read_reg_1120         |   64   |
|        feature_data_stream_reg_1051       |  1085  |
|     final_output_full_cubic_c_reg_1022    |   64   |
| initial_processed_voxels_out_tmp_reg_1028 |    1   |
|     layer_pipeline_streams_8_reg_1063     |  1085  |
|               p_loc_reg_1033              |   34   |
|    pruned_feature_dram_read_c_reg_1016    |   64   |
|   pruned_feature_dram_read_read_reg_1075  |   64   |
|     pruned_voxel_count_0_loc_reg_1045     |   32   |
|pruned_voxel_count_0_reload_loc_c1_reg_1004|   32   |
| pruned_voxel_count_0_reload_loc_c_reg_1010|   32   |
|        wide_trip_count_loc_reg_1039       |   32   |
|         write_addr_stream_reg_1057        |   60   |
+-------------------------------------------+--------+
|                   Total                   |  3618  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   608  |  1130  | 606526 | 190807 |    -   |
|   Memory  |   35   |    -   |    -   |   130  |   195  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  3618  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   35   |   608  |  1130  | 610274 | 191002 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
