# After Instruction Selection:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	JALRPseudo %vreg5<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...; GPR32:%vreg5
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Expand ISel Pseudo-instructions:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	JALRPseudo %vreg5<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...; GPR32:%vreg5
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Mips OptimizePICCall:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Tail Duplication:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Optimize machine instruction PHIs:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Merge disjoint stack slots:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Local Stack Slot Allocation:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Remove dead machine instructions:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Machine Loop Invariant Code Motion:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Machine Common Subexpression Elimination:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Machine code sinking:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Peephole Optimizations:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Remove dead machine instructions:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Process Implicit Definitions:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
	%vreg3<def> = COPY %A2; GPR32:%vreg3
	%vreg1<def> = COPY %A0; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1; GPR32:%vreg1
	%A1<def> = COPY %vreg0; GPR32:%vreg0
	%GP<def> = COPY %vreg4; GPR32:%vreg4
	%T9<def> = COPY %vreg5; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0; GPR32:%vreg6
	BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Live Variable Analysis:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0<kill>, %T9<kill>; GPR32:%vreg4
	%vreg3<def> = COPY %A2<kill>; GPR32:%vreg3
	%vreg1<def> = COPY %A0<kill>; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1<kill>; GPR32:%vreg1
	%A1<def> = COPY %vreg0<kill>; GPR32:%vreg0
	%GP<def> = COPY %vreg4<kill>; GPR32:%vreg4
	%T9<def> = COPY %vreg5<kill>; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use,kill>, %A1<imp-use,kill>, %GP<imp-use,kill>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0<kill>; GPR32:%vreg6
	BEQ %vreg6<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3<kill>, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Machine Natural Loop Construction:
# Machine code for function insn_dependent_p_1: SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0<kill>, %T9<kill>; GPR32:%vreg4
	%vreg3<def> = COPY %A2<kill>; GPR32:%vreg3
	%vreg1<def> = COPY %A0<kill>; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1<kill>; GPR32:%vreg1
	%A1<def> = COPY %vreg0<kill>; GPR32:%vreg0
	%GP<def> = COPY %vreg4<kill>; GPR32:%vreg4
	%T9<def> = COPY %vreg5<kill>; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use,kill>, %A1<imp-use,kill>, %GP<imp-use,kill>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0<kill>; GPR32:%vreg6
	BEQ %vreg6<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3<kill>, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Eliminate PHI nodes for register allocation:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0<kill>, %T9<kill>; GPR32:%vreg4
	%vreg3<def> = COPY %A2<kill>; GPR32:%vreg3
	%vreg1<def> = COPY %A0<kill>; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1<kill>; GPR32:%vreg1
	%A1<def> = COPY %vreg0<kill>; GPR32:%vreg0
	%GP<def> = COPY %vreg4<kill>; GPR32:%vreg4
	%T9<def> = COPY %vreg5<kill>; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use,kill>, %A1<imp-use,kill>, %GP<imp-use,kill>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0<kill>; GPR32:%vreg6
	BEQ %vreg6<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3<kill>, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Two-Address instruction pass:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%vreg4<def> = ADDu %V0<kill>, %T9<kill>; GPR32:%vreg4
	%vreg3<def> = COPY %A2<kill>; GPR32:%vreg3
	%vreg1<def> = COPY %A0<kill>; GPR32:%vreg1
	%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
	BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
	%A0<def> = COPY %vreg1<kill>; GPR32:%vreg1
	%A1<def> = COPY %vreg0<kill>; GPR32:%vreg0
	%GP<def> = COPY %vreg4<kill>; GPR32:%vreg4
	%T9<def> = COPY %vreg5<kill>; GPR32:%vreg5
	JALRPseudo %T9<kill>, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use,kill>, %A1<imp-use,kill>, %GP<imp-use,kill>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	%vreg6<def> = COPY %V0<kill>; GPR32:%vreg6
	BEQ %vreg6<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Predecessors according to CFG: BB#1
	SW %ZERO, %vreg3<kill>, 0; mem:ST4[%8] GPR32:%vreg3
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Simple Register Coalescing:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %A0 %A2 %T9 %V0
16B		%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
32B		%vreg3<def> = COPY %A2; GPR32:%vreg3
48B		%vreg1<def> = COPY %A0; GPR32:%vreg1
64B		%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
80B		BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
96B		B <BB#1>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %4
	    Predecessors according to CFG: BB#0
128B		ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
144B		%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
160B		%A0<def> = COPY %vreg1; GPR32:%vreg1
176B		%A1<def> = COPY %vreg0; GPR32:%vreg0
192B		%GP<def> = COPY %vreg4; GPR32:%vreg4
208B		%T9<def> = COPY %vreg5; GPR32:%vreg5
224B		JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use,kill>, %GP<imp-use,kill>, %SP<imp-def>, %V0<imp-def>, ...
240B		ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
256B		%vreg6<def> = COPY %V0; GPR32:%vreg6
272B		BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
288B		B <BB#2>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

304B	BB#2: derived from LLVM BB %7
	    Predecessors according to CFG: BB#1
320B		SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
	    Successors according to CFG: BB#3(?%)

336B	BB#3: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#1 BB#2
352B		RetRA

# End machine code for function insn_dependent_p_1.

# After Machine Instruction Scheduler:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %A0 %A2 %T9 %V0
16B		%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
32B		%vreg3<def> = COPY %A2; GPR32:%vreg3
48B		%vreg1<def> = COPY %A0; GPR32:%vreg1
64B		%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
80B		BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
96B		B <BB#1>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %4
	    Predecessors according to CFG: BB#0
128B		ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
144B		%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
160B		%A0<def> = COPY %vreg1; GPR32:%vreg1
176B		%A1<def> = COPY %vreg0; GPR32:%vreg0
192B		%GP<def> = COPY %vreg4; GPR32:%vreg4
208B		%T9<def> = COPY %vreg5; GPR32:%vreg5
224B		JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use,kill>, %GP<imp-use,kill>, %SP<imp-def>, %V0<imp-def>, ...
240B		ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
256B		%vreg6<def> = COPY %V0; GPR32:%vreg6
272B		BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
288B		B <BB#2>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

304B	BB#2: derived from LLVM BB %7
	    Predecessors according to CFG: BB#1
320B		SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
	    Successors according to CFG: BB#3(?%)

336B	BB#3: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#1 BB#2
352B		RetRA

# End machine code for function insn_dependent_p_1.

# After Greedy Register Allocator:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0 in %vreg1, %A2 in %vreg3, %T9, %V0

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %A0 %A2 %T9 %V0
16B		%vreg4<def> = ADDu %V0, %T9; GPR32:%vreg4
32B		%vreg3<def> = COPY %A2; GPR32:%vreg3
48B		%vreg1<def> = COPY %A0; GPR32:%vreg1
64B		%vreg0<def> = LW %vreg3, 0; mem:LD4[%1] GPR32:%vreg0,%vreg3
80B		BEQ %vreg0, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg0
96B		B <BB#1>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %4
	    Predecessors according to CFG: BB#0
128B		ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
144B		%vreg5<def> = LW %vreg4, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry] GPR32:%vreg5,%vreg4
160B		%A0<def> = COPY %vreg1; GPR32:%vreg1
176B		%A1<def> = COPY %vreg0; GPR32:%vreg0
192B		%GP<def> = COPY %vreg4; GPR32:%vreg4
208B		%T9<def> = COPY %vreg5; GPR32:%vreg5
224B		JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
240B		ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
256B		%vreg6<def> = COPY %V0; GPR32:%vreg6
272B		BEQ %vreg6, %ZERO, <BB#3>, %AT<imp-def,dead>; GPR32:%vreg6
288B		B <BB#2>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

304B	BB#2: derived from LLVM BB %7
	    Predecessors according to CFG: BB#1
320B		SW %ZERO, %vreg3, 0; mem:ST4[%8] GPR32:%vreg3
	    Successors according to CFG: BB#3(?%)

336B	BB#3: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#1 BB#2
352B		RetRA

# End machine code for function insn_dependent_p_1.

# After Virtual Register Rewriter:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0, %A2, %T9, %V0

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %A0 %A2 %T9 %V0
16B		%GP<def> = ADDu %V0, %T9
32B		%S0<def> = COPY %A2
64B		%A1<def> = LW %S0, 0; mem:LD4[%1]
80B		BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
96B		B <BB#1>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

112B	BB#1: derived from LLVM BB %4
	    Live Ins: %GP %A0 %A1 %S0
	    Predecessors according to CFG: BB#0
128B		ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
144B		%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
224B		JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
240B		ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
272B		BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
288B		B <BB#2>, %AT<imp-def,dead>
	    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

304B	BB#2: derived from LLVM BB %7
	    Live Ins: %S0
	    Predecessors according to CFG: BB#1
320B		SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
	    Successors according to CFG: BB#3(?%)

336B	BB#3: derived from LLVM BB %9
	    Predecessors according to CFG: BB#0 BB#1 BB#2
352B		RetRA

# End machine code for function insn_dependent_p_1.

# After Stack Slot Coloring:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%GP<def> = ADDu %V0, %T9
	%S0<def> = COPY %A2
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Machine Loop Invariant Code Motion:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%GP<def> = ADDu %V0, %T9
	%S0<def> = COPY %A2
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Shrink Wrapping analysis:
# Machine code for function insn_dependent_p_1: Post SSA
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0
	%GP<def> = ADDu %V0, %T9
	%S0<def> = COPY %A2
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	ADJCALLSTACKDOWN 16, %SP<imp-def,dead>, %SP<imp-use>
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>, ...
	ADJCALLSTACKUP 16, 0, %SP<imp-def,dead>, %SP<imp-use>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	RetRA

# End machine code for function insn_dependent_p_1.

# After Prologue/Epilogue Insertion & Frame Finalization:
# Machine code for function insn_dependent_p_1: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0 %RA %S0
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%GP<def> = ADDu %V0, %T9
	%S0<def> = COPY %A2
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	%SP<def> = ADDiu %SP, 24
	RetRA

# End machine code for function insn_dependent_p_1.

# After Machine Copy Propagation Pass:
# Machine code for function insn_dependent_p_1: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0 %RA %S0
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%GP<def> = ADDu %V0, %T9
	%S0<def> = COPY %A2
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	%SP<def> = ADDiu %SP, 24
	RetRA

# End machine code for function insn_dependent_p_1.

# After Post-RA pseudo instruction expansion pass:
# Machine code for function insn_dependent_p_1: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0 %RA %S0
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%GP<def> = ADDu %V0, %T9
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	%SP<def> = ADDiu %SP, 24
	PseudoReturn %RA

# End machine code for function insn_dependent_p_1.

# After Analyze Machine Code For Garbage Collection:
# Machine code for function insn_dependent_p_1: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0 %RA %S0
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%GP<def> = ADDu %V0, %T9
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#1>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	B <BB#2>, %AT<imp-def,dead>
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	%SP<def> = ADDiu %SP, 24
	PseudoReturn %RA

# End machine code for function insn_dependent_p_1.

# After Mips Delay Slot Filler:
# Machine code for function insn_dependent_p_1: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %V0 %RA %S0
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#3>, %AT<imp-def,dead>
	  * %GP<def> = ADDu %V0, %T9
	B <BB#1>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#1(0x50000000 / 0x80000000 = 62.50%)

BB#1: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#0
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	  * NOP
	BEQ %V0<kill>, %ZERO, <BB#3>, %AT<imp-def,dead>
	  * NOP
	B <BB#2>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(0x30000000 / 0x80000000 = 37.50%) BB#2(0x50000000 / 0x80000000 = 62.50%)

BB#2: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#1
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#3(?%)

BB#3: derived from LLVM BB %9
    Predecessors according to CFG: BB#0 BB#1 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	PseudoReturn %RA
	  * %SP<def> = ADDiu %SP, 24

# End machine code for function insn_dependent_p_1.

# After Mips Long Branch:
# Machine code for function insn_dependent_p_1: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %RA %S0
	%V0<def> = LUi <es:_gp_disp>[TF=5]
	%V0<def> = ADDiu %V0, <es:_gp_disp>[TF=6]
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * %GP<def> = ADDu %V0, %T9
    Successors according to CFG: BB#1(?%) BB#5(?%)

BB#1: derived from LLVM BB %0
    Predecessors according to CFG: BB#0
	B <BB#2>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#2(0x80000000 / 0x80000000 = 100.00%)

BB#2: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#1
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	  * NOP
	BEQ %V0<kill>, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(?%) BB#5(?%)

BB#3: derived from LLVM BB %4
    Predecessors according to CFG: BB#2
	B <BB#4>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#4(0x80000000 / 0x80000000 = 100.00%)

BB#4: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#3
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#4 BB#0 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	PseudoReturn %RA
	  * %SP<def> = ADDiu %SP, 24

# End machine code for function insn_dependent_p_1.

# After Mips Constant Islands:
# Machine code for function insn_dependent_p_1: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %RA %S0
	%V0<def> = LUi <es:_gp_disp>[TF=5]
	%V0<def> = ADDiu %V0, <es:_gp_disp>[TF=6]
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * %GP<def> = ADDu %V0, %T9
    Successors according to CFG: BB#1(?%) BB#5(?%)

BB#1: derived from LLVM BB %0
    Predecessors according to CFG: BB#0
	B <BB#2>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#2(0x80000000 / 0x80000000 = 100.00%)

BB#2: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#1
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	  * NOP
	BEQ %V0<kill>, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(?%) BB#5(?%)

BB#3: derived from LLVM BB %4
    Predecessors according to CFG: BB#2
	B <BB#4>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#4(0x80000000 / 0x80000000 = 100.00%)

BB#4: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#3
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#4 BB#0 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	PseudoReturn %RA
	  * %SP<def> = ADDiu %SP, 24

# End machine code for function insn_dependent_p_1.

# After Contiguously Lay Out Funclets:
# Machine code for function insn_dependent_p_1: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %RA %S0
	%V0<def> = LUi <es:_gp_disp>[TF=5]
	%V0<def> = ADDiu %V0, <es:_gp_disp>[TF=6]
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * %GP<def> = ADDu %V0, %T9
    Successors according to CFG: BB#1(?%) BB#5(?%)

BB#1: derived from LLVM BB %0
    Predecessors according to CFG: BB#0
	B <BB#2>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#2(0x80000000 / 0x80000000 = 100.00%)

BB#2: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#1
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	  * NOP
	BEQ %V0<kill>, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(?%) BB#5(?%)

BB#3: derived from LLVM BB %4
    Predecessors according to CFG: BB#2
	B <BB#4>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#4(0x80000000 / 0x80000000 = 100.00%)

BB#4: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#3
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#4 BB#0 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	PseudoReturn %RA
	  * %SP<def> = ADDiu %SP, 24

# End machine code for function insn_dependent_p_1.

# After StackMap Liveness Analysis:
# Machine code for function insn_dependent_p_1: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %RA %S0
	%V0<def> = LUi <es:_gp_disp>[TF=5]
	%V0<def> = ADDiu %V0, <es:_gp_disp>[TF=6]
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * %GP<def> = ADDu %V0, %T9
    Successors according to CFG: BB#1(?%) BB#5(?%)

BB#1: derived from LLVM BB %0
    Predecessors according to CFG: BB#0
	B <BB#2>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#2(0x80000000 / 0x80000000 = 100.00%)

BB#2: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#1
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	  * NOP
	BEQ %V0<kill>, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(?%) BB#5(?%)

BB#3: derived from LLVM BB %4
    Predecessors according to CFG: BB#2
	B <BB#4>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#4(0x80000000 / 0x80000000 = 100.00%)

BB#4: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#3
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#4 BB#0 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	PseudoReturn %RA
	  * %SP<def> = ADDiu %SP, 24

# End machine code for function insn_dependent_p_1.

# After Live DEBUG_VALUE analysis:
# Machine code for function insn_dependent_p_1: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %A0, %A2, %T9, %V0

BB#0: derived from LLVM BB %0
    Live Ins: %A0 %A2 %T9 %RA %S0
	%V0<def> = LUi <es:_gp_disp>[TF=5]
	%V0<def> = ADDiu %V0, <es:_gp_disp>[TF=6]
	%SP<def> = ADDiu %SP, -24
	CFI_INSTRUCTION <call frame instruction>
	SW %RA<kill>, %SP, 20; mem:ST4[FixedStack0]
	SW %S0<kill>, %SP, 16; mem:ST4[FixedStack1]
	CFI_INSTRUCTION <call frame instruction>
	CFI_INSTRUCTION <call frame instruction>
	%S0<def> = OR %A2, %ZERO
	%A1<def> = LW %S0, 0; mem:LD4[%1]
	BEQ %A1, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * %GP<def> = ADDu %V0, %T9
    Successors according to CFG: BB#1(?%) BB#5(?%)

BB#1: derived from LLVM BB %0
    Predecessors according to CFG: BB#0
	B <BB#2>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#2(0x80000000 / 0x80000000 = 100.00%)

BB#2: derived from LLVM BB %4
    Live Ins: %GP %A0 %A1 %S0
    Predecessors according to CFG: BB#1
	%T9<def> = LW %GP, <ga:@reg_mentioned_p>[TF=3]; mem:LD4[GlobalValueCallEntry]
	JALRPseudo %T9, <regmask %FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7>, %RA<imp-def,dead>, %A0<imp-use>, %A1<imp-use>, %GP<imp-use>, %SP<imp-def>, %V0<imp-def>
	  * NOP
	BEQ %V0<kill>, %ZERO, <BB#5>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#3(?%) BB#5(?%)

BB#3: derived from LLVM BB %4
    Predecessors according to CFG: BB#2
	B <BB#4>, %AT<imp-def,dead>
	  * NOP
    Successors according to CFG: BB#4(0x80000000 / 0x80000000 = 100.00%)

BB#4: derived from LLVM BB %7
    Live Ins: %S0
    Predecessors according to CFG: BB#3
	SW %ZERO, %S0<kill>, 0; mem:ST4[%8]
    Successors according to CFG: BB#5(?%)

BB#5: derived from LLVM BB %9
    Predecessors according to CFG: BB#4 BB#0 BB#2
	%S0<def> = LW %SP, 16; mem:LD4[FixedStack1]
	%RA<def> = LW %SP, 20; mem:LD4[FixedStack0]
	PseudoReturn %RA
	  * %SP<def> = ADDiu %SP, 24

# End machine code for function insn_dependent_p_1.

