{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 06 09:52:51 2023 " "Info: Processing started: Wed Sep 06 09:52:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VendingMachine -c VendingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bcdconvertmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/bcdconvertmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDconvertModule " "Info: Found entity 1: BCDconvertModule" {  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "divide_by_10 clk50M_1hz.v(16) " "Warning (10238): Verilog Module Declaration warning at clk50M_1hz.v(16): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"divide_by_10\"" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 16 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/clk50m_1hz.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file src/clk50m_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1hz " "Info: Found entity 1: clk_1hz" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 divide_by_10 " "Info: Found entity 2: divide_by_10" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 divide_by_50 " "Info: Found entity 3: divide_by_50" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controlmodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/controlmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlModule " "Info: Found entity 1: ControlModule" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/displaymodule.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/displaymodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayModule " "Info: Found entity 1: DisplayModule" {  } { { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/DisplayModule.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vendingmachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/vendingmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 VendingMachine " "Info: Found entity 1: VendingMachine" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "VendingMachine " "Info: Elaborating entity \"VendingMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1hz clk_1hz:clk_1hz_generator " "Info: Elaborating entity \"clk_1hz\" for hierarchy \"clk_1hz:clk_1hz_generator\"" {  } { { "src/VendingMachine.v" "clk_1hz_generator" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_50 clk_1hz:clk_1hz_generator\|divide_by_50:d6 " "Info: Elaborating entity \"divide_by_50\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\"" {  } { { "src/clk50M_1hz.v" "d6" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clk_1hz:clk_1hz_generator\|divide_by_10:d5 " "Info: Elaborating entity \"divide_by_10\" for hierarchy \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\"" {  } { { "src/clk50M_1hz.v" "d5" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/clk50M_1hz.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlModule ControlModule:controlModule " "Info: Elaborating entity \"ControlModule\" for hierarchy \"ControlModule:controlModule\"" {  } { { "src/VendingMachine.v" "controlModule" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 ControlModule.v(45) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(45): truncated value with size 7 to match size of target (4)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(99) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(99): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(105) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(105): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(111) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(111): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ControlModule.v(117) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(117): truncated value with size 32 to match size of target (7)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ControlModule.v(165) " "Warning (10230): Verilog HDL assignment warning at ControlModule.v(165): truncated value with size 32 to match size of target (2)" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/ControlModule.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDconvertModule BCDconvertModule:convert1 " "Info: Elaborating entity \"BCDconvertModule\" for hierarchy \"BCDconvertModule:convert1\"" {  } { { "src/VendingMachine.v" "convert1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCDconvertModule.v(21) " "Warning (10230): Verilog HDL assignment warning at BCDconvertModule.v(21): truncated value with size 32 to match size of target (4)" {  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BCDconvertModule.v(22) " "Warning (10230): Verilog HDL assignment warning at BCDconvertModule.v(22): truncated value with size 32 to match size of target (4)" {  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayModule DisplayModule:displayPrice1 " "Info: Elaborating entity \"DisplayModule\" for hierarchy \"DisplayModule:displayPrice1\"" {  } { { "src/VendingMachine.v" "displayPrice1" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert1\|Mod0\"" {  } { { "src/BCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert3\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert3\|Mod0\"" {  } { { "src/BCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert3\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert3\|Div0\"" {  } { { "src/BCDconvertModule.v" "Div0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert2\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert2\|Mod0\"" {  } { { "src/BCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert2\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert2\|Div0\"" {  } { { "src/BCDconvertModule.v" "Div0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert4\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert4\|Mod0\"" {  } { { "src/BCDconvertModule.v" "Mod0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BCDconvertModule:convert4\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BCDconvertModule:convert4\|Div0\"" {  } { { "src/BCDconvertModule.v" "Div0" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 21 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDconvertModule:convert1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"BCDconvertModule:convert1\|lpm_divide:Mod0\"" {  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDconvertModule:convert1\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"BCDconvertModule:convert1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDconvertModule:convert3\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"BCDconvertModule:convert3\|lpm_divide:Mod0\"" {  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDconvertModule:convert3\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"BCDconvertModule:convert3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BCDconvertModule:convert3\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"BCDconvertModule:convert3\|lpm_divide:Div0\"" {  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 21 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BCDconvertModule:convert3\|lpm_divide:Div0 " "Info: Instantiated megafunction \"BCDconvertModule:convert3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "src/BCDconvertModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/BCDconvertModule.v" 21 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[7\] VCC " "Warning (13410): Pin \"price_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[9\] GND " "Warning (13410): Pin \"price_7seg\[9\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[10\] GND " "Warning (13410): Pin \"price_7seg\[10\]\" is stuck at GND" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "price_7seg\[15\] VCC " "Warning (13410): Pin \"price_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "change_7seg\[7\] VCC " "Warning (13410): Pin \"change_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "change_7seg\[15\] VCC " "Warning (13410): Pin \"change_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coinBalance_7seg\[7\] VCC " "Warning (13410): Pin \"coinBalance_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "coinBalance_7seg\[15\] VCC " "Warning (13410): Pin \"coinBalance_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "total_7seg\[7\] VCC " "Warning (13410): Pin \"total_7seg\[7\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "total_7seg\[15\] VCC " "Warning (13410): Pin \"total_7seg\[15\]\" is stuck at VCC" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/Vm/src/VendingMachine.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|ITEM~6 " "Info: Register \"ControlModule:controlModule\|ITEM~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ControlModule:controlModule\|ITEM~7 " "Info: Register \"ControlModule:controlModule\|ITEM~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Info: Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "69 " "Info: Implemented 69 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "476 " "Info: Implemented 476 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 06 09:52:54 2023 " "Info: Processing ended: Wed Sep 06 09:52:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
