\hypertarget{common_8h}{}\section{/home/fryza/\+G\+I\+T/\+Digital-\/electronics-\/2/\+Examples/library/include/common.h File Reference}
\label{common_8h}\index{/home/fryza/\+G\+I\+T/\+Digital-\/electronics-\/2/\+Examples/library/include/common.\+h@{/home/fryza/\+G\+I\+T/\+Digital-\/electronics-\/2/\+Examples/library/include/common.\+h}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{common_8h_a6c0346728feb274834cad94daca316ee}{D\+DR}(\+\_\+x)~($\ast$(\&\+\_\+x -\/ 1))
\item 
\#define \hyperlink{common_8h_a740f9eb9c9f9e33500ee61ec53945f6a}{P\+IN}(\+\_\+x)~($\ast$(\&\+\_\+x -\/ 2))
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Common functions and defines.

\begin{DoxyCopyright}{Copyright}
(c) 2019 Tomas Fryza Dept. of Radio Electronics, Brno University of Technology, Czechia This work is licensed under the terms of the M\+IT license. 
\end{DoxyCopyright}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{common_8h_a6c0346728feb274834cad94daca316ee}\label{common_8h_a6c0346728feb274834cad94daca316ee}} 
\index{common.\+h@{common.\+h}!D\+DR@{D\+DR}}
\index{D\+DR@{D\+DR}!common.\+h@{common.\+h}}
\subsubsection{\texorpdfstring{D\+DR}{DDR}}
{\footnotesize\ttfamily \#define D\+DR(\begin{DoxyParamCaption}\item[{}]{\+\_\+x }\end{DoxyParamCaption})~($\ast$(\&\+\_\+x -\/ 1))}

Define address of Data Direction Register of port \+\_\+x. \mbox{\Hypertarget{common_8h_a740f9eb9c9f9e33500ee61ec53945f6a}\label{common_8h_a740f9eb9c9f9e33500ee61ec53945f6a}} 
\index{common.\+h@{common.\+h}!P\+IN@{P\+IN}}
\index{P\+IN@{P\+IN}!common.\+h@{common.\+h}}
\subsubsection{\texorpdfstring{P\+IN}{PIN}}
{\footnotesize\ttfamily \#define P\+IN(\begin{DoxyParamCaption}\item[{}]{\+\_\+x }\end{DoxyParamCaption})~($\ast$(\&\+\_\+x -\/ 2))}

Define address of input register of port \+\_\+x. 