// Seed: 2826353462
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input uwire id_2,
    input uwire id_3,
    input tri0  id_4,
    input tri1  id_5,
    input tri0  id_6,
    input uwire id_7
);
  assign id_9 = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  wire id_1,
    output wand id_2
);
  wire id_4;
  module_0(
      id_1, id_0, id_0, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    input wor id_11,
    output tri id_12,
    output wire id_13,
    input wor id_14,
    output wor id_15,
    input supply1 id_16,
    input wor id_17,
    input supply1 id_18,
    output supply0 id_19,
    output wire id_20,
    input uwire id_21
);
  assign id_12 = 1;
  module_0(
      id_9, id_10, id_1, id_4, id_9, id_11, id_4, id_11
  );
endmodule
