PPA Report for UART_DualClock_Pipelined.v (Module: UART_DualClock_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 91
FF Count: 232
IO Count: 18
Cell Count: 419

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 258.34 MHz
Reg-to-Reg Critical Path Delay: 3.972 ns

POWER METRICS:
-------------
Total Power Consumption: 2.138 W
