typedef unsigned char      uint8_t;
typedef unsigned short     uint16_t;
typedef unsigned int       uint32_t;
typedef unsigned long long uint64_t;
typedef signed int         int32_t;
typedef short int          int16_t;

#include <cuda_bf16.h>

__device__ __forceinline__ uint32_t elect_sync() {
    uint32_t pred = 0;
    asm volatile(
        "{\n\t"
        ".reg .pred %%px;\n\t"
        "elect.sync _|%%px, %1;\n\t"
        "@%%px mov.s32 %0, 1;\n\t"
        "}\n"
        : "+r"(pred)
        : "r"(0xFFFFFFFF));
    return pred;
}

__device__ __forceinline__ void mbarrier_init(int mbar_addr, int count) {
    asm volatile("mbarrier.init.shared::cta.b64 [%0], %1;"
        :: "r"(mbar_addr), "r"(count));
}

__device__ __forceinline__ uint32_t mbarrier_try_wait(int mbar_addr, int phase) {
    uint32_t token;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "mbarrier.try_wait.parity.shared::cta.b64"
        " P1, [%1], %2;\n\t"
        "selp.u32 %0, 1, 0, P1;\n\t"
        "}\n"
        : "=r"(token)
        : "r"(mbar_addr), "r"(phase) : "memory");
    return token;
}

__device__ __forceinline__ void mbarrier_wait(int mbar_addr, int phase) {
    uint32_t ticks = 0x989680;
    asm volatile(
        "{\n\t"
        ".reg .pred P1;\n\t"
        "LAB_WAIT:\n\t"
        "mbarrier.try_wait.parity.acquire.cta.shared::cta.b64"
        " P1, [%0], %1, %2;\n\t"
        "@P1 bra.uni DONE;\n\t"
        "bra.uni LAB_WAIT;\n\t"
        "DONE:\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"(phase), "r"(ticks) : "memory");
}

__device__ __forceinline__ void mbarrier_wait_token(int mbar_addr, int phase, uint32_t token) {
    if (token == 0) {
        mbarrier_wait(mbar_addr, phase);
    }
}

__device__ __forceinline__ void tcgen05_mma_f16_cta2(
    int taddr, uint64_t a_desc, uint64_t b_desc,
    uint32_t i_desc, int enable_input_d) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        ".reg .b32 m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\t"
        "mov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
        "tcgen05.mma.cta_group::2.kind::f16 [%0], %1, %2, %3, {m0, m1, m2, m3, m4, m5, m6, m7}, p;\n\t"
        "}\n"
        :: "r"(taddr), "l"(a_desc), "l"(b_desc),
           "r"(i_desc), "r"(enable_input_d));
}

__device__ __forceinline__ uint64_t desc_encode(uint64_t x) {
    return (x & 0x3FFFFULL) >> 4ULL;
}

__device__ __forceinline__ void mma_ss_step_cg2(
    int a_lo, int b_lo, int taddr, uint32_t i_desc, int enable_d) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader, p;\n\t"
        ".reg .b32 dhi, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
        ".reg .b64 da, db;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\t"
        "mov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
        "mov.b32 dhi, 0x40004040;\n\t"
        "mov.b64 da, {%0, dhi};\n\t"
        "mov.b64 db, {%1, dhi};\n\t"
        "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, %3, "
        "{m0, m1, m2, m3, m4, m5, m6, m7}, p;\n\t"
        "}\n"
        :: "r"(a_lo), "r"(b_lo), "r"(taddr), "r"(i_desc), "r"(enable_d));
}

__device__ __forceinline__ void elect_commit_cg2_multicast(int mbar_addr, uint16_t cta_mask) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "@leader tcgen05.commit.cta_group::2.mbarrier::arrive::one"
        ".shared::cluster.multicast::cluster.b64 [%0], %1;\n\t"
        "}\n"
        :: "r"(mbar_addr), "h"(cta_mask) : "memory");
}

__device__ __forceinline__ void mbarrier_arrive(int mbar_addr) {
    asm volatile(
        "mbarrier.arrive.release.cta.shared::cta.b64 _, [%0];"
        :: "r"(mbar_addr) : "memory");
}

__device__ __forceinline__ void mbarrier_arrive_expect_tx(int mbar_addr, uint32_t bytes) {
    asm volatile(
        "mbarrier.arrive.expect_tx.release.cta.shared::cta.b64 _, [%0], %1;"
        :: "r"(mbar_addr), "r"(bytes) : "memory");
}

__device__ __forceinline__ void tmem_ld_x16(float* dst, int tmem_addr) {
    asm volatile(
        "tcgen05.ld.sync.aligned.32x32b.x16.b32"
        " {%0, %1, %2, %3, %4, %5, %6, %7,"
        "  %8, %9, %10, %11, %12, %13, %14, %15}, [%16];"
        : "=f"(dst[0]),  "=f"(dst[1]),  "=f"(dst[2]),  "=f"(dst[3]),
          "=f"(dst[4]),  "=f"(dst[5]),  "=f"(dst[6]),  "=f"(dst[7]),
          "=f"(dst[8]),  "=f"(dst[9]),  "=f"(dst[10]), "=f"(dst[11]),
          "=f"(dst[12]), "=f"(dst[13]), "=f"(dst[14]), "=f"(dst[15])
        : "r"(tmem_addr));
}

__device__ __forceinline__ uint32_t smem_addr(const void* ptr) {
    uint32_t addr;
    asm("{\n\t"
        ".reg .u64 u64addr;\n\t"
        "cvta.to.shared.u64 u64addr, %1;\n\t"
        "cvt.u32.u64 %0, u64addr;\n\t"
        "}\n" : "=r"(addr) : "l"(ptr));
    return addr;
}

__device__ __forceinline__ uint32_t mapa_to_rank(uint32_t local_addr, uint32_t rank) {
    uint32_t remote;
    asm volatile("mapa.shared::cluster.u32 %0, %1, %2;"
        : "=r"(remote) : "r"(local_addr), "r"(rank));
    return remote;
}

__device__ __forceinline__ void mbarrier_init_pred(int mbar_addr, uint32_t count, uint32_t pred) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %2, 0;\n\t"
        "@p mbarrier.init.shared::cta.b64 [%0], %1;\n\t"
        "}\n" :: "r"(mbar_addr), "r"(count), "r"(pred));
}

__device__ __forceinline__ void fma_f32x2_inplace(float2* a, float2 b, float2 c) {
    unsigned long long r;
    asm("fma.rn.ftz.f32x2 %0, %1, %2, %3;"
        : "=l"(r)
        : "l"(*(unsigned long long*)a), "l"(*(unsigned long long*)&b),
          "l"(*(unsigned long long*)&c));
    *(unsigned long long*)a = r;
}

__device__ __forceinline__ void mul_f32x2_inplace(float2* a, float2 b) {
    asm("mul.rn.ftz.f32x2 %0, %0, %1;"
        : "+l"(*(unsigned long long*)a) : "l"(*(unsigned long long*)&b));
}

__device__ __forceinline__ void add_f32x2_inplace(float2* a, float2 b) {
    asm("add.rn.ftz.f32x2 %0, %0, %1;"
        : "+l"(*(unsigned long long*)a) : "l"(*(unsigned long long*)&b));
}

__device__ __forceinline__ void sub_f32x2_inplace(float2* a, float2 b) {
    asm("sub.rn.ftz.f32x2 %0, %0, %1;"
        : "+l"(*(unsigned long long*)a) : "l"(*(unsigned long long*)&b));
}

__device__ __forceinline__ float2 add_f32x2(float2 a, float2 b) {
    float2 r;
    asm("add.rn.ftz.f32x2 %0, %1, %2;"
        : "=l"(*(unsigned long long*)&r)
        : "l"(*(unsigned long long*)&a), "l"(*(unsigned long long*)&b));
    return r;
}

__device__ __forceinline__ float2 sub_f32x2(float2 a, float2 b) {
    float2 r;
    asm("sub.rn.ftz.f32x2 %0, %1, %2;"
        : "=l"(*(unsigned long long*)&r)
        : "l"(*(unsigned long long*)&a), "l"(*(unsigned long long*)&b));
    return r;
}

__device__ __forceinline__ void fma_scale_x32(
    float* sv, const float2* scale2, const float2* neg_max2)
{
    float2* sv_2 = reinterpret_cast<float2*>(sv);

#pragma unroll

for (int j = 0; j < 16; j++)
        fma_f32x2_inplace(&sv_2[j], *scale2, *neg_max2);
}

__device__ __forceinline__ float2 fma_f32x2(float2 a, float2 b, float2 c) {
    float2 r;
    asm("fma.rn.ftz.f32x2 %0, %1, %2, %3;"
        : "=l"(*(unsigned long long*)&r)
        : "l"(*(unsigned long long*)&a), "l"(*(unsigned long long*)&b),
          "l"(*(unsigned long long*)&c));
    return r;
}

__device__ __forceinline__ float2 mul_f32x2(float2 a, float2 b) {
    float2 r;
    asm("mul.rn.ftz.f32x2 %0, %1, %2;"
        : "=l"(*(unsigned long long*)&r)
        : "l"(*(unsigned long long*)&a), "l"(*(unsigned long long*)&b));
    return r;
}

// ex2_emulation_f32x2 defined in softmax_frag_exp2_cast helper (or standalone)

__device__ __forceinline__ void fence_async_shared() {
    asm volatile("fence.proxy.async.shared::cta;" ::: "memory");
}

__device__ __forceinline__ uint64_t make_smem_desc(int addr) {
    const int SBO = 1024;
    return desc_encode(addr)
         | (desc_encode(SBO) << 32ULL)
         | (1ULL << 46ULL)
         | (2ULL << 61ULL);
}

__device__ __forceinline__ void tma_3d_gmem2smem_cta2(
    int dst, const void *tmap_ptr, int x, int y, int z, int mbar_addr) {
    asm volatile(
        "cp.async.bulk.tensor.3d.shared::cluster.global"
        ".mbarrier::complete_tx::bytes.cta_group::2"
        " [%0], [%1, {%2, %3, %4}], [%5];"
        :: "r"(dst), "l"(tmap_ptr), "r"(x), "r"(y), "r"(z),
           "r"(mbar_addr) : "memory");
}

__device__ __forceinline__ void tcgen05_commit_cg2_multicast(int mbar_addr, uint16_t cta_mask) {
    asm volatile(
        "{\n\t"
        ".reg .b16 lo, hi;\n\t"
        "mov.b32 {lo, hi}, %1;\n\t"
        "tcgen05.commit.cta_group::2.mbarrier::arrive::one"
        ".shared::cluster.multicast::cluster.b64 [%0], lo;\n\t"
        "}\n"
        :: "r"(mbar_addr), "r"((uint32_t)cta_mask) : "memory");
}

__device__ __forceinline__ void tcgen05_mma_f16(
    int taddr, uint64_t a_desc, uint64_t b_desc,
    uint32_t i_desc, int enable_input_d) {
    asm volatile(
        "{\n\t"
        ".reg .pred p;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "tcgen05.mma.cta_group::1.kind::f16 [%0], %1, %2, %3, p;\n\t"
        "}\n"
        :: "r"(taddr), "l"(a_desc), "l"(b_desc),
           "r"(i_desc), "r"(enable_input_d));
}

__device__ __forceinline__ void mma_ss_step(
    int a_lo, int b_lo, int taddr, uint32_t i_desc, int enable_d) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader, p;\n\t"
        ".reg .b32 dhi;\n\t"
        ".reg .b64 da, db;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "setp.ne.b32 p, %4, 0;\n\t"
        "mov.b32 dhi, 0x40004040;\n\t"
        "mov.b64 da, {%0, dhi};\n\t"
        "mov.b64 db, {%1, dhi};\n\t"
        "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, %3, p;\n\t"
        "}\n"
        :: "r"(a_lo), "r"(b_lo), "r"(taddr), "r"(i_desc), "r"(enable_d));
}

__device__ __forceinline__ void elect_commit(int mbar_addr) {
    asm volatile(
        "{\n\t"
        ".reg .pred leader;\n\t"
        "elect.sync _|leader, 0xFFFFFFFF;\n\t"
        "@leader tcgen05.commit.cta_group::1.mbarrier::arrive::one"
        ".shared::cluster.b64 [%0];\n\t"
        "}\n"
        :: "r"(mbar_addr));
}

__device__ __forceinline__ void tmem_ld_x32(float* dst, int tmem_addr) {
    asm volatile(
        "tcgen05.ld.sync.aligned.32x32b.x32.b32"
        " {%0, %1, %2, %3, %4, %5, %6, %7,"
        "  %8, %9, %10, %11, %12, %13, %14, %15,"
        "  %16, %17, %18, %19, %20, %21, %22, %23,"
        "  %24, %25, %26, %27, %28, %29, %30, %31}, [%32];"
        : "=f"(dst[0]),  "=f"(dst[1]),  "=f"(dst[2]),  "=f"(dst[3]),
          "=f"(dst[4]),  "=f"(dst[5]),  "=f"(dst[6]),  "=f"(dst[7]),
          "=f"(dst[8]),  "=f"(dst[9]),  "=f"(dst[10]), "=f"(dst[11]),
          "=f"(dst[12]), "=f"(dst[13]), "=f"(dst[14]), "=f"(dst[15]),
          "=f"(dst[16]), "=f"(dst[17]), "=f"(dst[18]), "=f"(dst[19]),
          "=f"(dst[20]), "=f"(dst[21]), "=f"(dst[22]), "=f"(dst[23]),
          "=f"(dst[24]), "=f"(dst[25]), "=f"(dst[26]), "=f"(dst[27]),
          "=f"(dst[28]), "=f"(dst[29]), "=f"(dst[30]), "=f"(dst[31])
        : "r"(tmem_addr));
}

__device__ __forceinline__ float max_noftz(float a, float b) {
    float c;
    asm("max.f32 %0, %1, %2;" : "=f"(c) : "f"(a), "f"(b));
    return c;
}

__device__ __forceinline__ void tma_3d_gmem2smem(
    int dst, const void *tmap_ptr, int x, int y, int z, int mbar_addr) {
    asm volatile(
        "cp.async.bulk.tensor.3d.shared::cta.global"
        ".mbarrier::complete_tx::bytes"
        " [%0], [%1, {%2, %3, %4}], [%5];"
        :: "r"(dst), "l"(tmap_ptr), "r"(x), "r"(y), "r"(z),
           "r"(mbar_addr) : "memory");
}

__device__ __forceinline__ void tcgen05_commit(int mbar_addr) {
    asm volatile(
        "tcgen05.commit.cta_group::1.mbarrier::arrive::one"
        ".shared::cluster.b64 [%0];"
        :: "r"(mbar_addr) : "memory");
}

__device__ __forceinline__ uint32_t make_warp_uniform(uint32_t val) {
    uint32_t result;
    asm volatile("shfl.sync.idx.b32 %0, %1, 0, 0x1f, 0xffffffff;"
        : "=r"(result) : "r"(val));
    return result;
}

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_SMALL 5

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_stage1_batch8_cond4_vmin_threshold_k5_mintree(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_SMALL];
                int best_i[TOP_K_SMALL];
                float worst_d = 3.4e+38f;
                int worst_pos = 0;
                #pragma unroll
                for (int kk = 0; kk < TOP_K_SMALL; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 1
                        for (int col_base = 0; col_base < 64; col_base += 8) {
                            float dist_vec0[4];
                            dist_vec0[0] = dots[col_base];
                            dist_vec0[1] = dots[col_base + 1];
                            dist_vec0[2] = dots[col_base + 2];
                            dist_vec0[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec0)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec0[4];
                            db_sq_vec0[0] = smem_database_sq[col_base];
                            db_sq_vec0[1] = smem_database_sq[col_base + 1];
                            db_sq_vec0[2] = smem_database_sq[col_base + 2];
                            db_sq_vec0[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec0)[_la], reinterpret_cast<const float2*>(db_sq_vec0)[_la]);
                            float dist_vec1[4];
                            dist_vec1[0] = dots[col_base + 4];
                            dist_vec1[1] = dots[col_base + 5];
                            dist_vec1[2] = dots[col_base + 6];
                            dist_vec1[3] = dots[col_base + 7];
                            const float2 _fma_b2_2 = {-2.0f, -2.0f};
                            const float2 _fma_c2_3 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec1)[_lf], _fma_b2_2, _fma_c2_3);
                            float db_sq_vec1[4];
                            db_sq_vec1[0] = smem_database_sq[col_base + 4];
                            db_sq_vec1[1] = smem_database_sq[col_base + 5];
                            db_sq_vec1[2] = smem_database_sq[col_base + 6];
                            db_sq_vec1[3] = smem_database_sq[col_base + 7];
                            float _t1[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t1)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec1)[_la], reinterpret_cast<const float2*>(db_sq_vec1)[_la]);
                            float _t0_min = _t0[0];
                            #pragma unroll
                            for (int _lr = 1; _lr < 4; _lr++) {
                                _t0_min = fminf(_t0_min, _t0[_lr]);
                            }
                            float group_min0 = _t0_min;
                            float _t1_min = _t1[0];
                            #pragma unroll
                            for (int _lr = 1; _lr < 4; _lr++) {
                                _t1_min = fminf(_t1_min, _t1[_lr]);
                            }
                            float group_min1 = _t1_min;
                            if (group_min0 < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            int cmp01 = ((best_d[1] > best_d[0]) ? 1 : 0);
                                            float max01_d = ((cmp01 != 0) ? best_d[1] : best_d[0]);
                                            int max01_p = ((cmp01 != 0) ? 1 : 0);
                                            int cmp23 = ((best_d[3] > best_d[2]) ? 1 : 0);
                                            float max23_d = ((cmp23 != 0) ? best_d[3] : best_d[2]);
                                            int max23_p = ((cmp23 != 0) ? 3 : 2);
                                            int cmp0123 = ((max23_d > max01_d) ? 1 : 0);
                                            float max0123_d = ((cmp0123 != 0) ? max23_d : max01_d);
                                            int max0123_p = ((cmp0123 != 0) ? max23_p : max01_p);
                                            int cmp_all = ((best_d[4] > max0123_d) ? 1 : 0);
                                            worst_d = ((cmp_all != 0) ? best_d[4] : max0123_d);
                                            worst_pos = ((cmp_all != 0) ? 4 : max0123_p);
                                        }
                                    }
                                }
                            }
                            if (group_min1 < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + 4 + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t1[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            int cmp01 = ((best_d[1] > best_d[0]) ? 1 : 0);
                                            float max01_d = ((cmp01 != 0) ? best_d[1] : best_d[0]);
                                            int max01_p = ((cmp01 != 0) ? 1 : 0);
                                            int cmp23 = ((best_d[3] > best_d[2]) ? 1 : 0);
                                            float max23_d = ((cmp23 != 0) ? best_d[3] : best_d[2]);
                                            int max23_p = ((cmp23 != 0) ? 3 : 2);
                                            int cmp0123 = ((max23_d > max01_d) ? 1 : 0);
                                            float max0123_d = ((cmp0123 != 0) ? max23_d : max01_d);
                                            int max0123_p = ((cmp0123 != 0) ? max23_p : max01_p);
                                            int cmp_all = ((best_d[4] > max0123_d) ? 1 : 0);
                                            worst_d = ((cmp_all != 0) ? best_d[4] : max0123_d);
                                            worst_pos = ((cmp_all != 0) ? 4 : max0123_p);
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_SMALL; out_k++) {
                        int cmp01 = ((best_d[1] < best_d[0]) ? 1 : 0);
                        float min01_d = ((cmp01 != 0) ? best_d[1] : best_d[0]);
                        int min01_i = ((cmp01 != 0) ? best_i[1] : best_i[0]);
                        int min01_p = ((cmp01 != 0) ? 1 : 0);
                        int cmp23 = ((best_d[3] < best_d[2]) ? 1 : 0);
                        float min23_d = ((cmp23 != 0) ? best_d[3] : best_d[2]);
                        int min23_i = ((cmp23 != 0) ? best_i[3] : best_i[2]);
                        int min23_p = ((cmp23 != 0) ? 3 : 2);
                        int cmp0123 = ((min23_d < min01_d) ? 1 : 0);
                        float min0123_d = ((cmp0123 != 0) ? min23_d : min01_d);
                        int min0123_i = ((cmp0123 != 0) ? min23_i : min01_i);
                        int min0123_p = ((cmp0123 != 0) ? min23_p : min01_p);
                        int cmp_all = ((best_d[4] < min0123_d) ? 1 : 0);
                        float selected_d = ((cmp_all != 0) ? best_d[4] : min0123_d);
                        int selected_i = ((cmp_all != 0) ? best_i[4] : min0123_i);
                        int selected_pos = ((cmp_all != 0) ? 4 : min0123_p);
                        if (out_k < K) {
                            *((float*)(partial_dists + out_base + out_k)) = selected_d;
                            *((int*)(partial_indices + out_base + out_k)) = selected_i;
                        }
                        best_d[selected_pos] = 3.4e+38f;
                        best_i[selected_pos] = -1;
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_SMALL
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define NUM_MAIN_STAGES 1
#define THREADS 256
#define TOP_K_SMALL 5

extern "C" {

__global__ __launch_bounds__(256, 1) void
kernel_knn_build_evolve_7bfc_k5_merge_s4_tree_rowbase(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 256 + tid;
    int stride = num_bids * 256;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * TOP_K_SMALL;
        int split_stride = total_queries * TOP_K_SMALL;
        int partial_base0 = base_row;
        int partial_base1 = base_row + split_stride;
        int partial_base2 = partial_base1 + split_stride;
        int partial_base3 = partial_base2 + split_stride;
        int pos0 = 0;
        int pos1 = 0;
        int pos2 = 0;
        int pos3 = 0;
        int out_base = row * TOP_K_SMALL;
        #pragma unroll
        for (int out_k = 0; out_k < TOP_K_SMALL; out_k++) {
            float cand_d0 = (float)partial_dists[partial_base0 + pos0];
            int cand_i0 = partial_indices[partial_base0 + pos0];
            float cand_d1 = (float)partial_dists[partial_base1 + pos1];
            int cand_i1 = partial_indices[partial_base1 + pos1];
            float cand_d2 = (float)partial_dists[partial_base2 + pos2];
            int cand_i2 = partial_indices[partial_base2 + pos2];
            float cand_d3 = (float)partial_dists[partial_base3 + pos3];
            int cand_i3 = partial_indices[partial_base3 + pos3];
            int cmp01 = ((cand_d1 < cand_d0) ? 1 : 0);
            float best01_d = ((cmp01 != 0) ? cand_d1 : cand_d0);
            int best01_i = ((cmp01 != 0) ? cand_i1 : cand_i0);
            int best01_split = ((cmp01 != 0) ? 1 : 0);
            int cmp23 = ((cand_d3 < cand_d2) ? 1 : 0);
            float best23_d = ((cmp23 != 0) ? cand_d3 : cand_d2);
            int best23_i = ((cmp23 != 0) ? cand_i3 : cand_i2);
            int best23_split = ((cmp23 != 0) ? 3 : 2);
            int cmp_all = ((best23_d < best01_d) ? 1 : 0);
            float best_d = ((cmp_all != 0) ? best23_d : best01_d);
            int best_i = ((cmp_all != 0) ? best23_i : best01_i);
            int best_split = ((cmp_all != 0) ? best23_split : best01_split);
            *((float*)(out_dists + out_base + out_k)) = best_d;
            *((int*)(out_indices + out_base + out_k)) = best_i;
            if (best_split == 0) {
                pos0 = pos0 + 1;
            } else if (best_split == 1) {
                pos1 = pos1 + 1;
            } else {
                if (best_split == 2) {
                    pos2 = pos2 + 1;
                } else {
                    pos3 = pos3 + 1;
                }
            }
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef THREADS
#undef TOP_K_SMALL

#define NUM_MAIN_STAGES 1
#define THREADS 32
#define TOP_K_MAX 10
#define SPLIT_COUNT 4

extern "C" {

__global__ __launch_bounds__(32, 1) void
kernel_knn_build_evolve_7bfc_k10_merge_s4_rowbase_cache(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 32 + tid;
    int stride = num_bids * 32;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * TOP_K_MAX;
        int split_stride = total_queries * TOP_K_MAX;
        int out_base = base_row;
        int split_base0 = base_row;
        int split_base1 = base_row + split_stride;
        int split_base2 = split_base1 + split_stride;
        int split_base3 = split_base2 + split_stride;
        int pos0 = 0;
        int pos1 = 0;
        int pos2 = 0;
        int pos3 = 0;
        float cand_d0 = (float)partial_dists[split_base0];
        int cand_i0 = partial_indices[split_base0];
        float cand_d1 = (float)partial_dists[split_base1];
        int cand_i1 = partial_indices[split_base1];
        float cand_d2 = (float)partial_dists[split_base2];
        int cand_i2 = partial_indices[split_base2];
        float cand_d3 = (float)partial_dists[split_base3];
        int cand_i3 = partial_indices[split_base3];
        #pragma unroll
        for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
            int cand01_cmp = ((cand_d1 < cand_d0) ? 1 : 0);
            float best01_d = ((cand01_cmp != 0) ? cand_d1 : cand_d0);
            int best01_i = ((cand01_cmp != 0) ? cand_i1 : cand_i0);
            int best01_split = ((cand01_cmp != 0) ? 1 : 0);
            int cand23_cmp = ((cand_d3 < cand_d2) ? 1 : 0);
            float best23_d = ((cand23_cmp != 0) ? cand_d3 : cand_d2);
            int best23_i = ((cand23_cmp != 0) ? cand_i3 : cand_i2);
            int best23_split = ((cand23_cmp != 0) ? 3 : 2);
            int best_cmp = ((best23_d < best01_d) ? 1 : 0);
            float best_d = ((best_cmp != 0) ? best23_d : best01_d);
            int best_i = ((best_cmp != 0) ? best23_i : best01_i);
            int best_split = ((best_cmp != 0) ? best23_split : best01_split);
            *((float*)(out_dists + out_base + out_k)) = best_d;
            *((int*)(out_indices + out_base + out_k)) = best_i;
            if (out_k + 1 < TOP_K_MAX) {
                if (best_split == 0) {
                    pos0 = pos0 + 1;
                    int next_addr0 = split_base0 + pos0;
                    cand_d0 = (float)partial_dists[next_addr0];
                    cand_i0 = partial_indices[next_addr0];
                } else if (best_split == 1) {
                    pos1 = pos1 + 1;
                    int next_addr1 = split_base1 + pos1;
                    cand_d1 = (float)partial_dists[next_addr1];
                    cand_i1 = partial_indices[next_addr1];
                } else {
                    if (best_split == 2) {
                        pos2 = pos2 + 1;
                        int next_addr2 = split_base2 + pos2;
                        cand_d2 = (float)partial_dists[next_addr2];
                        cand_i2 = partial_indices[next_addr2];
                    } else {
                        pos3 = pos3 + 1;
                        int next_addr3 = split_base3 + pos3;
                        cand_d3 = (float)partial_dists[next_addr3];
                        cand_i3 = partial_indices[next_addr3];
                    }
                }
            }
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef SPLIT_COUNT
#undef THREADS
#undef TOP_K_MAX

#define NUM_MAIN_STAGES 1
#define THREADS 32
#define TOP_K_MAX 10
#define SPLIT_COUNT 7

extern "C" {

__global__ __launch_bounds__(32, 1) void
kernel_knn_build_evolve_7bfc_k10_merge_s7_rowbase_cache(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 32 + tid;
    int stride = num_bids * 32;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * TOP_K_MAX;
        int split_stride = total_queries * TOP_K_MAX;
        int out_base = base_row;
        int split_pos[SPLIT_COUNT];
        int split_base[SPLIT_COUNT];
        float cand_d[SPLIT_COUNT];
        int cand_i[SPLIT_COUNT];
        #pragma unroll
        for (int split_idx = 0; split_idx < SPLIT_COUNT; split_idx++) {
            split_pos[split_idx] = 0;
            split_base[split_idx] = base_row + split_idx * split_stride;
            cand_d[split_idx] = (float)partial_dists[split_base[split_idx]];
            cand_i[split_idx] = partial_indices[split_base[split_idx]];
        }
        #pragma unroll
        for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
            float best_d = cand_d[0];
            int best_i = cand_i[0];
            int best_split = 0;
            #pragma unroll
            for (int split_idx = 1; split_idx < SPLIT_COUNT; split_idx++) {
                if (cand_d[split_idx] < best_d) {
                    best_d = cand_d[split_idx];
                    best_i = cand_i[split_idx];
                    best_split = split_idx;
                }
            }
            *((float*)(out_dists + out_base + out_k)) = best_d;
            *((int*)(out_indices + out_base + out_k)) = best_i;
            split_pos[best_split] = split_pos[best_split] + 1;
            if (out_k + 1 < TOP_K_MAX) {
                int next_pos = split_pos[best_split];
                int next_addr = split_base[best_split] + next_pos;
                cand_d[best_split] = (float)partial_dists[next_addr];
                cand_i[best_split] = partial_indices[next_addr];
            }
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef SPLIT_COUNT
#undef THREADS
#undef TOP_K_MAX

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 16384
#define SMEM_SMEM_QUERY_STRIDE 16384
#define SMEM_SMEM_DATABASE_OFF 17408
#define SMEM_SMEM_DATABASE_STAGE_BYTES 8192
#define SMEM_SMEM_DATABASE_STRIDE 8192
#define SMEM_SMEM_DATABASE_SQ_OFF 25600
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 25856
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define TOP_K_MAX 10

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_dim_midk_73a9_d64_split_stage1(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tiles, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 17408;
    const int smem_smem_database_sq = smem + 25600;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 0, 1, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 16, 1, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=128
        mbarrier_init_pred(smem + 40, 128, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::1.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    __syncthreads();
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 17408);
    #define smem_database_addr (smem + 17408)
    float* smem_database_sq = (float*)(smem_raw + 25600);
    #define smem_database_sq_addr (smem + 25600)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = bid; work_idx < total_work; work_idx += num_bids) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tiles;
                        int q_tile = query_work % num_q_tiles;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        mbarrier_arrive_expect_tx(query_full_addr, 16384);
                        tma_3d_gmem2smem(smem_query_addr, tmap_query, 0, global_q, 0, query_full_addr);
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            mbarrier_arrive_expect_tx(database_full_addr, 8192);
                            tma_3d_gmem2smem(smem_database_addr, tmap_database, 0, global_m, 0, database_full_addr);
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = bid; work_idx < total_work; work_idx += num_bids) {
                mbarrier_wait(query_full_addr, _phase_query_full_0);
                _phase_query_full_0 ^= 1;
                #pragma unroll 1
                for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                    mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                    _phase_score_empty_0 ^= 1;
                    mbarrier_wait(database_full_addr, _phase_database_full_0);
                    _phase_database_full_0 ^= 1;
                    asm volatile("tcgen05.fence::after_thread_sync;");
                    int _mma_ss_a_lo_0 = make_warp_uniform((smem_query_addr >> 4) & 0x3FFF);
                    int _mma_ss_b_lo_0 = make_warp_uniform((smem_database_addr >> 4) & 0x3FFF);
                    asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    ""
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 135267472;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::1.kind::f16 [%2], da, db, id, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                    elect_commit(score_full_addr);
                    elect_commit(database_empty_addr);
                }
                elect_commit(query_empty_addr);
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = bid; work_idx < total_work; work_idx += num_bids) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tiles;
                int q_tile = query_work % num_q_tiles;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + tmem_row_base_v;
                    float dots[64];
                    tmem_ld_x32(&dots[0], cross_addr);
                    tmem_ld_x32(&dots[32], cross_addr + 32);
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_arrive(score_empty_addr);
                    if (valid_q != 0) {
                        #pragma unroll 2
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            float group_min = _t0[0];
                            if (_t0[1] < group_min) {
                                group_min = _t0[1];
                            }
                            if (_t0[2] < group_min) {
                                group_min = _t0[2];
                            }
                            if (_t0[3] < group_min) {
                                group_min = _t0[3];
                            }
                            if (group_min < best_d[TOP_K_MAX - 1]) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        dist = max_noftz(dist, 0.0f);
                                        if (dist < best_d[TOP_K_MAX - 1]) {
                                            best_d[TOP_K_MAX - 1] = dist;
                                            best_i[TOP_K_MAX - 1] = db_idx;
                                            #pragma unroll
                                            for (int pos = TOP_K_MAX - 1; pos >= 1; pos--) {
                                                if (best_d[pos] < best_d[pos - 1]) {
                                                    float tmp_d = best_d[pos - 1];
                                                    int tmp_i = best_i[pos - 1];
                                                    best_d[pos - 1] = best_d[pos];
                                                    best_i[pos - 1] = best_i[pos];
                                                    best_d[pos] = tmp_d;
                                                    best_i[pos] = tmp_i;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        if (out_k < K) {
                            *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                            *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                        }
                    }
                }
            }
        }
    }

    // Cleanup
    __syncthreads(); // barrier before TMEM dealloc

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::1.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::1.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define NUM_MAIN_STAGES 1
#define THREADS 256
#define TOP_K_MAX 10

extern "C" {

__global__ __launch_bounds__(256, 1) void
kernel_knn_build_evolve_7bfc_split_merge(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int B, int Q, int K, int split_count, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 256 + tid;
    int stride = num_bids * 256;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int batch_idx = row / Q;
        int q_idx = row - batch_idx * Q;
        float best_d[TOP_K_MAX];
        int best_i[TOP_K_MAX];
        #pragma unroll
        for (int kk = 0; kk < TOP_K_MAX; kk++) {
            best_d[kk] = 3.4e+38f;
            best_i[kk] = -1;
        }
        #pragma unroll 1
        for (int split_idx = 0; split_idx < split_count; split_idx++) {
            int partial_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
            #pragma unroll
            for (int cand_k = 0; cand_k < TOP_K_MAX; cand_k++) {
                if (cand_k < K) {
                    float cand_d = (float)partial_dists[partial_base + cand_k];
                    int cand_i = partial_indices[partial_base + cand_k];
                    if (cand_d < best_d[TOP_K_MAX - 1]) {
                        best_d[TOP_K_MAX - 1] = cand_d;
                        best_i[TOP_K_MAX - 1] = cand_i;
                        #pragma unroll
                        for (int pos = TOP_K_MAX - 1; pos >= 1; pos--) {
                            if (best_d[pos] < best_d[pos - 1]) {
                                float tmp_d = best_d[pos - 1];
                                int tmp_i = best_i[pos - 1];
                                best_d[pos - 1] = best_d[pos];
                                best_i[pos - 1] = best_i[pos];
                                best_d[pos] = tmp_d;
                                best_i[pos] = tmp_i;
                            }
                        }
                    }
                }
            }
        }
        int out_base = row * K;
        #pragma unroll
        for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
            if (out_k < K) {
                *((float*)(out_dists + out_base + out_k)) = best_d[out_k];
                *((int*)(out_indices + out_base + out_k)) = best_i[out_k];
            }
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef THREADS
#undef TOP_K_MAX

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 64

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_k64_stage1_tailinf_k64over32tailinfsplitgrid(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 5) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: compute ----
    if (warp <= 3) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[64];
                int best_i[64];
                #pragma unroll
                for (int kk = 0; kk < 64; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                float worst_d = 3.4e+38f;
                int worst_pos = 0;
                int worst_chunk = 0;
                float c0_worst_d = 3.4e+38f;
                int c0_worst_pos = 0;
                float c1_worst_d = 3.4e+38f;
                int c1_worst_pos = 4;
                float c2_worst_d = 3.4e+38f;
                int c2_worst_pos = 8;
                float c3_worst_d = 3.4e+38f;
                int c3_worst_pos = 12;
                float c4_worst_d = 3.4e+38f;
                int c4_worst_pos = 16;
                float c5_worst_d = 3.4e+38f;
                int c5_worst_pos = 20;
                float c6_worst_d = 3.4e+38f;
                int c6_worst_pos = 24;
                float c7_worst_d = 3.4e+38f;
                int c7_worst_pos = 28;
                float c8_worst_d = 3.4e+38f;
                int c8_worst_pos = 32;
                float c9_worst_d = 3.4e+38f;
                int c9_worst_pos = 36;
                float c10_worst_d = 3.4e+38f;
                int c10_worst_pos = 40;
                float c11_worst_d = 3.4e+38f;
                int c11_worst_pos = 44;
                float c12_worst_d = 3.4e+38f;
                int c12_worst_pos = 48;
                float c13_worst_d = 3.4e+38f;
                int c13_worst_pos = 52;
                float c14_worst_d = 3.4e+38f;
                int c14_worst_pos = 56;
                float c15_worst_d = 3.4e+38f;
                int c15_worst_pos = 60;
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 3.4e+38f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 1
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            if (local_db_tile == 0) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    int slot = col_base + vec_col;
                                    best_d[slot] = _t0[vec_col];
                                    best_i[slot] = db_idx;
                                }
                            } else {
                                float group_min = _t0[0];
                                if (_t0[1] < group_min) {
                                    group_min = _t0[1];
                                }
                                if (_t0[2] < group_min) {
                                    group_min = _t0[2];
                                }
                                if (_t0[3] < group_min) {
                                    group_min = _t0[3];
                                }
                                if (group_min < worst_d) {
                                    float sort_d0 = _t0[0];
                                    float sort_d1 = _t0[1];
                                    float sort_d2 = _t0[2];
                                    float sort_d3 = _t0[3];
                                    int sort_col0 = 0;
                                    int sort_col1 = 1;
                                    int sort_col2 = 2;
                                    int sort_col3 = 3;
                                    float tmp_d = 0.0f;
                                    int tmp_col = 0;
                                    if (sort_d1 < sort_d0) {
                                        tmp_d = sort_d0;
                                        sort_d0 = sort_d1;
                                        sort_d1 = tmp_d;
                                        tmp_col = sort_col0;
                                        sort_col0 = sort_col1;
                                        sort_col1 = tmp_col;
                                    }
                                    if (sort_d3 < sort_d2) {
                                        tmp_d = sort_d2;
                                        sort_d2 = sort_d3;
                                        sort_d3 = tmp_d;
                                        tmp_col = sort_col2;
                                        sort_col2 = sort_col3;
                                        sort_col3 = tmp_col;
                                    }
                                    if (sort_d2 < sort_d0) {
                                        tmp_d = sort_d0;
                                        sort_d0 = sort_d2;
                                        sort_d2 = tmp_d;
                                        tmp_col = sort_col0;
                                        sort_col0 = sort_col2;
                                        sort_col2 = tmp_col;
                                    }
                                    if (sort_d3 < sort_d1) {
                                        tmp_d = sort_d1;
                                        sort_d1 = sort_d3;
                                        sort_d3 = tmp_d;
                                        tmp_col = sort_col1;
                                        sort_col1 = sort_col3;
                                        sort_col3 = tmp_col;
                                    }
                                    if (sort_d2 < sort_d1) {
                                        tmp_d = sort_d1;
                                        sort_d1 = sort_d2;
                                        sort_d2 = tmp_d;
                                        tmp_col = sort_col1;
                                        sort_col1 = sort_col2;
                                        sort_col2 = tmp_col;
                                    }
                                    #pragma unroll
                                    for (int visit = 0; visit < 4; visit++) {
                                        int vec_col = sort_col0;
                                        float dist = sort_d0;
                                        if (visit == 1) {
                                            vec_col = sort_col1;
                                            dist = sort_d1;
                                        }
                                        if (visit == 2) {
                                            vec_col = sort_col2;
                                            dist = sort_d2;
                                        }
                                        if (visit == 3) {
                                            vec_col = sort_col3;
                                            dist = sort_d3;
                                        }
                                        if (dist >= worst_d) {
                                            break;
                                        }
                                        int db_idx = db_start + col_base + vec_col;
                                        best_d[worst_pos] = dist;
                                        best_i[worst_pos] = db_idx;
                                        int refresh_base = worst_chunk * 4;
                                        float refresh_worst_d = best_d[refresh_base];
                                        int refresh_worst_pos = refresh_base;
                                        #pragma unroll
                                        for (int offset = 1; offset < 4; offset++) {
                                            int scan_pos = refresh_base + offset;
                                            if (best_d[scan_pos] > refresh_worst_d) {
                                                refresh_worst_d = best_d[scan_pos];
                                                refresh_worst_pos = scan_pos;
                                            }
                                        }
                                        if (worst_chunk == 0) {
                                            c0_worst_d = refresh_worst_d;
                                            c0_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 1) {
                                            c1_worst_d = refresh_worst_d;
                                            c1_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 2) {
                                            c2_worst_d = refresh_worst_d;
                                            c2_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 3) {
                                            c3_worst_d = refresh_worst_d;
                                            c3_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 4) {
                                            c4_worst_d = refresh_worst_d;
                                            c4_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 5) {
                                            c5_worst_d = refresh_worst_d;
                                            c5_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 6) {
                                            c6_worst_d = refresh_worst_d;
                                            c6_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 7) {
                                            c7_worst_d = refresh_worst_d;
                                            c7_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 8) {
                                            c8_worst_d = refresh_worst_d;
                                            c8_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 9) {
                                            c9_worst_d = refresh_worst_d;
                                            c9_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 10) {
                                            c10_worst_d = refresh_worst_d;
                                            c10_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 11) {
                                            c11_worst_d = refresh_worst_d;
                                            c11_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 12) {
                                            c12_worst_d = refresh_worst_d;
                                            c12_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 13) {
                                            c13_worst_d = refresh_worst_d;
                                            c13_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 14) {
                                            c14_worst_d = refresh_worst_d;
                                            c14_worst_pos = refresh_worst_pos;
                                        }
                                        if (worst_chunk == 15) {
                                            c15_worst_d = refresh_worst_d;
                                            c15_worst_pos = refresh_worst_pos;
                                        }
                                        worst_d = c0_worst_d;
                                        worst_pos = c0_worst_pos;
                                        worst_chunk = 0;
                                        if (c1_worst_d > worst_d) {
                                            worst_d = c1_worst_d;
                                            worst_pos = c1_worst_pos;
                                            worst_chunk = 1;
                                        }
                                        if (c2_worst_d > worst_d) {
                                            worst_d = c2_worst_d;
                                            worst_pos = c2_worst_pos;
                                            worst_chunk = 2;
                                        }
                                        if (c3_worst_d > worst_d) {
                                            worst_d = c3_worst_d;
                                            worst_pos = c3_worst_pos;
                                            worst_chunk = 3;
                                        }
                                        if (c4_worst_d > worst_d) {
                                            worst_d = c4_worst_d;
                                            worst_pos = c4_worst_pos;
                                            worst_chunk = 4;
                                        }
                                        if (c5_worst_d > worst_d) {
                                            worst_d = c5_worst_d;
                                            worst_pos = c5_worst_pos;
                                            worst_chunk = 5;
                                        }
                                        if (c6_worst_d > worst_d) {
                                            worst_d = c6_worst_d;
                                            worst_pos = c6_worst_pos;
                                            worst_chunk = 6;
                                        }
                                        if (c7_worst_d > worst_d) {
                                            worst_d = c7_worst_d;
                                            worst_pos = c7_worst_pos;
                                            worst_chunk = 7;
                                        }
                                        if (c8_worst_d > worst_d) {
                                            worst_d = c8_worst_d;
                                            worst_pos = c8_worst_pos;
                                            worst_chunk = 8;
                                        }
                                        if (c9_worst_d > worst_d) {
                                            worst_d = c9_worst_d;
                                            worst_pos = c9_worst_pos;
                                            worst_chunk = 9;
                                        }
                                        if (c10_worst_d > worst_d) {
                                            worst_d = c10_worst_d;
                                            worst_pos = c10_worst_pos;
                                            worst_chunk = 10;
                                        }
                                        if (c11_worst_d > worst_d) {
                                            worst_d = c11_worst_d;
                                            worst_pos = c11_worst_pos;
                                            worst_chunk = 11;
                                        }
                                        if (c12_worst_d > worst_d) {
                                            worst_d = c12_worst_d;
                                            worst_pos = c12_worst_pos;
                                            worst_chunk = 12;
                                        }
                                        if (c13_worst_d > worst_d) {
                                            worst_d = c13_worst_d;
                                            worst_pos = c13_worst_pos;
                                            worst_chunk = 13;
                                        }
                                        if (c14_worst_d > worst_d) {
                                            worst_d = c14_worst_d;
                                            worst_pos = c14_worst_pos;
                                            worst_chunk = 14;
                                        }
                                        if (c15_worst_d > worst_d) {
                                            worst_d = c15_worst_d;
                                            worst_pos = c15_worst_pos;
                                            worst_chunk = 15;
                                        }
                                    }
                                }
                            }
                        }
                        if (local_db_tile == 0) {
                            c0_worst_d = best_d[0];
                            c0_worst_pos = 0;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                if (best_d[offset] > c0_worst_d) {
                                    c0_worst_d = best_d[offset];
                                    c0_worst_pos = offset;
                                }
                            }
                            c1_worst_d = best_d[4];
                            c1_worst_pos = 4;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 4 + offset;
                                if (best_d[scan_pos] > c1_worst_d) {
                                    c1_worst_d = best_d[scan_pos];
                                    c1_worst_pos = scan_pos;
                                }
                            }
                            c2_worst_d = best_d[8];
                            c2_worst_pos = 8;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 8 + offset;
                                if (best_d[scan_pos] > c2_worst_d) {
                                    c2_worst_d = best_d[scan_pos];
                                    c2_worst_pos = scan_pos;
                                }
                            }
                            c3_worst_d = best_d[12];
                            c3_worst_pos = 12;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 12 + offset;
                                if (best_d[scan_pos] > c3_worst_d) {
                                    c3_worst_d = best_d[scan_pos];
                                    c3_worst_pos = scan_pos;
                                }
                            }
                            c4_worst_d = best_d[16];
                            c4_worst_pos = 16;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 16 + offset;
                                if (best_d[scan_pos] > c4_worst_d) {
                                    c4_worst_d = best_d[scan_pos];
                                    c4_worst_pos = scan_pos;
                                }
                            }
                            c5_worst_d = best_d[20];
                            c5_worst_pos = 20;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 20 + offset;
                                if (best_d[scan_pos] > c5_worst_d) {
                                    c5_worst_d = best_d[scan_pos];
                                    c5_worst_pos = scan_pos;
                                }
                            }
                            c6_worst_d = best_d[24];
                            c6_worst_pos = 24;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 24 + offset;
                                if (best_d[scan_pos] > c6_worst_d) {
                                    c6_worst_d = best_d[scan_pos];
                                    c6_worst_pos = scan_pos;
                                }
                            }
                            c7_worst_d = best_d[28];
                            c7_worst_pos = 28;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 28 + offset;
                                if (best_d[scan_pos] > c7_worst_d) {
                                    c7_worst_d = best_d[scan_pos];
                                    c7_worst_pos = scan_pos;
                                }
                            }
                            c8_worst_d = best_d[32];
                            c8_worst_pos = 32;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 32 + offset;
                                if (best_d[scan_pos] > c8_worst_d) {
                                    c8_worst_d = best_d[scan_pos];
                                    c8_worst_pos = scan_pos;
                                }
                            }
                            c9_worst_d = best_d[36];
                            c9_worst_pos = 36;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 36 + offset;
                                if (best_d[scan_pos] > c9_worst_d) {
                                    c9_worst_d = best_d[scan_pos];
                                    c9_worst_pos = scan_pos;
                                }
                            }
                            c10_worst_d = best_d[40];
                            c10_worst_pos = 40;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 40 + offset;
                                if (best_d[scan_pos] > c10_worst_d) {
                                    c10_worst_d = best_d[scan_pos];
                                    c10_worst_pos = scan_pos;
                                }
                            }
                            c11_worst_d = best_d[44];
                            c11_worst_pos = 44;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 44 + offset;
                                if (best_d[scan_pos] > c11_worst_d) {
                                    c11_worst_d = best_d[scan_pos];
                                    c11_worst_pos = scan_pos;
                                }
                            }
                            c12_worst_d = best_d[48];
                            c12_worst_pos = 48;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 48 + offset;
                                if (best_d[scan_pos] > c12_worst_d) {
                                    c12_worst_d = best_d[scan_pos];
                                    c12_worst_pos = scan_pos;
                                }
                            }
                            c13_worst_d = best_d[52];
                            c13_worst_pos = 52;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 52 + offset;
                                if (best_d[scan_pos] > c13_worst_d) {
                                    c13_worst_d = best_d[scan_pos];
                                    c13_worst_pos = scan_pos;
                                }
                            }
                            c14_worst_d = best_d[56];
                            c14_worst_pos = 56;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 56 + offset;
                                if (best_d[scan_pos] > c14_worst_d) {
                                    c14_worst_d = best_d[scan_pos];
                                    c14_worst_pos = scan_pos;
                                }
                            }
                            c15_worst_d = best_d[60];
                            c15_worst_pos = 60;
                            #pragma unroll
                            for (int offset = 1; offset < 4; offset++) {
                                int scan_pos = 60 + offset;
                                if (best_d[scan_pos] > c15_worst_d) {
                                    c15_worst_d = best_d[scan_pos];
                                    c15_worst_pos = scan_pos;
                                }
                            }
                            worst_d = c0_worst_d;
                            worst_pos = c0_worst_pos;
                            worst_chunk = 0;
                            if (c1_worst_d > worst_d) {
                                worst_d = c1_worst_d;
                                worst_pos = c1_worst_pos;
                                worst_chunk = 1;
                            }
                            if (c2_worst_d > worst_d) {
                                worst_d = c2_worst_d;
                                worst_pos = c2_worst_pos;
                                worst_chunk = 2;
                            }
                            if (c3_worst_d > worst_d) {
                                worst_d = c3_worst_d;
                                worst_pos = c3_worst_pos;
                                worst_chunk = 3;
                            }
                            if (c4_worst_d > worst_d) {
                                worst_d = c4_worst_d;
                                worst_pos = c4_worst_pos;
                                worst_chunk = 4;
                            }
                            if (c5_worst_d > worst_d) {
                                worst_d = c5_worst_d;
                                worst_pos = c5_worst_pos;
                                worst_chunk = 5;
                            }
                            if (c6_worst_d > worst_d) {
                                worst_d = c6_worst_d;
                                worst_pos = c6_worst_pos;
                                worst_chunk = 6;
                            }
                            if (c7_worst_d > worst_d) {
                                worst_d = c7_worst_d;
                                worst_pos = c7_worst_pos;
                                worst_chunk = 7;
                            }
                            if (c8_worst_d > worst_d) {
                                worst_d = c8_worst_d;
                                worst_pos = c8_worst_pos;
                                worst_chunk = 8;
                            }
                            if (c9_worst_d > worst_d) {
                                worst_d = c9_worst_d;
                                worst_pos = c9_worst_pos;
                                worst_chunk = 9;
                            }
                            if (c10_worst_d > worst_d) {
                                worst_d = c10_worst_d;
                                worst_pos = c10_worst_pos;
                                worst_chunk = 10;
                            }
                            if (c11_worst_d > worst_d) {
                                worst_d = c11_worst_d;
                                worst_pos = c11_worst_pos;
                                worst_chunk = 11;
                            }
                            if (c12_worst_d > worst_d) {
                                worst_d = c12_worst_d;
                                worst_pos = c12_worst_pos;
                                worst_chunk = 12;
                            }
                            if (c13_worst_d > worst_d) {
                                worst_d = c13_worst_d;
                                worst_pos = c13_worst_pos;
                                worst_chunk = 13;
                            }
                            if (c14_worst_d > worst_d) {
                                worst_d = c14_worst_d;
                                worst_pos = c14_worst_pos;
                                worst_chunk = 14;
                            }
                            if (c15_worst_d > worst_d) {
                                worst_d = c15_worst_d;
                                worst_pos = c15_worst_pos;
                                worst_chunk = 15;
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < 64; out_k++) {
                        *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                        *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                    }
                }
            }
        }
    // ---- Role: load ----
    } else if (warp == 4) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 4) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 5) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 5) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define NUM_MAIN_STAGES 1
#define THREADS 128
#define TOP_K_MAX 64
#define SPLIT_COUNT 8

extern "C" {

__global__ __launch_bounds__(128, 1) void
kernel_knn_build_k64_merge_s8_unordered_warp_select_k64over32s8warpselect(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int row = bid * 4 + warp;
    int base_row = row * TOP_K_MAX;
    int split_stride = total_queries * TOP_K_MAX;
    int cand_lo = lane;
    int cand_hi = lane + 32;
    if (row < total_queries) {
        float cand_d[16];
        int cand_i[16];
        #pragma unroll
        for (int split_idx = 0; split_idx < 8; split_idx++) {
            int split_base = base_row + split_idx * split_stride;
            cand_d[split_idx * 2] = (float)partial_dists[split_base + cand_lo];
            cand_i[split_idx * 2] = partial_indices[split_base + cand_lo];
            cand_d[split_idx * 2 + 1] = (float)partial_dists[split_base + cand_hi];
            cand_i[split_idx * 2 + 1] = partial_indices[split_base + cand_hi];
        }
        #pragma unroll
        for (int out_k = 0; out_k < 64; out_k++) {
            float winner_d = cand_d[0];
            int winner_i = cand_i[0];
            int winner_slot = 0;
            #pragma unroll
            for (int slot = 1; slot < 16; slot++) {
                if (cand_d[slot] < winner_d) {
                    winner_d = cand_d[slot];
                    winner_i = cand_i[slot];
                    winner_slot = slot;
                }
            }
            float warp_min = winner_d;
            #pragma unroll
            for (int offset = 16; offset > 0; offset >>= 1)
                warp_min = fminf(warp_min, __shfl_xor_sync(0xFFFFFFFF, warp_min, offset));
            int _vote_0 = __ballot_sync(0xFFFFFFFF, winner_d == warp_min);
            int owner_ballot = _vote_0;
            int _ffs_0 = __ffs(owner_ballot);
            int winner_lane = _ffs_0 - 1;
            winner_i = __shfl_sync(0xFFFFFFFF, winner_i, winner_lane);
            winner_slot = __shfl_sync(0xFFFFFFFF, winner_slot, winner_lane);
            if (lane == 0) {
                *((float*)(out_dists + base_row + out_k)) = warp_min;
                *((int*)(out_indices + base_row + out_k)) = winner_i;
            }
            if (lane == winner_lane) {
                #pragma unroll
                for (int slot = 0; slot < 16; slot++) {
                    if (winner_slot == slot) {
                        cand_d[slot] = 3.4e+38f;
                    }
                }
            }
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef SPLIT_COUNT
#undef THREADS
#undef TOP_K_MAX

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 48

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_u2_stage1_k32_unordered_k48over32(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                float worst_d = 3.4e+38f;
                int worst_pos = 0;
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 2
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            float group_min = _t0[0];
                            if (_t0[1] < group_min) {
                                group_min = _t0[1];
                            }
                            if (_t0[2] < group_min) {
                                group_min = _t0[2];
                            }
                            if (_t0[3] < group_min) {
                                group_min = _t0[3];
                            }
                            if (group_min < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            worst_d = best_d[0];
                                            worst_pos = 0;
                                            #pragma unroll
                                            for (int scan_pos = 1; scan_pos < TOP_K_MAX; scan_pos++) {
                                                if (best_d[scan_pos] > worst_d) {
                                                    worst_d = best_d[scan_pos];
                                                    worst_pos = scan_pos;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                        *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 32

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_u2_stage1_k32_unordered(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                float worst_d = 3.4e+38f;
                int worst_pos = 0;
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 2
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            float group_min = _t0[0];
                            if (_t0[1] < group_min) {
                                group_min = _t0[1];
                            }
                            if (_t0[2] < group_min) {
                                group_min = _t0[2];
                            }
                            if (_t0[3] < group_min) {
                                group_min = _t0[3];
                            }
                            if (group_min < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            worst_d = best_d[0];
                                            worst_pos = 0;
                                            #pragma unroll
                                            for (int scan_pos = 1; scan_pos < TOP_K_MAX; scan_pos++) {
                                                if (best_d[scan_pos] > worst_d) {
                                                    worst_d = best_d[scan_pos];
                                                    worst_pos = scan_pos;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                        *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 20

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_u2_stage1_k20split(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 2
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            float group_min = _t0[0];
                            if (_t0[1] < group_min) {
                                group_min = _t0[1];
                            }
                            if (_t0[2] < group_min) {
                                group_min = _t0[2];
                            }
                            if (_t0[3] < group_min) {
                                group_min = _t0[3];
                            }
                            if (group_min < best_d[TOP_K_MAX - 1]) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < best_d[TOP_K_MAX - 1]) {
                                            best_d[TOP_K_MAX - 1] = dist;
                                            best_i[TOP_K_MAX - 1] = db_idx;
                                            #pragma unroll
                                            for (int pos = TOP_K_MAX - 1; pos >= 1; pos--) {
                                                if (best_d[pos] < best_d[pos - 1]) {
                                                    float tmp_d = best_d[pos - 1];
                                                    int tmp_i = best_i[pos - 1];
                                                    best_d[pos - 1] = best_d[pos];
                                                    best_i[pos - 1] = best_i[pos];
                                                    best_d[pos] = tmp_d;
                                                    best_i[pos] = tmp_i;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        if (out_k < K) {
                            *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                            *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                        }
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 10

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_stage1_batch8_cond4_vmin_maxtree(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                float worst_d = 3.4e+38f;
                int worst_pos = 0;
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 1
                        for (int col_base = 0; col_base < 64; col_base += 8) {
                            float dist_vec0[4];
                            dist_vec0[0] = dots[col_base];
                            dist_vec0[1] = dots[col_base + 1];
                            dist_vec0[2] = dots[col_base + 2];
                            dist_vec0[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec0)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec0[4];
                            db_sq_vec0[0] = smem_database_sq[col_base];
                            db_sq_vec0[1] = smem_database_sq[col_base + 1];
                            db_sq_vec0[2] = smem_database_sq[col_base + 2];
                            db_sq_vec0[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec0)[_la], reinterpret_cast<const float2*>(db_sq_vec0)[_la]);
                            float dist_vec1[4];
                            dist_vec1[0] = dots[col_base + 4];
                            dist_vec1[1] = dots[col_base + 5];
                            dist_vec1[2] = dots[col_base + 6];
                            dist_vec1[3] = dots[col_base + 7];
                            const float2 _fma_b2_2 = {-2.0f, -2.0f};
                            const float2 _fma_c2_3 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec1)[_lf], _fma_b2_2, _fma_c2_3);
                            float db_sq_vec1[4];
                            db_sq_vec1[0] = smem_database_sq[col_base + 4];
                            db_sq_vec1[1] = smem_database_sq[col_base + 5];
                            db_sq_vec1[2] = smem_database_sq[col_base + 6];
                            db_sq_vec1[3] = smem_database_sq[col_base + 7];
                            float _t1[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t1)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec1)[_la], reinterpret_cast<const float2*>(db_sq_vec1)[_la]);
                            float _t0_min = _t0[0];
                            #pragma unroll
                            for (int _lr = 1; _lr < 4; _lr++) {
                                _t0_min = fminf(_t0_min, _t0[_lr]);
                            }
                            float group_min0 = _t0_min;
                            float _t1_min = _t1[0];
                            #pragma unroll
                            for (int _lr = 1; _lr < 4; _lr++) {
                                _t1_min = fminf(_t1_min, _t1[_lr]);
                            }
                            float group_min1 = _t1_min;
                            if (group_min0 < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            int cmp01 = ((best_d[1] > best_d[0]) ? 1 : 0);
                                            float max01_d = ((cmp01 != 0) ? best_d[1] : best_d[0]);
                                            int max01_p = ((cmp01 != 0) ? 1 : 0);
                                            int cmp23 = ((best_d[3] > best_d[2]) ? 1 : 0);
                                            float max23_d = ((cmp23 != 0) ? best_d[3] : best_d[2]);
                                            int max23_p = ((cmp23 != 0) ? 3 : 2);
                                            int cmp45 = ((best_d[5] > best_d[4]) ? 1 : 0);
                                            float max45_d = ((cmp45 != 0) ? best_d[5] : best_d[4]);
                                            int max45_p = ((cmp45 != 0) ? 5 : 4);
                                            int cmp67 = ((best_d[7] > best_d[6]) ? 1 : 0);
                                            float max67_d = ((cmp67 != 0) ? best_d[7] : best_d[6]);
                                            int max67_p = ((cmp67 != 0) ? 7 : 6);
                                            int cmp89 = ((best_d[9] > best_d[8]) ? 1 : 0);
                                            float max89_d = ((cmp89 != 0) ? best_d[9] : best_d[8]);
                                            int max89_p = ((cmp89 != 0) ? 9 : 8);
                                            int cmp0123 = ((max23_d > max01_d) ? 1 : 0);
                                            float max0123_d = ((cmp0123 != 0) ? max23_d : max01_d);
                                            int max0123_p = ((cmp0123 != 0) ? max23_p : max01_p);
                                            int cmp4567 = ((max67_d > max45_d) ? 1 : 0);
                                            float max4567_d = ((cmp4567 != 0) ? max67_d : max45_d);
                                            int max4567_p = ((cmp4567 != 0) ? max67_p : max45_p);
                                            int cmp0_7 = ((max4567_d > max0123_d) ? 1 : 0);
                                            float max0_7_d = ((cmp0_7 != 0) ? max4567_d : max0123_d);
                                            int max0_7_p = ((cmp0_7 != 0) ? max4567_p : max0123_p);
                                            int cmp_all = ((max89_d > max0_7_d) ? 1 : 0);
                                            worst_d = ((cmp_all != 0) ? max89_d : max0_7_d);
                                            worst_pos = ((cmp_all != 0) ? max89_p : max0_7_p);
                                        }
                                    }
                                }
                            }
                            if (group_min1 < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + 4 + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t1[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            int cmp01 = ((best_d[1] > best_d[0]) ? 1 : 0);
                                            float max01_d = ((cmp01 != 0) ? best_d[1] : best_d[0]);
                                            int max01_p = ((cmp01 != 0) ? 1 : 0);
                                            int cmp23 = ((best_d[3] > best_d[2]) ? 1 : 0);
                                            float max23_d = ((cmp23 != 0) ? best_d[3] : best_d[2]);
                                            int max23_p = ((cmp23 != 0) ? 3 : 2);
                                            int cmp45 = ((best_d[5] > best_d[4]) ? 1 : 0);
                                            float max45_d = ((cmp45 != 0) ? best_d[5] : best_d[4]);
                                            int max45_p = ((cmp45 != 0) ? 5 : 4);
                                            int cmp67 = ((best_d[7] > best_d[6]) ? 1 : 0);
                                            float max67_d = ((cmp67 != 0) ? best_d[7] : best_d[6]);
                                            int max67_p = ((cmp67 != 0) ? 7 : 6);
                                            int cmp89 = ((best_d[9] > best_d[8]) ? 1 : 0);
                                            float max89_d = ((cmp89 != 0) ? best_d[9] : best_d[8]);
                                            int max89_p = ((cmp89 != 0) ? 9 : 8);
                                            int cmp0123 = ((max23_d > max01_d) ? 1 : 0);
                                            float max0123_d = ((cmp0123 != 0) ? max23_d : max01_d);
                                            int max0123_p = ((cmp0123 != 0) ? max23_p : max01_p);
                                            int cmp4567 = ((max67_d > max45_d) ? 1 : 0);
                                            float max4567_d = ((cmp4567 != 0) ? max67_d : max45_d);
                                            int max4567_p = ((cmp4567 != 0) ? max67_p : max45_p);
                                            int cmp0_7 = ((max4567_d > max0123_d) ? 1 : 0);
                                            float max0_7_d = ((cmp0_7 != 0) ? max4567_d : max0123_d);
                                            int max0_7_p = ((cmp0_7 != 0) ? max4567_p : max0123_p);
                                            int cmp_all = ((max89_d > max0_7_d) ? 1 : 0);
                                            worst_d = ((cmp_all != 0) ? max89_d : max0_7_d);
                                            worst_pos = ((cmp_all != 0) ? max89_p : max0_7_p);
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        int cmp01_min = ((best_d[1] < best_d[0]) ? 1 : 0);
                        float min01_d = ((cmp01_min != 0) ? best_d[1] : best_d[0]);
                        int min01_i = ((cmp01_min != 0) ? best_i[1] : best_i[0]);
                        int min01_p = ((cmp01_min != 0) ? 1 : 0);
                        int cmp23_min = ((best_d[3] < best_d[2]) ? 1 : 0);
                        float min23_d = ((cmp23_min != 0) ? best_d[3] : best_d[2]);
                        int min23_i = ((cmp23_min != 0) ? best_i[3] : best_i[2]);
                        int min23_p = ((cmp23_min != 0) ? 3 : 2);
                        int cmp45_min = ((best_d[5] < best_d[4]) ? 1 : 0);
                        float min45_d = ((cmp45_min != 0) ? best_d[5] : best_d[4]);
                        int min45_i = ((cmp45_min != 0) ? best_i[5] : best_i[4]);
                        int min45_p = ((cmp45_min != 0) ? 5 : 4);
                        int cmp67_min = ((best_d[7] < best_d[6]) ? 1 : 0);
                        float min67_d = ((cmp67_min != 0) ? best_d[7] : best_d[6]);
                        int min67_i = ((cmp67_min != 0) ? best_i[7] : best_i[6]);
                        int min67_p = ((cmp67_min != 0) ? 7 : 6);
                        int cmp89_min = ((best_d[9] < best_d[8]) ? 1 : 0);
                        float min89_d = ((cmp89_min != 0) ? best_d[9] : best_d[8]);
                        int min89_i = ((cmp89_min != 0) ? best_i[9] : best_i[8]);
                        int min89_p = ((cmp89_min != 0) ? 9 : 8);
                        int cmp0123_min = ((min23_d < min01_d) ? 1 : 0);
                        float min0123_d = ((cmp0123_min != 0) ? min23_d : min01_d);
                        int min0123_i = ((cmp0123_min != 0) ? min23_i : min01_i);
                        int min0123_p = ((cmp0123_min != 0) ? min23_p : min01_p);
                        int cmp4567_min = ((min67_d < min45_d) ? 1 : 0);
                        float min4567_d = ((cmp4567_min != 0) ? min67_d : min45_d);
                        int min4567_i = ((cmp4567_min != 0) ? min67_i : min45_i);
                        int min4567_p = ((cmp4567_min != 0) ? min67_p : min45_p);
                        int cmp0_7_min = ((min4567_d < min0123_d) ? 1 : 0);
                        float min0_7_d = ((cmp0_7_min != 0) ? min4567_d : min0123_d);
                        int min0_7_i = ((cmp0_7_min != 0) ? min4567_i : min0123_i);
                        int min0_7_p = ((cmp0_7_min != 0) ? min4567_p : min0123_p);
                        int cmp_all_min = ((min89_d < min0_7_d) ? 1 : 0);
                        float selected_d = ((cmp_all_min != 0) ? min89_d : min0_7_d);
                        int selected_i = ((cmp_all_min != 0) ? min89_i : min0_7_i);
                        int selected_pos = ((cmp_all_min != 0) ? min89_p : min0_7_p);
                        if (out_k < K) {
                            *((float*)(partial_dists + out_base + out_k)) = selected_d;
                            *((int*)(partial_indices + out_base + out_k)) = selected_i;
                        }
                        best_d[selected_pos] = 3.4e+38f;
                        best_i[selected_pos] = -1;
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 16

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_u2_stage1_k16split(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 2
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            float group_min = _t0[0];
                            if (_t0[1] < group_min) {
                                group_min = _t0[1];
                            }
                            if (_t0[2] < group_min) {
                                group_min = _t0[2];
                            }
                            if (_t0[3] < group_min) {
                                group_min = _t0[3];
                            }
                            if (group_min < best_d[TOP_K_MAX - 1]) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < best_d[TOP_K_MAX - 1]) {
                                            best_d[TOP_K_MAX - 1] = dist;
                                            best_i[TOP_K_MAX - 1] = db_idx;
                                            #pragma unroll
                                            for (int pos = TOP_K_MAX - 1; pos >= 1; pos--) {
                                                if (best_d[pos] < best_d[pos - 1]) {
                                                    float tmp_d = best_d[pos - 1];
                                                    int tmp_i = best_i[pos - 1];
                                                    best_d[pos - 1] = best_d[pos];
                                                    best_i[pos - 1] = best_i[pos];
                                                    best_d[pos] = tmp_d;
                                                    best_i[pos] = tmp_i;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        if (out_k < K) {
                            *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                            *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                        }
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define NUM_MAIN_STAGES 1
#define THREADS 32
#define TOP_K_MAX 16

extern "C" {

__global__ __launch_bounds__(32, 1) void
kernel_knn_build_evolve_7bfc_k32_merge_s4_rowbase_cache_k16split(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int K, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 32 + tid;
    int stride = num_bids * 32;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * K;
        int split_stride = total_queries * K;
        int out_base = base_row;
        int split_base0 = base_row;
        int split_base1 = base_row + split_stride;
        int split_base2 = split_base1 + split_stride;
        int split_base3 = split_base2 + split_stride;
        int pos0 = 0;
        int pos1 = 0;
        int pos2 = 0;
        int pos3 = 0;
        float cand_d0 = (float)partial_dists[split_base0];
        int cand_i0 = partial_indices[split_base0];
        float cand_d1 = (float)partial_dists[split_base1];
        int cand_i1 = partial_indices[split_base1];
        float cand_d2 = (float)partial_dists[split_base2];
        int cand_i2 = partial_indices[split_base2];
        float cand_d3 = (float)partial_dists[split_base3];
        int cand_i3 = partial_indices[split_base3];
        #pragma unroll
        for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
            if (out_k < K) {
                int cand01_cmp = ((cand_d1 < cand_d0) ? 1 : 0);
                float best01_d = ((cand01_cmp != 0) ? cand_d1 : cand_d0);
                int best01_i = ((cand01_cmp != 0) ? cand_i1 : cand_i0);
                int best01_split = ((cand01_cmp != 0) ? 1 : 0);
                int cand23_cmp = ((cand_d3 < cand_d2) ? 1 : 0);
                float best23_d = ((cand23_cmp != 0) ? cand_d3 : cand_d2);
                int best23_i = ((cand23_cmp != 0) ? cand_i3 : cand_i2);
                int best23_split = ((cand23_cmp != 0) ? 3 : 2);
                int best_cmp = ((best23_d < best01_d) ? 1 : 0);
                float best_d = ((best_cmp != 0) ? best23_d : best01_d);
                int best_i = ((best_cmp != 0) ? best23_i : best01_i);
                int best_split = ((best_cmp != 0) ? best23_split : best01_split);
                *((float*)(out_dists + out_base + out_k)) = best_d;
                *((int*)(out_indices + out_base + out_k)) = best_i;
                if (out_k + 1 < K) {
                    if (best_split == 0) {
                        pos0 = pos0 + 1;
                        int next_addr0 = split_base0 + pos0;
                        cand_d0 = (float)partial_dists[next_addr0];
                        cand_i0 = partial_indices[next_addr0];
                    } else if (best_split == 1) {
                        pos1 = pos1 + 1;
                        int next_addr1 = split_base1 + pos1;
                        cand_d1 = (float)partial_dists[next_addr1];
                        cand_i1 = partial_indices[next_addr1];
                    } else {
                        if (best_split == 2) {
                            pos2 = pos2 + 1;
                            int next_addr2 = split_base2 + pos2;
                            cand_d2 = (float)partial_dists[next_addr2];
                            cand_i2 = partial_indices[next_addr2];
                        } else {
                            pos3 = pos3 + 1;
                            int next_addr3 = split_base3 + pos3;
                            cand_d3 = (float)partial_dists[next_addr3];
                            cand_i3 = partial_indices[next_addr3];
                        }
                    }
                }
            }
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef THREADS
#undef TOP_K_MAX

#define TMEM_NCOLS 64
#define TMEM_CROSS_OFFSET 0
#define NUM_MAIN_STAGES 1
#define SMEM_SMEM_QUERY_OFF 1024
#define SMEM_SMEM_QUERY_STAGE_BYTES 32768
#define SMEM_SMEM_QUERY_STRIDE 32768
#define SMEM_SMEM_DATABASE_OFF 33792
#define SMEM_SMEM_DATABASE_STAGE_BYTES 16384
#define SMEM_SMEM_DATABASE_STRIDE 16384
#define SMEM_SMEM_DATABASE_SQ_OFF 50176
#define SMEM_SMEM_DATABASE_SQ_STAGE_BYTES 256
#define SMEM_SMEM_DATABASE_SQ_STRIDE 256
#define SMEM_TOTAL 50432
#define THREADS 192
#define BLOCK_Q 128
#define BLOCK_M 64
#define FEAT_D 128
#define TOP_K_MAX 96

extern "C" {

__global__ __launch_bounds__(192, 1) void
kernel_knn_build_evolve_7bfc_split_cg2_u2_stage1_k32_unordered_k96over64(float* __restrict__ query_sq, float* __restrict__ database_sq, float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, const void* tmap_query, const void* tmap_database, int B, int Q, int M, int K, int num_q_tile_pairs, int db_tiles_per_split, int split_count, int total_work)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;

    extern __shared__ __align__(1024) char smem_raw[];
    int smem;
    smem = (int)(unsigned long long)__cvta_generic_to_shared(smem_raw);
    const int smem_smem_query = smem + 1024;
    const int smem_smem_database = smem + 33792;
    const int smem_smem_database_sq = smem + 50176;

    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;
    const unsigned int clusters_x = gridDim.x / 2;
    const unsigned int cluster_id = ((blockIdx.z * gridDim.y + blockIdx.y) * clusters_x) + blockIdx.x / 2;
    const unsigned int num_clusters = clusters_x * gridDim.y * gridDim.z;

    int cta_rank;
    asm volatile("mov.b32 %0, %%cluster_ctarank;" : "=r"(cta_rank));

    // Mbarrier init (6 groups, 6 barriers)
    // Mbarriers at smem_raw[0..48)

    if (warp == 0) {
        uint32_t leader = elect_sync();
        // query_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 0, 2, leader);
        // query_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 8, 1, leader);
        // database_full: 1 barriers, init_count=2
        mbarrier_init_pred(smem + 16, 2, leader);
        // database_empty: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 24, 1, leader);
        // score_full: 1 barriers, init_count=1
        mbarrier_init_pred(smem + 32, 1, leader);
        // score_empty: 1 barriers, init_count=8
        mbarrier_init_pred(smem + 40, 8, leader);
        asm volatile("fence.mbarrier_init.release.cluster;");
    }

    __syncthreads();

    // TMEM alloc (64 columns, 64 used)
    volatile int* tmem_addr_storage = (volatile int*)(smem_raw + 48);
    if (warp == 1) {
        int _tmem_hold = smem + 48;
        asm volatile("tcgen05.alloc.cta_group::2.sync.aligned.shared::cta.b32 [%0], %1;" :: "r"(_tmem_hold), "r"(64) : "memory");
    }

    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");
    asm volatile("tcgen05.fence::after_thread_sync;");

    const int warp_id = warp;
    const int lane_id = lane;
    __nv_bfloat16* smem_query = (__nv_bfloat16*)(smem_raw + 1024);
    #define smem_query_addr (smem + 1024)
    __nv_bfloat16* smem_database = (__nv_bfloat16*)(smem_raw + 33792);
    #define smem_database_addr (smem + 33792)
    float* smem_database_sq = (float*)(smem_raw + 50176);
    #define smem_database_sq_addr (smem + 50176)
    const int mbar_base = smem;
    #define query_full_addr (mbar_base + 0)
    #define query_empty_addr (mbar_base + 8)
    #define database_full_addr (mbar_base + 16)
    #define database_empty_addr (mbar_base + 24)
    #define score_full_addr (mbar_base + 32)
    #define score_empty_addr (mbar_base + 40)
    const int taddr = tmem_addr_storage[0];

    // ---- Role: load ----
    if (warp == 0) {
        { // load_main
            uint32_t _phase_query_empty_0 = 1;
            uint32_t _phase_database_empty_0 = 1;
            if (warp_id == 0) {
                if (elect_sync()) {
                    #pragma unroll 1
                    for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                        int split_idx = work_idx % split_count;
                        int query_work = work_idx / split_count;
                        int batch_idx = query_work / num_q_tile_pairs;
                        int q_tile_pair = query_work % num_q_tile_pairs;
                        int q_tile = q_tile_pair * 2 + cta_rank;
                        int off_q = q_tile * BLOCK_Q;
                        int global_q = batch_idx * Q + off_q;
                        int db_tile_start = split_idx * db_tiles_per_split;
                        mbarrier_wait(query_empty_addr, _phase_query_empty_0);
                        _phase_query_empty_0 ^= 1;
                        asm volatile(
                            "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                            :: "r"((query_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(32768)) : "memory");
                        asm volatile(
                            "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                            " [%0], [%1, {%2, %3, %4}], [%5];"
                            :: "r"(smem_query_addr), "l"(tmap_query), "r"(0), "r"(global_q), "r"(0),
                               "r"(((query_full_addr) & 0xFEFFFFFF)) : "memory");
                        #pragma unroll 1
                        for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                            int db_tile = db_tile_start + local_db_tile;
                            int off_m = db_tile * BLOCK_M;
                            int global_m = batch_idx * M + off_m;
                            mbarrier_wait(database_empty_addr, _phase_database_empty_0);
                            _phase_database_empty_0 ^= 1;
                            asm volatile(
                                "mbarrier.arrive.expect_tx.release.cta.shared::cluster.b64 _, [%0], %1;"
                                :: "r"((database_full_addr) & 0xFEFFFFFF), "r"((uint32_t)(16384)) : "memory");
                            asm volatile(
                                "cp.async.bulk.tensor.3d.shared::cluster.global.mbarrier::complete_tx::bytes.cta_group::2"
                                " [%0], [%1, {%2, %3, %4}], [%5];"
                                :: "r"(smem_database_addr), "l"(tmap_database), "r"(0), "r"(global_m), "r"(0),
                                   "r"(((database_full_addr) & 0xFEFFFFFF)) : "memory");
                        }
                    }
                }
            }
        }
    // ---- Role: mma ----
    } else if (warp == 1) {
        { // mma_main
            uint32_t _phase_query_full_0 = 0;
            uint32_t _phase_score_empty_0 = 1;
            uint32_t _phase_database_full_0 = 0;
            if (cta_rank == 0) {
                #pragma unroll 1
                for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                    mbarrier_wait(query_full_addr, _phase_query_full_0);
                    _phase_query_full_0 ^= 1;
                    #pragma unroll 1
                    for (int _local_db_tile = 0; _local_db_tile < db_tiles_per_split; _local_db_tile++) {
                        mbarrier_wait(score_empty_addr, _phase_score_empty_0);
                        _phase_score_empty_0 ^= 1;
                        mbarrier_wait(database_full_addr, _phase_database_full_0);
                        _phase_database_full_0 ^= 1;
                        asm volatile("tcgen05.fence::after_thread_sync;");
                        int _mma_ss_a_lo_0 = (smem_query_addr >> 4) & 0x3FFF;
                        int _mma_ss_b_lo_0 = (smem_database_addr >> 4) & 0x3FFF;
                        asm volatile(
                    "{\n\t"
                    ".reg .pred leader, p0, p1;\n\t"
                    ".reg .b32 adhi, bdhi, alo, blo, id, m0, m1, m2, m3, m4, m5, m6, m7;\n\t"
                    ".reg .b64 da, db;\n\t"
                    "elect.sync _|leader, 0xFFFFFFFF;\n\t"
                    "setp.ne.b32 p0, %3, 0;\n\t"
                    "setp.ne.b32 p1, 1, 0;\n\t"
                    "mov.b32 m0, 0; mov.b32 m1, 0; mov.b32 m2, 0; mov.b32 m3, 0;\n\tmov.b32 m4, 0; mov.b32 m5, 0; mov.b32 m6, 0; mov.b32 m7, 0;\n\t"
                    "mov.b32 adhi, 0x40004040;\n\t"
                    "mov.b32 bdhi, 0x40004040;\n\t"
                    "mov.b32 id, 270533776;\n\t"
                    "mov.b32 alo, %0;\n\t"
                    "mov.b32 blo, %1;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p0;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 1018;\n\t"
                    "add.u32 blo, blo, 506;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "add.u32 alo, alo, 2;\n\t"
                    "add.u32 blo, blo, 2;\n\t"
                    "mov.b64 da, {alo, adhi};\n\t"
                    "mov.b64 db, {blo, bdhi};\n\t"
                    "@leader tcgen05.mma.cta_group::2.kind::f16 [%2], da, db, id, {m0, m1, m2, m3, m4, m5, m6, m7}, p1;\n\t"
                    "}\n"
                    :: "r"(_mma_ss_a_lo_0), "r"(_mma_ss_b_lo_0), "r"(taddr), "r"(0));
                        elect_commit_cg2_multicast(score_full_addr, (uint16_t)(3));
                        elect_commit_cg2_multicast(database_empty_addr, (uint16_t)(3));
                    }
                    elect_commit_cg2_multicast(query_empty_addr, (uint16_t)(3));
                }
            }
        }
    // ---- Role: compute ----
    } else if (warp >= 2 && warp <= 5) {
        const int warp_id_in_wg = warp % 4;
        const int my_row = warp_id_in_wg * 32 + lane;
        const int tmem_row_base_v = (warp_id_in_wg * 32) << 16;
        const int tmem_cross = taddr + TMEM_CROSS_OFFSET;
        { // compute_main
            uint32_t _phase_score_full_0 = 0;
            #pragma unroll 1
            for (unsigned int work_idx = cluster_id; work_idx < total_work; work_idx += num_clusters) {
                int split_idx = work_idx % split_count;
                int query_work = work_idx / split_count;
                int batch_idx = query_work / num_q_tile_pairs;
                int q_tile_pair = query_work % num_q_tile_pairs;
                int q_tile = q_tile_pair * 2 + cta_rank;
                int off_q = q_tile * BLOCK_Q;
                int q_idx = off_q + my_row;
                int valid_q = ((q_idx < Q) ? 1 : 0);
                float q_sq_val = 0.0f;
                if (valid_q != 0) {
                    q_sq_val = (float)query_sq[batch_idx * Q + q_idx];
                }
                float best_d[TOP_K_MAX];
                int best_i[TOP_K_MAX];
                #pragma unroll
                for (int kk = 0; kk < TOP_K_MAX; kk++) {
                    best_d[kk] = 3.4e+38f;
                    best_i[kk] = -1;
                }
                float worst_d = 3.4e+38f;
                int worst_pos = 0;
                int db_tile_start = split_idx * db_tiles_per_split;
                #pragma unroll 1
                for (int local_db_tile = 0; local_db_tile < db_tiles_per_split; local_db_tile++) {
                    int db_tile = db_tile_start + local_db_tile;
                    int db_start = db_tile * BLOCK_M;
                    int db_sq_idx = db_start + my_row;
                    if (my_row < BLOCK_M) {
                        if (db_sq_idx < M) {
                            smem_database_sq[my_row] = (float)database_sq[batch_idx * M + db_sq_idx];
                        } else {
                            smem_database_sq[my_row] = 0.0f;
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                    mbarrier_wait(score_full_addr, _phase_score_full_0);
                    _phase_score_full_0 ^= 1;
                    int cross_addr = taddr + (cta_rank * BLOCK_Q + tmem_row_base_v << 16);
                    float dots[64];
                    asm volatile(
                        "tcgen05.ld.sync.aligned.32x32b.x64.b32"
                        " {%0, %1, %2, %3, %4, %5, %6, %7, %8, %9, %10, %11, %12, %13, %14, %15, %16, %17, %18, %19, %20, %21, %22, %23, %24, %25, %26, %27, %28, %29, %30, %31, %32, %33, %34, %35, %36, %37, %38, %39, %40, %41, %42, %43, %44, %45, %46, %47, %48, %49, %50, %51, %52, %53, %54, %55, %56, %57, %58, %59, %60, %61, %62, %63}, [%64];"
                        : "=f"(dots[0]), "=f"(dots[1]), "=f"(dots[2]), "=f"(dots[3]), "=f"(dots[4]), "=f"(dots[5]), "=f"(dots[6]), "=f"(dots[7]), "=f"(dots[8]), "=f"(dots[9]), "=f"(dots[10]), "=f"(dots[11]), "=f"(dots[12]), "=f"(dots[13]), "=f"(dots[14]), "=f"(dots[15]), "=f"(dots[16]), "=f"(dots[17]), "=f"(dots[18]), "=f"(dots[19]), "=f"(dots[20]), "=f"(dots[21]), "=f"(dots[22]), "=f"(dots[23]), "=f"(dots[24]), "=f"(dots[25]), "=f"(dots[26]), "=f"(dots[27]), "=f"(dots[28]), "=f"(dots[29]), "=f"(dots[30]), "=f"(dots[31]), "=f"(dots[32]), "=f"(dots[33]), "=f"(dots[34]), "=f"(dots[35]), "=f"(dots[36]), "=f"(dots[37]), "=f"(dots[38]), "=f"(dots[39]), "=f"(dots[40]), "=f"(dots[41]), "=f"(dots[42]), "=f"(dots[43]), "=f"(dots[44]), "=f"(dots[45]), "=f"(dots[46]), "=f"(dots[47]), "=f"(dots[48]), "=f"(dots[49]), "=f"(dots[50]), "=f"(dots[51]), "=f"(dots[52]), "=f"(dots[53]), "=f"(dots[54]), "=f"(dots[55]), "=f"(dots[56]), "=f"(dots[57]), "=f"(dots[58]), "=f"(dots[59]), "=f"(dots[60]), "=f"(dots[61]), "=f"(dots[62]), "=f"(dots[63])
                        : "r"(cross_addr)
                        : "memory");
                    asm volatile("tcgen05.wait::ld.sync.aligned;" ::: "memory");
                    asm volatile("barrier.sync 8, 128;");
                    if (elect_sync()) {
                        asm volatile(
                            "mbarrier.arrive.release.cta.shared::cluster.b64 _, [%0];"
                            :: "r"((score_empty_addr) & 0xFEFFFFFF) : "memory");
                    }
                    if (valid_q != 0) {
                        #pragma unroll 2
                        for (int col_base = 0; col_base < 64; col_base += 4) {
                            float dist_vec[4];
                            dist_vec[0] = dots[col_base];
                            dist_vec[1] = dots[col_base + 1];
                            dist_vec[2] = dots[col_base + 2];
                            dist_vec[3] = dots[col_base + 3];
                            const float2 _fma_b2_0 = {-2.0f, -2.0f};
                            const float2 _fma_c2_1 = {q_sq_val, q_sq_val};
                            #pragma unroll
                            for (int _lf = 0; _lf < 2; _lf++)
                                fma_f32x2_inplace(&reinterpret_cast<float2*>(dist_vec)[_lf], _fma_b2_0, _fma_c2_1);
                            float db_sq_vec[4];
                            db_sq_vec[0] = smem_database_sq[col_base];
                            db_sq_vec[1] = smem_database_sq[col_base + 1];
                            db_sq_vec[2] = smem_database_sq[col_base + 2];
                            db_sq_vec[3] = smem_database_sq[col_base + 3];
                            float _t0[4];
                            #pragma unroll
                            for (int _la = 0; _la < 2; _la++)
                                reinterpret_cast<float2*>(_t0)[_la] = add_f32x2(reinterpret_cast<float2*>(dist_vec)[_la], reinterpret_cast<const float2*>(db_sq_vec)[_la]);
                            float group_min = _t0[0];
                            if (_t0[1] < group_min) {
                                group_min = _t0[1];
                            }
                            if (_t0[2] < group_min) {
                                group_min = _t0[2];
                            }
                            if (_t0[3] < group_min) {
                                group_min = _t0[3];
                            }
                            if (group_min < worst_d) {
                                #pragma unroll
                                for (int vec_col = 0; vec_col < 4; vec_col++) {
                                    int db_idx = db_start + col_base + vec_col;
                                    if (db_idx < M) {
                                        float dist = _t0[vec_col];
                                        if (dist < worst_d) {
                                            best_d[worst_pos] = dist;
                                            best_i[worst_pos] = db_idx;
                                            worst_d = best_d[0];
                                            worst_pos = 0;
                                            #pragma unroll
                                            for (int scan_pos = 1; scan_pos < TOP_K_MAX; scan_pos++) {
                                                if (best_d[scan_pos] > worst_d) {
                                                    worst_d = best_d[scan_pos];
                                                    worst_pos = scan_pos;
                                                }
                                            }
                                        }
                                    }
                                }
                            }
                        }
                    }
                    asm volatile("barrier.sync 8, 128;");
                }
                if (valid_q != 0) {
                    int out_base = ((split_idx * B + batch_idx) * Q + q_idx) * K;
                    #pragma unroll
                    for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
                        *((float*)(partial_dists + out_base + out_k)) = best_d[out_k];
                        *((int*)(partial_indices + out_base + out_k)) = best_i[out_k];
                    }
                }
            }
        }
    }

    // Cleanup
    asm volatile("barrier.cluster.arrive.release.aligned;");
    asm volatile("barrier.cluster.wait.acquire.aligned;");

    if (warp == 1) {
        asm volatile("tcgen05.dealloc.cta_group::2.sync.aligned.b32 %0, %1;" :: "r"(tmem_addr_storage[0]), "r"(64));
        asm volatile("tcgen05.relinquish_alloc_permit.cta_group::2.sync.aligned;");
    }
}

} // extern "C"

#undef BLOCK_M
#undef BLOCK_Q
#undef FEAT_D
#undef NUM_MAIN_STAGES
#undef SMEM_SMEM_DATABASE_OFF
#undef SMEM_SMEM_DATABASE_SQ_OFF
#undef SMEM_SMEM_DATABASE_SQ_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_SQ_STRIDE
#undef SMEM_SMEM_DATABASE_STAGE_BYTES
#undef SMEM_SMEM_DATABASE_STRIDE
#undef SMEM_SMEM_QUERY_OFF
#undef SMEM_SMEM_QUERY_STAGE_BYTES
#undef SMEM_SMEM_QUERY_STRIDE
#undef SMEM_TOTAL
#undef THREADS
#undef TMEM_CROSS_OFFSET
#undef TMEM_NCOLS
#undef TOP_K_MAX
#undef database_empty_addr
#undef database_full_addr
#undef query_empty_addr
#undef query_full_addr
#undef score_empty_addr
#undef score_full_addr
#undef smem_database_addr
#undef smem_database_sq_addr
#undef smem_query_addr

#define NUM_MAIN_STAGES 1
#define THREADS 32
#define TOP_K_MAX 96
#define SPLIT_COUNT 8

extern "C" {

__global__ __launch_bounds__(32, 1) void
kernel_knn_build_evolve_7bfc_k32_merge_s4_unordered_k96over64(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 32 + tid;
    int stride = num_bids * 32;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * TOP_K_MAX;
        int split_stride = total_queries * TOP_K_MAX;
        float best_d[TOP_K_MAX];
        int best_i[TOP_K_MAX];
        #pragma unroll
        for (int kk = 0; kk < TOP_K_MAX; kk++) {
            best_d[kk] = 3.4e+38f;
            best_i[kk] = -1;
        }
        float worst_d = 3.4e+38f;
        int worst_pos = 0;
        #pragma unroll
        for (int split_idx = 0; split_idx < SPLIT_COUNT; split_idx++) {
            int partial_base = base_row + split_idx * split_stride;
            #pragma unroll
            for (int cand_k = 0; cand_k < TOP_K_MAX; cand_k++) {
                float cand_d = (float)partial_dists[partial_base + cand_k];
                int cand_i = partial_indices[partial_base + cand_k];
                if (cand_d < worst_d) {
                    best_d[worst_pos] = cand_d;
                    best_i[worst_pos] = cand_i;
                    worst_d = best_d[0];
                    worst_pos = 0;
                    #pragma unroll
                    for (int scan_pos = 1; scan_pos < TOP_K_MAX; scan_pos++) {
                        if (best_d[scan_pos] > worst_d) {
                            worst_d = best_d[scan_pos];
                            worst_pos = scan_pos;
                        }
                    }
                }
            }
        }
        #pragma unroll
        for (int out_k = 0; out_k < TOP_K_MAX; out_k++) {
            *((float*)(out_dists + base_row + out_k)) = best_d[out_k];
            *((int*)(out_indices + base_row + out_k)) = best_i[out_k];
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef SPLIT_COUNT
#undef THREADS
#undef TOP_K_MAX

#define NUM_MAIN_STAGES 1
#define THREADS 32
#define TOP_K_MAX 96
#define SPLIT_COUNT 8

extern "C" {

__global__ __launch_bounds__(32, 1) void
kernel_knn_build_k96_merge_s8_unordered_chunkprefill(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 32 + tid;
    int stride = num_bids * 32;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * TOP_K_MAX;
        int split_stride = total_queries * TOP_K_MAX;
        float best_d[96];
        int best_i[96];
        #pragma unroll
        for (int cand_k = 0; cand_k < 96; cand_k++) {
            best_d[cand_k] = (float)partial_dists[base_row + cand_k];
            best_i[cand_k] = partial_indices[base_row + cand_k];
        }
        float chunk_worst_d[12];
        int chunk_worst_pos[12];
        #pragma unroll
        for (int chunk = 0; chunk < 12; chunk++) {
            int chunk_base = chunk * 8;
            chunk_worst_d[chunk] = best_d[chunk_base];
            chunk_worst_pos[chunk] = chunk_base;
            #pragma unroll
            for (int offset = 1; offset < 8; offset++) {
                int scan_pos = chunk_base + offset;
                if (best_d[scan_pos] > chunk_worst_d[chunk]) {
                    chunk_worst_d[chunk] = best_d[scan_pos];
                    chunk_worst_pos[chunk] = scan_pos;
                }
            }
        }
        float worst_d = chunk_worst_d[0];
        int worst_pos = chunk_worst_pos[0];
        int worst_chunk = 0;
        #pragma unroll
        for (int chunk = 1; chunk < 12; chunk++) {
            if (chunk_worst_d[chunk] > worst_d) {
                worst_d = chunk_worst_d[chunk];
                worst_pos = chunk_worst_pos[chunk];
                worst_chunk = chunk;
            }
        }
        #pragma unroll
        for (int split_idx = 1; split_idx < SPLIT_COUNT; split_idx++) {
            int partial_base = base_row + split_idx * split_stride;
            #pragma unroll
            for (int cand_k = 0; cand_k < 96; cand_k++) {
                float cand_d = (float)partial_dists[partial_base + cand_k];
                int cand_i = partial_indices[partial_base + cand_k];
                if (cand_d < worst_d) {
                    best_d[worst_pos] = cand_d;
                    best_i[worst_pos] = cand_i;
                    int refresh_base = worst_chunk * 8;
                    chunk_worst_d[worst_chunk] = best_d[refresh_base];
                    chunk_worst_pos[worst_chunk] = refresh_base;
                    #pragma unroll
                    for (int offset = 1; offset < 8; offset++) {
                        int scan_pos = refresh_base + offset;
                        if (best_d[scan_pos] > chunk_worst_d[worst_chunk]) {
                            chunk_worst_d[worst_chunk] = best_d[scan_pos];
                            chunk_worst_pos[worst_chunk] = scan_pos;
                        }
                    }
                    worst_d = chunk_worst_d[0];
                    worst_pos = chunk_worst_pos[0];
                    worst_chunk = 0;
                    #pragma unroll
                    for (int chunk = 1; chunk < 12; chunk++) {
                        if (chunk_worst_d[chunk] > worst_d) {
                            worst_d = chunk_worst_d[chunk];
                            worst_pos = chunk_worst_pos[chunk];
                            worst_chunk = chunk;
                        }
                    }
                }
            }
        }
        #pragma unroll
        for (int out_k = 0; out_k < 96; out_k++) {
            *((float*)(out_dists + base_row + out_k)) = best_d[out_k];
            *((int*)(out_indices + base_row + out_k)) = best_i[out_k];
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef SPLIT_COUNT
#undef THREADS
#undef TOP_K_MAX

#define NUM_MAIN_STAGES 1
#define THREADS 32
#define TOP_K_MAX 96
#define SPLIT_COUNT 8

extern "C" {

__global__ __launch_bounds__(32, 1) void
kernel_knn_build_k96_merge_s8_unordered_chunkprefill_k96over64s8chunkprefill(float* __restrict__ partial_dists, int32_t* __restrict__ partial_indices, float* __restrict__ out_dists, int32_t* __restrict__ out_indices, int total_queries)
{
    const int tid = threadIdx.x;
    const int warp = make_warp_uniform(tid / 32);
    const int lane = tid % 32;


    const int bid = blockIdx.x;
    const int num_bids = gridDim.x;

    const int warp_id = warp;
    const int lane_id = lane;

    // === Task calls (dependency order) ===
    int start_row = bid * 32 + tid;
    int stride = num_bids * 32;
    #pragma unroll 1
    for (int row = start_row; row < total_queries; row += stride) {
        int base_row = row * TOP_K_MAX;
        int split_stride = total_queries * TOP_K_MAX;
        float best_d[96];
        int best_i[96];
        #pragma unroll
        for (int cand_k = 0; cand_k < 96; cand_k++) {
            best_d[cand_k] = (float)partial_dists[base_row + cand_k];
            best_i[cand_k] = partial_indices[base_row + cand_k];
        }
        float chunk_worst_d[12];
        int chunk_worst_pos[12];
        #pragma unroll
        for (int chunk = 0; chunk < 12; chunk++) {
            int chunk_base = chunk * 8;
            chunk_worst_d[chunk] = best_d[chunk_base];
            chunk_worst_pos[chunk] = chunk_base;
            #pragma unroll
            for (int offset = 1; offset < 8; offset++) {
                int scan_pos = chunk_base + offset;
                if (best_d[scan_pos] > chunk_worst_d[chunk]) {
                    chunk_worst_d[chunk] = best_d[scan_pos];
                    chunk_worst_pos[chunk] = scan_pos;
                }
            }
        }
        float worst_d = chunk_worst_d[0];
        int worst_pos = chunk_worst_pos[0];
        int worst_chunk = 0;
        #pragma unroll
        for (int chunk = 1; chunk < 12; chunk++) {
            if (chunk_worst_d[chunk] > worst_d) {
                worst_d = chunk_worst_d[chunk];
                worst_pos = chunk_worst_pos[chunk];
                worst_chunk = chunk;
            }
        }
        #pragma unroll
        for (int split_idx = 1; split_idx < SPLIT_COUNT; split_idx++) {
            int partial_base = base_row + split_idx * split_stride;
            #pragma unroll
            for (int cand_k = 0; cand_k < 96; cand_k++) {
                float cand_d = (float)partial_dists[partial_base + cand_k];
                int cand_i = partial_indices[partial_base + cand_k];
                if (cand_d < worst_d) {
                    best_d[worst_pos] = cand_d;
                    best_i[worst_pos] = cand_i;
                    int refresh_base = worst_chunk * 8;
                    chunk_worst_d[worst_chunk] = best_d[refresh_base];
                    chunk_worst_pos[worst_chunk] = refresh_base;
                    #pragma unroll
                    for (int offset = 1; offset < 8; offset++) {
                        int scan_pos = refresh_base + offset;
                        if (best_d[scan_pos] > chunk_worst_d[worst_chunk]) {
                            chunk_worst_d[worst_chunk] = best_d[scan_pos];
                            chunk_worst_pos[worst_chunk] = scan_pos;
                        }
                    }
                    worst_d = chunk_worst_d[0];
                    worst_pos = chunk_worst_pos[0];
                    worst_chunk = 0;
                    #pragma unroll
                    for (int chunk = 1; chunk < 12; chunk++) {
                        if (chunk_worst_d[chunk] > worst_d) {
                            worst_d = chunk_worst_d[chunk];
                            worst_pos = chunk_worst_pos[chunk];
                            worst_chunk = chunk;
                        }
                    }
                }
            }
        }
        #pragma unroll
        for (int out_k = 0; out_k < 96; out_k++) {
            *((float*)(out_dists + base_row + out_k)) = best_d[out_k];
            *((int*)(out_indices + base_row + out_k)) = best_i[out_k];
        }
    }
}

} // extern "C"

#undef NUM_MAIN_STAGES
#undef SPLIT_COUNT
#undef THREADS
#undef TOP_K_MAX

