/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [2:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [26:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [20:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [17:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire [11:0] celloutsig_0_32z;
  wire [44:0] celloutsig_0_34z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [39:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [5:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = in_data[136] ? celloutsig_1_1z[4] : celloutsig_1_2z[3];
  assign celloutsig_0_43z = ~(celloutsig_0_19z[4] ^ celloutsig_0_22z);
  assign celloutsig_0_4z = ~(in_data[35] ^ in_data[25]);
  assign celloutsig_0_51z = _01_ + { celloutsig_0_12z[17:15], celloutsig_0_23z };
  assign celloutsig_0_24z = celloutsig_0_7z[4:2] + celloutsig_0_7z[4:2];
  reg [9:0] _09_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 10'h000;
    else _09_ <= { in_data[14:11], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, _02_ };
  assign { _03_[9], _01_, _03_[4:1], _00_ } = _09_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= in_data[25:23];
  assign celloutsig_0_34z = { celloutsig_0_12z[26:3], celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_32z } / { 1'h1, in_data[91:62], celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_9z };
  assign celloutsig_1_4z = { celloutsig_1_2z[6:4], celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[2:0], celloutsig_1_3z };
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z } / { 1'h1, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_27z = { celloutsig_0_17z[20:12], celloutsig_0_0z, celloutsig_0_10z } / { 1'h1, in_data[91:83], celloutsig_0_1z };
  assign celloutsig_0_29z = { _01_, _03_[4], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, _02_, celloutsig_0_18z, celloutsig_0_2z } / { 1'h1, celloutsig_0_27z[9:1], celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_0_32z = { celloutsig_0_17z[15:6], celloutsig_0_23z, celloutsig_0_13z } / { 1'h1, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_42z = { celloutsig_0_11z[2], celloutsig_0_2z, celloutsig_0_4z } > celloutsig_0_7z[4:2];
  assign celloutsig_0_68z = { celloutsig_0_51z, celloutsig_0_43z } > celloutsig_0_45z[28:24];
  assign celloutsig_1_0z = in_data[178:174] > in_data[151:147];
  assign celloutsig_0_2z = { in_data[17:14], celloutsig_0_0z } > in_data[92:88];
  assign celloutsig_0_0z = in_data[65:59] <= in_data[31:25];
  assign celloutsig_0_22z = { celloutsig_0_11z[0], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_21z } <= { celloutsig_0_17z[2:1], celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_7z[5], celloutsig_0_10z, celloutsig_0_14z } <= celloutsig_0_15z[6:4];
  assign celloutsig_0_21z = celloutsig_0_12z[9] & ~(celloutsig_0_2z);
  assign celloutsig_1_3z = { celloutsig_1_1z[4:1], celloutsig_1_0z } % { 1'h1, in_data[158:155] };
  assign celloutsig_0_8z = celloutsig_0_7z % { 1'h1, _01_[3:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_31z = { celloutsig_0_15z, celloutsig_0_22z } % { 1'h1, in_data[81:75] };
  assign celloutsig_0_16z = { celloutsig_0_7z[0], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_13z } != { celloutsig_0_15z[2:0], celloutsig_0_4z, _03_[9], _01_, _03_[4:1], _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_23z = { celloutsig_0_15z[5:1], celloutsig_0_15z } != { _01_, _03_[4:1], celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_19z = - { celloutsig_0_8z[5:2], celloutsig_0_13z };
  assign celloutsig_0_5z = & { in_data[23:22], celloutsig_0_0z };
  assign celloutsig_0_14z = & { celloutsig_0_11z[4], _02_ };
  assign celloutsig_1_9z = | celloutsig_1_4z[6:3];
  assign celloutsig_1_10z = | { celloutsig_1_7z[2:0], celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_18z = | { celloutsig_1_6z[11:1], celloutsig_1_2z };
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[4:0], celloutsig_0_0z };
  assign celloutsig_0_1z = ^ in_data[13:9];
  assign celloutsig_0_13z = ^ { _03_[2:1], celloutsig_0_10z };
  assign celloutsig_0_18z = ^ celloutsig_0_7z;
  assign celloutsig_0_17z = { in_data[83:64], celloutsig_0_10z } >> { celloutsig_0_14z, celloutsig_0_2z, _02_, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_12z = { in_data[32:7], celloutsig_0_5z } << { _02_, _02_, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, _02_, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[134:130], celloutsig_1_0z } <<< { in_data[171:167], celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[95:94], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z } <<< { _01_[2:0], _03_[4], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_1z[4:2], celloutsig_1_10z } <<< in_data[159:156];
  assign celloutsig_0_11z = { in_data[15], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_10z } <<< { _01_, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_34z[41:16], celloutsig_0_42z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_11z } >>> { celloutsig_0_32z[4], celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_12z };
  assign celloutsig_0_67z = celloutsig_0_29z[4:0] >>> celloutsig_0_31z[6:2];
  assign celloutsig_1_2z = { in_data[113:107], celloutsig_1_0z } >>> in_data[140:133];
  assign celloutsig_1_6z = { celloutsig_1_4z[8], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } >>> { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_15z = { celloutsig_0_11z[1:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_13z } ~^ { celloutsig_0_12z[22:20], celloutsig_0_9z, _02_ };
  assign celloutsig_0_10z = ~((celloutsig_0_0z & celloutsig_0_2z) | celloutsig_0_5z);
  assign { _03_[8:5], _03_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[99:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
