{
  "design": {
    "design_info": {
      "boundary_crc": "0x17949940A6F9949A",
      "device": "xc7a100tfgg484-2",
      "name": "vfifo",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true",
      "gen_directory": "../../../../gpif_vfifo.gen/sources_1/bd/vfifo"
    },
    "design_tree": {
      "axi_mem_intercon": {
        "s00_couplers": {
          "auto_us": ""
        }
      },
      "axi_vfifo_ctrl_0": "",
      "axis_data_fifo_0": "",
      "axis_data_fifo_1": "",
      "axis_switch_0": "",
      "axis_switch_1": "",
      "mig_7series_0": "",
      "rst_mig_7series_0_100M": ""
    },
    "interface_ports": {
      "DDR3_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "S_AXIS_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vfifo_s_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXIS_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vfifo_s_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        }
      }
    },
    "ports": {
      "reset_rtl_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_clk_i_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vfifo_sys_clk_i_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_ref_i_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vfifo_clk_ref_i_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "init_calib_complete_0": {
        "direction": "O"
      },
      "axis_aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXIS_0:M_AXIS_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "reset_rtl_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "vfifo_s_axis_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_mem_intercon": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "vfifo_axi_mem_intercon_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "vfifo_auto_us_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "128"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "xci_path": "ip/vfifo_auto_us_0/vfifo_auto_us_0.xci"
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_mem_intercon_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_mem_intercon": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_mem_intercon_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_mem_intercon_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          }
        },
        "xci_path": "ip/vfifo_axi_mem_intercon_0/vfifo_axi_mem_intercon_0.xci"
      },
      "axi_vfifo_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_vfifo_ctrl:2.0",
        "xci_name": "vfifo_axi_vfifo_ctrl_0_0",
        "parameters": {
          "axi_burst_size": {
            "value": "1024"
          },
          "number_of_page_ch0": {
            "value": "512"
          },
          "number_of_page_ch1": {
            "value": "16"
          }
        },
        "xci_path": "ip/vfifo_axi_vfifo_ctrl_0_0/vfifo_axi_vfifo_ctrl_0_0.xci"
      },
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "vfifo_axis_data_fifo_0_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        },
        "xci_path": "ip/vfifo_axis_data_fifo_0_0/vfifo_axis_data_fifo_0_0.xci"
      },
      "axis_data_fifo_1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "vfifo_axis_data_fifo_1_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "32"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "IS_ACLK_ASYNC": {
            "value": "1"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          }
        },
        "xci_path": "ip/vfifo_axis_data_fifo_1_0/vfifo_axis_data_fifo_1_0.xci"
      },
      "axis_switch_0": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "vfifo_axis_switch_0_0",
        "parameters": {
          "TDATA_NUM_BYTES": {
            "value": "4"
          }
        },
        "xci_path": "ip/vfifo_axis_switch_0_0/vfifo_axis_switch_0_0.xci"
      },
      "axis_switch_1": {
        "vlnv": "xilinx.com:ip:axis_switch:1.1",
        "xci_name": "vfifo_axis_switch_1_0",
        "parameters": {
          "DECODER_REG": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "xci_path": "ip/vfifo_axis_switch_1_0/vfifo_axis_switch_1_0.xci"
      },
      "mig_7series_0": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "vfifo_mig_7series_0_0",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_b.prj"
          }
        },
        "xci_path": "ip/vfifo_mig_7series_0_0/vfifo_mig_7series_0_0.xci"
      },
      "rst_mig_7series_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "vfifo_rst_mig_7series_0_100M_0",
        "xci_path": "ip/vfifo_rst_mig_7series_0_100M_0/vfifo_rst_mig_7series_0_100M_0.xci"
      }
    },
    "interface_nets": {
      "axis_switch_1_M00_AXIS": {
        "interface_ports": [
          "axis_data_fifo_1/S_AXIS",
          "axis_switch_1/M00_AXIS"
        ]
      },
      "axi_vfifo_ctrl_0_M_AXIS": {
        "interface_ports": [
          "axi_vfifo_ctrl_0/M_AXIS",
          "axis_switch_1/S00_AXIS"
        ]
      },
      "axi_vfifo_ctrl_0_M_AXI": {
        "interface_ports": [
          "axi_vfifo_ctrl_0/M_AXI",
          "axi_mem_intercon/S00_AXI"
        ]
      },
      "axis_data_fifo_1_M_AXIS": {
        "interface_ports": [
          "M_AXIS_0",
          "axis_data_fifo_1/M_AXIS"
        ]
      },
      "axi_mem_intercon_M00_AXI": {
        "interface_ports": [
          "axi_mem_intercon/M00_AXI",
          "mig_7series_0/S_AXI"
        ]
      },
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "axis_switch_0/S00_AXIS"
        ]
      },
      "S_AXIS_0_1": {
        "interface_ports": [
          "S_AXIS_0",
          "axis_data_fifo_0/S_AXIS"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_0",
          "mig_7series_0/DDR3"
        ]
      },
      "axis_switch_0_M00_AXIS": {
        "interface_ports": [
          "axi_vfifo_ctrl_0/S_AXIS",
          "axis_switch_0/M00_AXIS"
        ]
      }
    },
    "nets": {
      "mig_7series_0_ui_clk": {
        "ports": [
          "mig_7series_0/ui_clk",
          "axi_mem_intercon/ACLK",
          "axi_mem_intercon/S00_ACLK",
          "axi_mem_intercon/M00_ACLK",
          "axi_vfifo_ctrl_0/aclk",
          "axis_data_fifo_0/m_axis_aclk",
          "axis_data_fifo_1/s_axis_aclk",
          "axis_switch_0/aclk",
          "axis_switch_1/aclk",
          "rst_mig_7series_0_100M/slowest_sync_clk"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "mig_7series_0/mmcm_locked",
          "rst_mig_7series_0_100M/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk_sync_rst": {
        "ports": [
          "mig_7series_0/ui_clk_sync_rst",
          "rst_mig_7series_0_100M/ext_reset_in"
        ]
      },
      "rst_mig_7series_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_mig_7series_0_100M/peripheral_aresetn",
          "axi_mem_intercon/ARESETN",
          "axi_mem_intercon/S00_ARESETN",
          "axi_mem_intercon/M00_ARESETN",
          "axi_vfifo_ctrl_0/aresetn",
          "axis_data_fifo_1/s_axis_aresetn",
          "axis_switch_0/aresetn",
          "axis_switch_1/aresetn",
          "mig_7series_0/aresetn"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_rtl_0",
          "axis_data_fifo_0/s_axis_aresetn",
          "mig_7series_0/sys_rst"
        ]
      },
      "sys_clk_i_0_1": {
        "ports": [
          "sys_clk_i_0",
          "mig_7series_0/sys_clk_i"
        ]
      },
      "clk_ref_i_0_1": {
        "ports": [
          "clk_ref_i_0",
          "mig_7series_0/clk_ref_i"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "mig_7series_0/init_calib_complete",
          "init_calib_complete_0"
        ]
      },
      "s_axis_aclk_0_1": {
        "ports": [
          "axis_aclk_0",
          "axis_data_fifo_0/s_axis_aclk",
          "axis_data_fifo_1/m_axis_aclk"
        ]
      }
    },
    "addressing": {
      "/axi_vfifo_ctrl_0": {
        "address_spaces": {
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_mig_7series_0_memaddr": {
                "address_block": "/mig_7series_0/memmap/memaddr",
                "offset": "0x80000000",
                "range": "512M"
              }
            }
          }
        }
      }
    }
  }
}