\begin{itemize}                                                                    
  \itemsep-0.5em                                                                   
\item RTL verilog source code                                                      
\item Simulation environment with verilog testbench and example of test cases      
\item FPGA synthesis scripts                                                       
\item Bare-metal software driver                                                   
\item User documentation                                                           
\end{itemize}   
