[2025-09-17 23:32:52] START suite=cs trace=classification_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4630569 heartbeat IPC: 2.16 cumulative IPC: 2.16 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6831936 heartbeat IPC: 4.543 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6831936 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6831936 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13922668 heartbeat IPC: 1.41 cumulative IPC: 1.41 (Simulation time: 00 hr 02 min 10 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 26678585 heartbeat IPC: 0.784 cumulative IPC: 1.008 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 40625035 heartbeat IPC: 0.717 cumulative IPC: 0.8878 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 55236049 heartbeat IPC: 0.6844 cumulative IPC: 0.8264 (Simulation time: 00 hr 06 min 12 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 71696872 heartbeat IPC: 0.6075 cumulative IPC: 0.7708 (Simulation time: 00 hr 07 min 47 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 88314684 heartbeat IPC: 0.6018 cumulative IPC: 0.7364 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 105890452 heartbeat IPC: 0.569 cumulative IPC: 0.7067 (Simulation time: 00 hr 11 min 02 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 122939982 heartbeat IPC: 0.5865 cumulative IPC: 0.689 (Simulation time: 00 hr 12 min 32 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 140632191 heartbeat IPC: 0.5652 cumulative IPC: 0.6726 (Simulation time: 00 hr 13 min 59 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 150772955 cumulative IPC: 0.6632 (Simulation time: 00 hr 15 min 37 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 150772955 cumulative IPC: 0.6632 (Simulation time: 00 hr 15 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6632 instructions: 100000002 cycles: 150772955
CPU 0 Branch Prediction Accuracy: 99.9% MPKI: 0.00319 Average ROB Occupancy at Mispredict: 6.886e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0013
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.00013
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1018897
LQ_STALL: 9186
SQ_STALL: 204270


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 238.48175
REPLAY_LOAD: 104.54215
NON_REPLAY_LOAD: 8.684482

== Total ==
ADDR_TRANS: 404942
REPLAY_LOAD: 261669
NON_REPLAY_LOAD: 352286

== Counts ==
ADDR_TRANS: 1698
REPLAY_LOAD: 2503
NON_REPLAY_LOAD: 40565

cpu0->cpu0_STLB TOTAL        ACCESS:     616917 HIT:     431591 MISS:     185326 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     616917 HIT:     431591 MISS:     185326 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1666650 HIT:     636767 MISS:    1029883 MSHR_MERGE:      27826
cpu0->cpu0_L2C LOAD         ACCESS:     739238 HIT:     225169 MISS:     514069 MSHR_MERGE:       1806
cpu0->cpu0_L2C RFO          ACCESS:      78737 HIT:      58343 MISS:      20394 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     323167 HIT:     150206 MISS:     172961 MSHR_MERGE:      26020
cpu0->cpu0_L2C WRITE        ACCESS:     120697 HIT:     120252 MISS:        445 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     404811 HIT:      82797 MISS:     322014 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     225258 ISSUED:     225258 USEFUL:      82206 USELESS:      13805
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.77 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5840797 HIT:    5829058 MISS:      11739 MSHR_MERGE:       4383
cpu0->cpu0_L1I LOAD         ACCESS:    5840797 HIT:    5829058 MISS:      11739 MSHR_MERGE:       4383
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 78.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   12594440 HIT:   10909135 MISS:    1685305 MSHR_MERGE:     371886
cpu0->cpu0_L1D LOAD         ACCESS:    9752047 HIT:    8814436 MISS:     937611 MSHR_MERGE:     205729
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     481922 HIT:     358403 MISS:     123519 MSHR_MERGE:      25603
cpu0->cpu0_L1D WRITE        ACCESS:    1927278 HIT:    1708323 MISS:     218955 MSHR_MERGE:     140145
cpu0->cpu0_L1D TRANSLATION  ACCESS:     433193 HIT:      27973 MISS:     405220 MSHR_MERGE:        409
cpu0->cpu0_L1D PREFETCH REQUESTED:     506364 ISSUED:     481914 USEFUL:      59908 USELESS:      36658
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4716369 HIT:    4713930 MISS:       2439 MSHR_MERGE:       1397
cpu0->cpu0_ITLB LOAD         ACCESS:    4716369 HIT:    4713930 MISS:       2439 MSHR_MERGE:       1397
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 131.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11582807 HIT:   10802713 MISS:     780094 MSHR_MERGE:     164219
cpu0->cpu0_DTLB LOAD         ACCESS:   11582807 HIT:   10802713 MISS:     780094 MSHR_MERGE:     164219
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 71.28 cycles
cpu0->LLC TOTAL        ACCESS:    1042021 HIT:     238652 MISS:     803369 MSHR_MERGE:         13
cpu0->LLC LOAD         ACCESS:     512263 HIT:      85554 MISS:     426709 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20394 HIT:        402 MISS:      19992 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     146941 HIT:      32153 MISS:     114788 MSHR_MERGE:         13
cpu0->LLC WRITE        ACCESS:      40409 HIT:      40271 MISS:        138 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     322014 HIT:      80272 MISS:     241742 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 92.31 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      40811
  ROW_BUFFER_MISS:     762407
  AVG DBUS CONGESTED CYCLE: 6.112
Channel 0 WQ ROW_BUFFER_HIT:       9242
  ROW_BUFFER_MISS:      25697
  FULL:          0
Channel 0 REFRESHES ISSUED:      12564

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       330081        54352        36870        83622
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1489         7111         6183        45713
  STLB miss resolved @ L2C                0         4646        21671        10584       102724
  STLB miss resolved @ LLC                0         3313        15267        10892        87120
  STLB miss resolved @ MEM                0         1790        15088        52645       232564

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                605           46          496           41          334
---------------------------------------------------------------
  STLB miss resolved @ L1D                2            0            0            0          105
  STLB miss resolved @ L2C                1            0            0            0           11
  STLB miss resolved @ LLC                0            0            0            1           14
  STLB miss resolved @ MEM               13            3            5            7          721
[2025-09-17 23:48:30] END   suite=cs trace=classification_phase4_core3 (rc=0)
