Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sun Apr  7 09:15:46 2019
| Host         : A203-44 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IP2SOC_Top_timing_summary_routed.rpt -rpx IP2SOC_Top_timing_summary_routed.rpx
| Design       : IP2SOC_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1120 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_7SEG/cnt_reg[14]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[25]/Q (HIGH)

 There are 1120 register/latch pins with no clock driven by root clock pin: U_CLKDIV/clkdiv_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.575        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        96.575        0.000                      0                   80        0.252        0.000                      0                   80       49.500        0.000                       0                   113  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       96.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.575ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 1.096ns (32.005%)  route 2.328ns (67.995%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_7SEG/i_data_store_reg[24]/Q
                         net (fo=1, routed)           0.958     6.642    U_7SEG/i_data_store[24]
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.766    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     6.983 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.371     8.353    U_7SEG/sel0[0]
    SLICE_X34Y76         LUT4 (Prop_lut4_I2_O)        0.299     8.652 r  U_7SEG/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.652    U_7SEG/o_seg_r[0]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.077   105.227    U_7SEG/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.227    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                 96.575    

Slack (MET) :             96.589ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.414ns  (logic 1.096ns (32.099%)  route 2.318ns (67.901%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_7SEG/i_data_store_reg[24]/Q
                         net (fo=1, routed)           0.958     6.642    U_7SEG/i_data_store[24]
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.766    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     6.983 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.361     8.343    U_7SEG/sel0[0]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.299     8.642 r  U_7SEG/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.642    U_7SEG/o_seg_r[1]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.081   105.231    U_7SEG/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.231    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 96.589    

Slack (MET) :             96.590ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 1.122ns (32.518%)  route 2.328ns (67.482%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_7SEG/i_data_store_reg[24]/Q
                         net (fo=1, routed)           0.958     6.642    U_7SEG/i_data_store[24]
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.766    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     6.983 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.371     8.353    U_7SEG/sel0[0]
    SLICE_X34Y76         LUT4 (Prop_lut4_I2_O)        0.325     8.678 r  U_7SEG/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     8.678    U_7SEG/o_seg_r[5]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.118   105.268    U_7SEG/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                          -8.678    
  -------------------------------------------------------------------
                         slack                                 96.590    

Slack (MET) :             96.598ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.124ns (32.651%)  route 2.318ns (67.349%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.625     5.228    U_7SEG/clk_IBUF_BUFG
    SLICE_X40Y78         FDCE                                         r  U_7SEG/i_data_store_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  U_7SEG/i_data_store_reg[24]/Q
                         net (fo=1, routed)           0.958     6.642    U_7SEG/i_data_store[24]
    SLICE_X43Y76         LUT6 (Prop_lut6_I1_O)        0.124     6.766 r  U_7SEG/o_seg_r[6]_i_9/O
                         net (fo=1, routed)           0.000     6.766    U_7SEG/o_seg_r[6]_i_9_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I1_O)      0.217     6.983 r  U_7SEG/o_seg_r_reg[6]_i_3/O
                         net (fo=7, routed)           1.361     8.343    U_7SEG/sel0[0]
    SLICE_X34Y76         LUT4 (Prop_lut4_I2_O)        0.327     8.670 r  U_7SEG/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.670    U_7SEG/o_seg_r[3]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.118   105.268    U_7SEG/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                 96.598    

Slack (MET) :             96.725ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.096ns (33.335%)  route 2.192ns (66.665%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.217    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  U_7SEG/i_data_store_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.456     5.673 f  U_7SEG/i_data_store_reg[17]/Q
                         net (fo=1, routed)           1.184     6.857    U_7SEG/i_data_store[17]
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.981 f  U_7SEG/o_seg_r[6]_i_13/O
                         net (fo=1, routed)           0.000     6.981    U_7SEG/o_seg_r[6]_i_13_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     7.198 f  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           1.008     8.206    U_7SEG/sel0[1]
    SLICE_X34Y76         LUT4 (Prop_lut4_I1_O)        0.299     8.505 r  U_7SEG/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     8.505    U_7SEG/o_seg_r[4]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.079   105.229    U_7SEG/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 96.725    

Slack (MET) :             96.744ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.269ns  (logic 1.096ns (33.528%)  route 2.173ns (66.472%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.217    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  U_7SEG/i_data_store_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  U_7SEG/i_data_store_reg[17]/Q
                         net (fo=1, routed)           1.184     6.857    U_7SEG/i_data_store[17]
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.981 r  U_7SEG/o_seg_r[6]_i_13/O
                         net (fo=1, routed)           0.000     6.981    U_7SEG/o_seg_r[6]_i_13_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     7.198 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.989     8.187    U_7SEG/sel0[1]
    SLICE_X34Y76         LUT4 (Prop_lut4_I2_O)        0.299     8.486 r  U_7SEG/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.486    U_7SEG/o_seg_r[2]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.079   105.229    U_7SEG/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.229    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                 96.744    

Slack (MET) :             96.754ns  (required time - arrival time)
  Source:                 U_7SEG/i_data_store_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 1.125ns (34.113%)  route 2.173ns (65.887%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.217    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  U_7SEG/i_data_store_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y76         FDCE (Prop_fdce_C_Q)         0.456     5.673 r  U_7SEG/i_data_store_reg[17]/Q
                         net (fo=1, routed)           1.184     6.857    U_7SEG/i_data_store[17]
    SLICE_X40Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.981 r  U_7SEG/o_seg_r[6]_i_13/O
                         net (fo=1, routed)           0.000     6.981    U_7SEG/o_seg_r[6]_i_13_n_0
    SLICE_X40Y75         MUXF7 (Prop_muxf7_I1_O)      0.217     7.198 r  U_7SEG/o_seg_r_reg[6]_i_5/O
                         net (fo=7, routed)           0.989     8.187    U_7SEG/sel0[1]
    SLICE_X34Y76         LUT4 (Prop_lut4_I3_O)        0.328     8.515 r  U_7SEG/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     8.515    U_7SEG/o_seg_r[6]_i_1_n_0
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.504   104.927    U_7SEG/clk_IBUF_BUFG
    SLICE_X34Y76         FDPE                                         r  U_7SEG/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.186    
                         clock uncertainty           -0.035   105.150    
    SLICE_X34Y76         FDPE (Setup_fdpe_C_D)        0.118   105.268    U_7SEG/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.268    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 96.754    

Slack (MET) :             96.826ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.153ns (36.756%)  route 1.984ns (63.244%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 104.923 - 100.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.612     5.215    U_Multi/CLK
    SLICE_X50Y75         FDCE                                         r  U_Multi/disp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDCE (Prop_fdce_C_Q)         0.518     5.733 r  U_Multi/disp_data_reg[0]/Q
                         net (fo=1, routed)           0.832     6.565    U_Multi/disp_data[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.689 r  U_Multi/i_data_store[0]_i_8/O
                         net (fo=1, routed)           0.000     6.689    U_Multi/i_data_store[0]_i_8_n_0
    SLICE_X48Y75         MUXF7 (Prop_muxf7_I0_O)      0.212     6.901 r  U_Multi/i_data_store_reg[0]_i_3/O
                         net (fo=1, routed)           1.151     8.053    U_Multi/i_data_store_reg[0]_i_3_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I5_O)        0.299     8.352 r  U_Multi/i_data_store[0]_i_1/O
                         net (fo=1, routed)           0.000     8.352    U_7SEG/D[0]
    SLICE_X43Y76         FDCE                                         r  U_7SEG/i_data_store_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.500   104.923    U_7SEG/clk_IBUF_BUFG
    SLICE_X43Y76         FDCE                                         r  U_7SEG/i_data_store_reg[0]/C
                         clock pessimism              0.259   105.182    
                         clock uncertainty           -0.035   105.146    
    SLICE_X43Y76         FDCE (Setup_fdce_C_D)        0.031   105.177    U_7SEG/i_data_store_reg[0]
  -------------------------------------------------------------------
                         required time                        105.177    
                         arrival time                          -8.352    
  -------------------------------------------------------------------
                         slack                                 96.826    

Slack (MET) :             97.192ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 1.148ns (41.276%)  route 1.633ns (58.725%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 104.919 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.614     5.217    U_Multi/CLK
    SLICE_X50Y76         FDCE                                         r  U_Multi/disp_data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDCE (Prop_fdce_C_Q)         0.518     5.735 r  U_Multi/disp_data_reg[19]/Q
                         net (fo=1, routed)           0.859     6.594    U_Multi/disp_data[19]
    SLICE_X50Y76         LUT6 (Prop_lut6_I5_O)        0.124     6.718 r  U_Multi/i_data_store[19]_i_8/O
                         net (fo=1, routed)           0.000     6.718    U_Multi/i_data_store[19]_i_8_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I0_O)      0.209     6.927 r  U_Multi/i_data_store_reg[19]_i_3/O
                         net (fo=1, routed)           0.774     7.701    U_Multi/i_data_store_reg[19]_i_3_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I5_O)        0.297     7.998 r  U_Multi/i_data_store[19]_i_1/O
                         net (fo=1, routed)           0.000     7.998    U_7SEG/D[19]
    SLICE_X51Y76         FDCE                                         r  U_7SEG/i_data_store_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.496   104.919    U_7SEG/clk_IBUF_BUFG
    SLICE_X51Y76         FDCE                                         r  U_7SEG/i_data_store_reg[19]/C
                         clock pessimism              0.276   105.195    
                         clock uncertainty           -0.035   105.159    
    SLICE_X51Y76         FDCE (Setup_fdce_C_D)        0.031   105.190    U_7SEG/i_data_store_reg[19]
  -------------------------------------------------------------------
                         required time                        105.190    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 97.192    

Slack (MET) :             97.203ns  (required time - arrival time)
  Source:                 U_Multi/disp_data_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/i_data_store_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 1.148ns (40.812%)  route 1.665ns (59.188%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 104.920 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.619     5.222    U_Multi/CLK
    SLICE_X50Y70         FDPE                                         r  U_Multi/disp_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDPE (Prop_fdpe_C_Q)         0.518     5.740 r  U_Multi/disp_data_reg[10]/Q
                         net (fo=1, routed)           0.859     6.599    U_Multi/disp_data[10]
    SLICE_X50Y70         LUT6 (Prop_lut6_I5_O)        0.124     6.723 r  U_Multi/i_data_store[10]_i_8/O
                         net (fo=1, routed)           0.000     6.723    U_Multi/i_data_store[10]_i_8_n_0
    SLICE_X50Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     6.932 r  U_Multi/i_data_store_reg[10]_i_3/O
                         net (fo=1, routed)           0.805     7.738    U_Multi/i_data_store_reg[10]_i_3_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I5_O)        0.297     8.035 r  U_Multi/i_data_store[10]_i_1/O
                         net (fo=1, routed)           0.000     8.035    U_7SEG/D[10]
    SLICE_X50Y72         FDCE                                         r  U_7SEG/i_data_store_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         1.497   104.920    U_7SEG/clk_IBUF_BUFG
    SLICE_X50Y72         FDCE                                         r  U_7SEG/i_data_store_reg[10]/C
                         clock pessimism              0.276   105.196    
                         clock uncertainty           -0.035   105.160    
    SLICE_X50Y72         FDCE (Setup_fdce_C_D)        0.077   105.237    U_7SEG/i_data_store_reg[10]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -8.035    
  -------------------------------------------------------------------
                         slack                                 97.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X39Y85         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.733    U_CLKDIV/clkdiv_reg_n_0_[23]
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    U_CLKDIV/clkdiv_reg[20]_i_1_n_4
    SLICE_X39Y85         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_CLKDIV/CLK
    SLICE_X39Y85         FDCE                                         r  U_CLKDIV/clkdiv_reg[23]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X39Y85         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y76         FDCE                                         r  U_7SEG/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U_7SEG/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     1.732    U_7SEG/cnt_reg_n_0_[11]
    SLICE_X15Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  U_7SEG/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    U_7SEG/cnt_reg[8]_i_1_n_4
    SLICE_X15Y76         FDCE                                         r  U_7SEG/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.831     1.996    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y76         FDCE                                         r  U_7SEG/cnt_reg[11]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X15Y76         FDCE (Hold_fdce_C_D)         0.105     1.587    U_7SEG/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.481    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y74         FDCE                                         r  U_7SEG/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_7SEG/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     1.731    U_7SEG/cnt_reg_n_0_[3]
    SLICE_X15Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  U_7SEG/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    U_7SEG/cnt_reg[0]_i_1_n_4
    SLICE_X15Y74         FDCE                                         r  U_7SEG/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y74         FDCE                                         r  U_7SEG/cnt_reg[3]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X15Y74         FDCE (Hold_fdce_C_D)         0.105     1.586    U_7SEG/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_7SEG/cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_7SEG/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.481    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  U_7SEG/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_7SEG/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     1.731    U_7SEG/cnt_reg_n_0_[7]
    SLICE_X15Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  U_7SEG/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    U_7SEG/cnt_reg[4]_i_1_n_4
    SLICE_X15Y75         FDCE                                         r  U_7SEG/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_7SEG/clk_IBUF_BUFG
    SLICE_X15Y75         FDCE                                         r  U_7SEG/cnt_reg[7]/C
                         clock pessimism             -0.513     1.481    
    SLICE_X15Y75         FDCE (Hold_fdce_C_D)         0.105     1.586    U_7SEG/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.562     1.481    U_CLKDIV/CLK
    SLICE_X39Y82         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_CLKDIV/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.731    U_CLKDIV/clkdiv_reg_n_0_[11]
    SLICE_X39Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  U_CLKDIV/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    U_CLKDIV/clkdiv_reg[8]_i_1_n_4
    SLICE_X39Y82         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.832     1.997    U_CLKDIV/CLK
    SLICE_X39Y82         FDCE                                         r  U_CLKDIV/clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X39Y82         FDCE (Hold_fdce_C_D)         0.105     1.586    U_CLKDIV/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.563     1.482    U_CLKDIV/CLK
    SLICE_X39Y83         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  U_CLKDIV/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    U_CLKDIV/clkdiv_reg_n_0_[15]
    SLICE_X39Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  U_CLKDIV/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    U_CLKDIV/clkdiv_reg[12]_i_1_n_4
    SLICE_X39Y83         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.833     1.998    U_CLKDIV/CLK
    SLICE_X39Y83         FDCE                                         r  U_CLKDIV/clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X39Y83         FDCE (Hold_fdce_C_D)         0.105     1.587    U_CLKDIV/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X39Y84         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.733    U_CLKDIV/clkdiv_reg_n_0_[19]
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  U_CLKDIV/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    U_CLKDIV/clkdiv_reg[16]_i_1_n_4
    SLICE_X39Y84         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.834     1.999    U_CLKDIV/CLK
    SLICE_X39Y84         FDCE                                         r  U_CLKDIV/clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X39Y84         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.560     1.479    U_CLKDIV/CLK
    SLICE_X39Y80         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_CLKDIV/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.729    U_CLKDIV/clkdiv_reg_n_0_[3]
    SLICE_X39Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  U_CLKDIV/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    U_CLKDIV/clkdiv_reg[0]_i_1_n_4
    SLICE_X39Y80         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.830     1.995    U_CLKDIV/CLK
    SLICE_X39Y80         FDCE                                         r  U_CLKDIV/clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X39Y80         FDCE (Hold_fdce_C_D)         0.105     1.584    U_CLKDIV/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.561     1.480    U_CLKDIV/CLK
    SLICE_X39Y81         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  U_CLKDIV/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.730    U_CLKDIV/clkdiv_reg_n_0_[7]
    SLICE_X39Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  U_CLKDIV/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    U_CLKDIV/clkdiv_reg[4]_i_1_n_4
    SLICE_X39Y81         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.831     1.996    U_CLKDIV/CLK
    SLICE_X39Y81         FDCE                                         r  U_CLKDIV/clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X39Y81         FDCE (Hold_fdce_C_D)         0.105     1.585    U_CLKDIV/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U_CLKDIV/clkdiv_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_CLKDIV/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.564     1.483    U_CLKDIV/CLK
    SLICE_X39Y85         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_CLKDIV/clkdiv_reg[20]/Q
                         net (fo=1, routed)           0.105     1.730    U_CLKDIV/clkdiv_reg_n_0_[20]
    SLICE_X39Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  U_CLKDIV/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    U_CLKDIV/clkdiv_reg[20]_i_1_n_7
    SLICE_X39Y85         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=112, routed)         0.835     2.000    U_CLKDIV/CLK
    SLICE_X39Y85         FDCE                                         r  U_CLKDIV/clkdiv_reg[20]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X39Y85         FDCE (Hold_fdce_C_D)         0.105     1.588    U_CLKDIV/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y74    U_7SEG/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y76    U_7SEG/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y76    U_7SEG/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y77    U_7SEG/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y77    U_7SEG/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y77    U_7SEG/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y74    U_7SEG/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y74    U_7SEG/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X15Y74    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y74    U_7SEG/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y74    U_7SEG/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y74    U_7SEG/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y74    U_7SEG/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y75    U_7SEG/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y75    U_7SEG/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y75    U_7SEG/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X15Y75    U_7SEG/cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y71    U_7SEG/i_data_store_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y73    U_7SEG/i_data_store_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y69    U_7SEG/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y71    U_7SEG/i_data_store_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y76    U_7SEG/i_data_store_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y76    U_7SEG/i_data_store_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X40Y78    U_7SEG/i_data_store_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X41Y71    U_7SEG/i_data_store_reg[5]/C



