(function() {var implementors = {};
implementors["bare_metal"] = [{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"bare_metal/struct.Peripheral.html\" title=\"struct bare_metal::Peripheral\">Peripheral</a>&lt;T&gt;","synthetic":true,"types":["bare_metal::Peripheral"]},{"text":"impl Freeze for <a class=\"struct\" href=\"bare_metal/struct.CriticalSection.html\" title=\"struct bare_metal::CriticalSection\">CriticalSection</a>","synthetic":true,"types":["bare_metal::CriticalSection"]},{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"bare_metal/struct.Mutex.html\" title=\"struct bare_metal::Mutex\">Mutex</a>&lt;T&gt;","synthetic":true,"types":["bare_metal::Mutex"]}];
implementors["cortex_m"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/delay/struct.Delay.html\" title=\"struct cortex_m::delay::Delay\">Delay</a>","synthetic":true,"types":["cortex_m::delay::Delay"]},{"text":"impl&lt;T:&nbsp;?<a class=\"trait\" href=\"https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html\" title=\"trait core::marker::Sized\">Sized</a>&gt; Freeze for <a class=\"struct\" href=\"cortex_m/itm/struct.Aligned.html\" title=\"struct cortex_m::itm::Aligned\">Aligned</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["cortex_m::itm::Aligned"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/cbp/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::cbp::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::cbp::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/cpuid/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::cpuid::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::cpuid::RegisterBlock"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/peripheral/cpuid/enum.CsselrCacheType.html\" title=\"enum cortex_m::peripheral::cpuid::CsselrCacheType\">CsselrCacheType</a>","synthetic":true,"types":["cortex_m::peripheral::cpuid::CsselrCacheType"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/dcb/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::dcb::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::dcb::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/dwt/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::dwt::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::dwt::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/dwt/struct.Comparator.html\" title=\"struct cortex_m::peripheral::dwt::Comparator\">Comparator</a>","synthetic":true,"types":["cortex_m::peripheral::dwt::Comparator"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/fpb/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::fpb::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::fpb::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/fpu/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::fpu::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::fpu::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/icb/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::icb::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::icb::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/itm/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::itm::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::itm::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/itm/struct.Stim.html\" title=\"struct cortex_m::peripheral::itm::Stim\">Stim</a>","synthetic":true,"types":["cortex_m::peripheral::itm::Stim"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/mpu/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::mpu::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::mpu::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/nvic/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::nvic::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::nvic::RegisterBlock"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/scb/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::scb::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::scb::RegisterBlock"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.Exception.html\" title=\"enum cortex_m::peripheral::scb::Exception\">Exception</a>","synthetic":true,"types":["cortex_m::peripheral::scb::Exception"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.VectActive.html\" title=\"enum cortex_m::peripheral::scb::VectActive\">VectActive</a>","synthetic":true,"types":["cortex_m::peripheral::scb::VectActive"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/peripheral/scb/enum.SystemHandler.html\" title=\"enum cortex_m::peripheral::scb::SystemHandler\">SystemHandler</a>","synthetic":true,"types":["cortex_m::peripheral::scb::SystemHandler"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/syst/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::syst::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::syst::RegisterBlock"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/peripheral/syst/enum.SystClkSource.html\" title=\"enum cortex_m::peripheral::syst::SystClkSource\">SystClkSource</a>","synthetic":true,"types":["cortex_m::peripheral::syst::SystClkSource"]},{"text":"impl !Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/tpiu/struct.RegisterBlock.html\" title=\"struct cortex_m::peripheral::tpiu::RegisterBlock\">RegisterBlock</a>","synthetic":true,"types":["cortex_m::peripheral::tpiu::RegisterBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.Peripherals.html\" title=\"struct cortex_m::peripheral::Peripherals\">Peripherals</a>","synthetic":true,"types":["cortex_m::peripheral::Peripherals"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.CBP.html\" title=\"struct cortex_m::peripheral::CBP\">CBP</a>","synthetic":true,"types":["cortex_m::peripheral::CBP"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.CPUID.html\" title=\"struct cortex_m::peripheral::CPUID\">CPUID</a>","synthetic":true,"types":["cortex_m::peripheral::CPUID"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.DCB.html\" title=\"struct cortex_m::peripheral::DCB\">DCB</a>","synthetic":true,"types":["cortex_m::peripheral::DCB"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.DWT.html\" title=\"struct cortex_m::peripheral::DWT\">DWT</a>","synthetic":true,"types":["cortex_m::peripheral::DWT"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.FPB.html\" title=\"struct cortex_m::peripheral::FPB\">FPB</a>","synthetic":true,"types":["cortex_m::peripheral::FPB"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.FPU.html\" title=\"struct cortex_m::peripheral::FPU\">FPU</a>","synthetic":true,"types":["cortex_m::peripheral::FPU"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.ICB.html\" title=\"struct cortex_m::peripheral::ICB\">ICB</a>","synthetic":true,"types":["cortex_m::peripheral::ICB"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.ITM.html\" title=\"struct cortex_m::peripheral::ITM\">ITM</a>","synthetic":true,"types":["cortex_m::peripheral::ITM"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.MPU.html\" title=\"struct cortex_m::peripheral::MPU\">MPU</a>","synthetic":true,"types":["cortex_m::peripheral::MPU"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.NVIC.html\" title=\"struct cortex_m::peripheral::NVIC\">NVIC</a>","synthetic":true,"types":["cortex_m::peripheral::NVIC"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.SAU.html\" title=\"struct cortex_m::peripheral::SAU\">SAU</a>","synthetic":true,"types":["cortex_m::peripheral::SAU"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.SCB.html\" title=\"struct cortex_m::peripheral::SCB\">SCB</a>","synthetic":true,"types":["cortex_m::peripheral::SCB"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.SYST.html\" title=\"struct cortex_m::peripheral::SYST\">SYST</a>","synthetic":true,"types":["cortex_m::peripheral::SYST"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/peripheral/struct.TPIU.html\" title=\"struct cortex_m::peripheral::TPIU\">TPIU</a>","synthetic":true,"types":["cortex_m::peripheral::TPIU"]},{"text":"impl Freeze for <a class=\"struct\" href=\"cortex_m/register/control/struct.Control.html\" title=\"struct cortex_m::register::control::Control\">Control</a>","synthetic":true,"types":["cortex_m::register::control::Control"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/register/control/enum.Npriv.html\" title=\"enum cortex_m::register::control::Npriv\">Npriv</a>","synthetic":true,"types":["cortex_m::register::control::Npriv"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/register/control/enum.Spsel.html\" title=\"enum cortex_m::register::control::Spsel\">Spsel</a>","synthetic":true,"types":["cortex_m::register::control::Spsel"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/register/control/enum.Fpca.html\" title=\"enum cortex_m::register::control::Fpca\">Fpca</a>","synthetic":true,"types":["cortex_m::register::control::Fpca"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/register/faultmask/enum.Faultmask.html\" title=\"enum cortex_m::register::faultmask::Faultmask\">Faultmask</a>","synthetic":true,"types":["cortex_m::register::faultmask::Faultmask"]},{"text":"impl Freeze for <a class=\"enum\" href=\"cortex_m/register/primask/enum.Primask.html\" title=\"enum cortex_m::register::primask::Primask\">Primask</a>","synthetic":true,"types":["cortex_m::register::primask::Primask"]}];
implementors["embedded_hal"] = [{"text":"impl&lt;T&gt; Freeze for <a class=\"struct\" href=\"embedded_hal/digital/v1_compat/struct.OldOutputPin.html\" title=\"struct embedded_hal::digital::v1_compat::OldOutputPin\">OldOutputPin</a>&lt;T&gt; <span class=\"where fmt-newline\">where<br>&nbsp;&nbsp;&nbsp;&nbsp;T: Freeze,&nbsp;</span>","synthetic":true,"types":["embedded_hal::digital::v1_compat::OldOutputPin"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_hal/spi/enum.Polarity.html\" title=\"enum embedded_hal::spi::Polarity\">Polarity</a>","synthetic":true,"types":["embedded_hal::spi::Polarity"]},{"text":"impl Freeze for <a class=\"enum\" href=\"embedded_hal/spi/enum.Phase.html\" title=\"enum embedded_hal::spi::Phase\">Phase</a>","synthetic":true,"types":["embedded_hal::spi::Phase"]},{"text":"impl Freeze for <a class=\"struct\" href=\"embedded_hal/spi/struct.Mode.html\" title=\"struct embedded_hal::spi::Mode\">Mode</a>","synthetic":true,"types":["embedded_hal::spi::Mode"]}];
implementors["rp2040_pac2"] = [{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Result.html\" title=\"struct rp2040_pac2::adc::regs::Result\">Result</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Result"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Intf.html\" title=\"struct rp2040_pac2::adc::regs::Intf\">Intf</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Ints.html\" title=\"struct rp2040_pac2::adc::regs::Ints\">Ints</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Cs.html\" title=\"struct rp2040_pac2::adc::regs::Cs\">Cs</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Cs"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Fcs.html\" title=\"struct rp2040_pac2::adc::regs::Fcs\">Fcs</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Fcs"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Div.html\" title=\"struct rp2040_pac2::adc::regs::Div\">Div</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Intr.html\" title=\"struct rp2040_pac2::adc::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Fifo.html\" title=\"struct rp2040_pac2::adc::regs::Fifo\">Fifo</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Fifo"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/regs/struct.Inte.html\" title=\"struct rp2040_pac2::adc::regs::Inte\">Inte</a>","synthetic":true,"types":["rp2040_pac2::adc::regs::Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/adc/struct.Adc.html\" title=\"struct rp2040_pac2::adc::Adc\">Adc</a>","synthetic":true,"types":["rp2040_pac2::adc::Adc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.BusPriorityAck.html\" title=\"struct rp2040_pac2::busctrl::regs::BusPriorityAck\">BusPriorityAck</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::BusPriorityAck"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfctr0.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfctr0\">Perfctr0</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfctr0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.BusPriority.html\" title=\"struct rp2040_pac2::busctrl::regs::BusPriority\">BusPriority</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::BusPriority"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfctr1.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfctr1\">Perfctr1</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfctr1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfctr3.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfctr3\">Perfctr3</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfctr3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfsel2.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfsel2\">Perfsel2</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfsel2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfctr2.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfctr2\">Perfctr2</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfctr2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfsel0.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfsel0\">Perfsel0</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfsel0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfsel3.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfsel3\">Perfsel3</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfsel3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/regs/struct.Perfsel1.html\" title=\"struct rp2040_pac2::busctrl::regs::Perfsel1\">Perfsel1</a>","synthetic":true,"types":["rp2040_pac2::busctrl::regs::Perfsel1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/busctrl/struct.Busctrl.html\" title=\"struct rp2040_pac2::busctrl::Busctrl\">Busctrl</a>","synthetic":true,"types":["rp2040_pac2::busctrl::Busctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0Delay.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0Delay\">Fc0Delay</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0Delay"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout2Ctrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout2Ctrl\">ClkGpout2Ctrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout2Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkAdcCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkAdcCtrl\">ClkAdcCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkAdcCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0Status.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0Status\">Fc0Status</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Inte.html\" title=\"struct rp2040_pac2::clocks::regs::Inte\">Inte</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkRefDiv.html\" title=\"struct rp2040_pac2::clocks::regs::ClkRefDiv\">ClkRefDiv</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkRefDiv"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Intr.html\" title=\"struct rp2040_pac2::clocks::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Intf.html\" title=\"struct rp2040_pac2::clocks::regs::Intf\">Intf</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.WakeEn0.html\" title=\"struct rp2040_pac2::clocks::regs::WakeEn0\">WakeEn0</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::WakeEn0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkSysResusCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkSysResusCtrl\">ClkSysResusCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkSysResusCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0Src.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0Src\">Fc0Src</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0Src"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkUsbCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkUsbCtrl\">ClkUsbCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkUsbCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkAdcDiv.html\" title=\"struct rp2040_pac2::clocks::regs::ClkAdcDiv\">ClkAdcDiv</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkAdcDiv"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkSysResusStatus.html\" title=\"struct rp2040_pac2::clocks::regs::ClkSysResusStatus\">ClkSysResusStatus</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkSysResusStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkSysCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkSysCtrl\">ClkSysCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkSysCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0RefKhz.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0RefKhz\">Fc0RefKhz</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0RefKhz"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout3Ctrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout3Ctrl\">ClkGpout3Ctrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout3Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Ints.html\" title=\"struct rp2040_pac2::clocks::regs::Ints\">Ints</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout0Div.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout0Div\">ClkGpout0Div</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout0Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkPeriCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkPeriCtrl\">ClkPeriCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkPeriCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Enabled1.html\" title=\"struct rp2040_pac2::clocks::regs::Enabled1\">Enabled1</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Enabled1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkUsbDiv.html\" title=\"struct rp2040_pac2::clocks::regs::ClkUsbDiv\">ClkUsbDiv</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkUsbDiv"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkRtcCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkRtcCtrl\">ClkRtcCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkRtcCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout1Div.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout1Div\">ClkGpout1Div</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout1Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout1Ctrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout1Ctrl\">ClkGpout1Ctrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout1Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout0Ctrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout0Ctrl\">ClkGpout0Ctrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout0Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0MinKhz.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0MinKhz\">Fc0MinKhz</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0MinKhz"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.SleepEn0.html\" title=\"struct rp2040_pac2::clocks::regs::SleepEn0\">SleepEn0</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::SleepEn0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkRtcDiv.html\" title=\"struct rp2040_pac2::clocks::regs::ClkRtcDiv\">ClkRtcDiv</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkRtcDiv"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout3Div.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout3Div\">ClkGpout3Div</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout3Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0Interval.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0Interval\">Fc0Interval</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0Interval"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Enabled0.html\" title=\"struct rp2040_pac2::clocks::regs::Enabled0\">Enabled0</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Enabled0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.SleepEn1.html\" title=\"struct rp2040_pac2::clocks::regs::SleepEn1\">SleepEn1</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::SleepEn1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkGpout2Div.html\" title=\"struct rp2040_pac2::clocks::regs::ClkGpout2Div\">ClkGpout2Div</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkGpout2Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkSysDiv.html\" title=\"struct rp2040_pac2::clocks::regs::ClkSysDiv\">ClkSysDiv</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkSysDiv"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.ClkRefCtrl.html\" title=\"struct rp2040_pac2::clocks::regs::ClkRefCtrl\">ClkRefCtrl</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::ClkRefCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0MaxKhz.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0MaxKhz\">Fc0MaxKhz</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0MaxKhz"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.WakeEn1.html\" title=\"struct rp2040_pac2::clocks::regs::WakeEn1\">WakeEn1</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::WakeEn1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/regs/struct.Fc0Result.html\" title=\"struct rp2040_pac2::clocks::regs::Fc0Result\">Fc0Result</a>","synthetic":true,"types":["rp2040_pac2::clocks::regs::Fc0Result"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkSysCtrlSrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkSysCtrlSrc\">ClkSysCtrlSrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkSysCtrlSrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkGpout2CtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkGpout2CtrlAuxsrc\">ClkGpout2CtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkGpout2CtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkUsbCtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkUsbCtrlAuxsrc\">ClkUsbCtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkUsbCtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkGpout0CtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkGpout0CtrlAuxsrc\">ClkGpout0CtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkGpout0CtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkGpout3CtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkGpout3CtrlAuxsrc\">ClkGpout3CtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkGpout3CtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkAdcCtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkAdcCtrlAuxsrc\">ClkAdcCtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkAdcCtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.Fc0Src.html\" title=\"struct rp2040_pac2::clocks::vals::Fc0Src\">Fc0Src</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::Fc0Src"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkRefCtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkRefCtrlAuxsrc\">ClkRefCtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkRefCtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkSysCtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkSysCtrlAuxsrc\">ClkSysCtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkSysCtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkGpout1CtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkGpout1CtrlAuxsrc\">ClkGpout1CtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkGpout1CtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkPeriCtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkPeriCtrlAuxsrc\">ClkPeriCtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkPeriCtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkRtcCtrlAuxsrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkRtcCtrlAuxsrc\">ClkRtcCtrlAuxsrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkRtcCtrlAuxsrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/vals/struct.ClkRefCtrlSrc.html\" title=\"struct rp2040_pac2::clocks::vals::ClkRefCtrlSrc\">ClkRefCtrlSrc</a>","synthetic":true,"types":["rp2040_pac2::clocks::vals::ClkRefCtrlSrc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/clocks/struct.Clocks.html\" title=\"struct rp2040_pac2::clocks::Clocks\">Clocks</a>","synthetic":true,"types":["rp2040_pac2::clocks::Clocks"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.DbgCtdreq.html\" title=\"struct rp2040_pac2::dma::regs::DbgCtdreq\">DbgCtdreq</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::DbgCtdreq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Intr.html\" title=\"struct rp2040_pac2::dma::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.MultiChanTrigger.html\" title=\"struct rp2040_pac2::dma::regs::MultiChanTrigger\">MultiChanTrigger</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::MultiChanTrigger"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Inte1.html\" title=\"struct rp2040_pac2::dma::regs::Inte1\">Inte1</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Inte1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.SniffCtrl.html\" title=\"struct rp2040_pac2::dma::regs::SniffCtrl\">SniffCtrl</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::SniffCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Timer.html\" title=\"struct rp2040_pac2::dma::regs::Timer\">Timer</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Timer"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Inte0.html\" title=\"struct rp2040_pac2::dma::regs::Inte0\">Inte0</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Inte0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Intf0.html\" title=\"struct rp2040_pac2::dma::regs::Intf0\">Intf0</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Intf0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.FifoLevels.html\" title=\"struct rp2040_pac2::dma::regs::FifoLevels\">FifoLevels</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::FifoLevels"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.NChannels.html\" title=\"struct rp2040_pac2::dma::regs::NChannels\">NChannels</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::NChannels"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Ints0.html\" title=\"struct rp2040_pac2::dma::regs::Ints0\">Ints0</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Ints0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Ints1.html\" title=\"struct rp2040_pac2::dma::regs::Ints1\">Ints1</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Ints1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.Intf1.html\" title=\"struct rp2040_pac2::dma::regs::Intf1\">Intf1</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::Intf1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.CtrlTrig.html\" title=\"struct rp2040_pac2::dma::regs::CtrlTrig\">CtrlTrig</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::CtrlTrig"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/regs/struct.ChanAbort.html\" title=\"struct rp2040_pac2::dma::regs::ChanAbort\">ChanAbort</a>","synthetic":true,"types":["rp2040_pac2::dma::regs::ChanAbort"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/vals/struct.SniffCtrlCalc.html\" title=\"struct rp2040_pac2::dma::vals::SniffCtrlCalc\">SniffCtrlCalc</a>","synthetic":true,"types":["rp2040_pac2::dma::vals::SniffCtrlCalc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/vals/struct.DataSize.html\" title=\"struct rp2040_pac2::dma::vals::DataSize\">DataSize</a>","synthetic":true,"types":["rp2040_pac2::dma::vals::DataSize"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/vals/struct.TreqSel.html\" title=\"struct rp2040_pac2::dma::vals::TreqSel\">TreqSel</a>","synthetic":true,"types":["rp2040_pac2::dma::vals::TreqSel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/dma/struct.Dma.html\" title=\"struct rp2040_pac2::dma::Dma\">Dma</a>","synthetic":true,"types":["rp2040_pac2::dma::Dma"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/generic/struct.RW.html\" title=\"struct rp2040_pac2::generic::RW\">RW</a>","synthetic":true,"types":["rp2040_pac2::generic::RW"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/generic/struct.R.html\" title=\"struct rp2040_pac2::generic::R\">R</a>","synthetic":true,"types":["rp2040_pac2::generic::R"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/generic/struct.W.html\" title=\"struct rp2040_pac2::generic::W\">W</a>","synthetic":true,"types":["rp2040_pac2::generic::W"]},{"text":"impl&lt;T, A&gt; Freeze for <a class=\"struct\" href=\"rp2040_pac2/generic/struct.Reg.html\" title=\"struct rp2040_pac2::generic::Reg\">Reg</a>&lt;T, A&gt;","synthetic":true,"types":["rp2040_pac2::generic::Reg"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcEnableStatus.html\" title=\"struct rp2040_pac2::i2c::regs::IcEnableStatus\">IcEnableStatus</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcEnableStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcSdaSetup.html\" title=\"struct rp2040_pac2::i2c::regs::IcSdaSetup\">IcSdaSetup</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcSdaSetup"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrRxDone.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrRxDone\">IcClrRxDone</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrRxDone"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrStartDet.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrStartDet\">IcClrStartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrStartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcRxTl.html\" title=\"struct rp2040_pac2::i2c::regs::IcRxTl\">IcRxTl</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcRxTl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrTxOver.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrTxOver\">IcClrTxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrTxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcFsSpklen.html\" title=\"struct rp2040_pac2::i2c::regs::IcFsSpklen\">IcFsSpklen</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcFsSpklen"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrTxAbrt.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrTxAbrt\">IcClrTxAbrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrTxAbrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcCompParam1.html\" title=\"struct rp2040_pac2::i2c::regs::IcCompParam1\">IcCompParam1</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcCompParam1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrIntr.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrIntr\">IcClrIntr</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrIntr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcSsSclLcnt.html\" title=\"struct rp2040_pac2::i2c::regs::IcSsSclLcnt\">IcSsSclLcnt</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcSsSclLcnt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrRestartDet.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrRestartDet\">IcClrRestartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrRestartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcAckGeneralCall.html\" title=\"struct rp2040_pac2::i2c::regs::IcAckGeneralCall\">IcAckGeneralCall</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcAckGeneralCall"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcSar.html\" title=\"struct rp2040_pac2::i2c::regs::IcSar\">IcSar</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcSar"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcDataCmd.html\" title=\"struct rp2040_pac2::i2c::regs::IcDataCmd\">IcDataCmd</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcDataCmd"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcDmaRdlr.html\" title=\"struct rp2040_pac2::i2c::regs::IcDmaRdlr\">IcDmaRdlr</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcDmaRdlr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcTxAbrtSource.html\" title=\"struct rp2040_pac2::i2c::regs::IcTxAbrtSource\">IcTxAbrtSource</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcTxAbrtSource"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrRxOver.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrRxOver\">IcClrRxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrRxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcSdaHold.html\" title=\"struct rp2040_pac2::i2c::regs::IcSdaHold\">IcSdaHold</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcSdaHold"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcTar.html\" title=\"struct rp2040_pac2::i2c::regs::IcTar\">IcTar</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcTar"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcTxflr.html\" title=\"struct rp2040_pac2::i2c::regs::IcTxflr\">IcTxflr</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcTxflr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrRxUnder.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrRxUnder\">IcClrRxUnder</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrRxUnder"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcIntrMask.html\" title=\"struct rp2040_pac2::i2c::regs::IcIntrMask\">IcIntrMask</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcIntrMask"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcIntrStat.html\" title=\"struct rp2040_pac2::i2c::regs::IcIntrStat\">IcIntrStat</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcIntrStat"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcFsSclLcnt.html\" title=\"struct rp2040_pac2::i2c::regs::IcFsSclLcnt\">IcFsSclLcnt</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcFsSclLcnt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrRdReq.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrRdReq\">IcClrRdReq</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrRdReq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcRawIntrStat.html\" title=\"struct rp2040_pac2::i2c::regs::IcRawIntrStat\">IcRawIntrStat</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcRawIntrStat"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcDmaTdlr.html\" title=\"struct rp2040_pac2::i2c::regs::IcDmaTdlr\">IcDmaTdlr</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcDmaTdlr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcSsSclHcnt.html\" title=\"struct rp2040_pac2::i2c::regs::IcSsSclHcnt\">IcSsSclHcnt</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcSsSclHcnt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcRxflr.html\" title=\"struct rp2040_pac2::i2c::regs::IcRxflr\">IcRxflr</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcRxflr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcSlvDataNackOnly.html\" title=\"struct rp2040_pac2::i2c::regs::IcSlvDataNackOnly\">IcSlvDataNackOnly</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcSlvDataNackOnly"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcStatus.html\" title=\"struct rp2040_pac2::i2c::regs::IcStatus\">IcStatus</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcCon.html\" title=\"struct rp2040_pac2::i2c::regs::IcCon\">IcCon</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcCon"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrActivity.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrActivity\">IcClrActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrStopDet.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrStopDet\">IcClrStopDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrStopDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcClrGenCall.html\" title=\"struct rp2040_pac2::i2c::regs::IcClrGenCall\">IcClrGenCall</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcClrGenCall"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcTxTl.html\" title=\"struct rp2040_pac2::i2c::regs::IcTxTl\">IcTxTl</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcTxTl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcEnable.html\" title=\"struct rp2040_pac2::i2c::regs::IcEnable\">IcEnable</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcEnable"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcDmaCr.html\" title=\"struct rp2040_pac2::i2c::regs::IcDmaCr\">IcDmaCr</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcDmaCr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/regs/struct.IcFsSclHcnt.html\" title=\"struct rp2040_pac2::i2c::regs::IcFsSclHcnt\">IcFsSclHcnt</a>","synthetic":true,"types":["rp2040_pac2::i2c::regs::IcFsSclHcnt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConIcRestartEn.html\" title=\"struct rp2040_pac2::i2c::vals::IcConIcRestartEn\">IcConIcRestartEn</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConIcRestartEn"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcDataCmdStop.html\" title=\"struct rp2040_pac2::i2c::vals::IcDataCmdStop\">IcDataCmdStop</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcDataCmdStop"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRRxFull.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRRxFull\">IcIntrStatRRxFull</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRRxFull"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMTxOver.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMTxOver\">IcIntrMaskMTxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMTxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMRxUnder.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMRxUnder\">IcIntrMaskMRxUnder</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMRxUnder"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtSlvArblost.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSlvArblost\">IcTxAbrtSourceAbrtSlvArblost</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSlvArblost"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtGcallRead.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtGcallRead\">IcTxAbrtSourceAbrtGcallRead</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtGcallRead"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcDataCmdFirstDataByte.html\" title=\"struct rp2040_pac2::i2c::vals::IcDataCmdFirstDataByte\">IcDataCmdFirstDataByte</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcDataCmdFirstDataByte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRStartDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRStartDet\">IcIntrStatRStartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRStartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRTxOver.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRTxOver\">IcIntrStatRTxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRTxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatRxOver.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatRxOver\">IcRawIntrStatRxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatRxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtUserAbrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtUserAbrt\">IcTxAbrtSourceAbrtUserAbrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtUserAbrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConMasterMode.html\" title=\"struct rp2040_pac2::i2c::vals::IcConMasterMode\">IcConMasterMode</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConMasterMode"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMTxAbrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMTxAbrt\">IcIntrMaskMTxAbrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMTxAbrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMTxEmpty.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMTxEmpty\">IcIntrMaskMTxEmpty</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMTxEmpty"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtSbyteAckdet.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSbyteAckdet\">IcTxAbrtSourceAbrtSbyteAckdet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSbyteAckdet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMMasterOnHoldReadOnly.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMMasterOnHoldReadOnly\">IcIntrMaskMMasterOnHoldReadOnly</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMMasterOnHoldReadOnly"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtHsNorstrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtHsNorstrt\">IcTxAbrtSourceAbrtHsNorstrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtHsNorstrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRRxUnder.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRRxUnder\">IcIntrStatRRxUnder</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRRxUnder"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConSpeed.html\" title=\"struct rp2040_pac2::i2c::vals::IcConSpeed\">IcConSpeed</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConSpeed"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatTxAbrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatTxAbrt\">IcRawIntrStatTxAbrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatTxAbrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatStopDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatStopDet\">IcRawIntrStatStopDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatStopDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMRestartDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMRestartDet\">IcIntrMaskMRestartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMRestartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcDataCmdRestart.html\" title=\"struct rp2040_pac2::i2c::vals::IcDataCmdRestart\">IcDataCmdRestart</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcDataCmdRestart"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcEnableStatusIcEn.html\" title=\"struct rp2040_pac2::i2c::vals::IcEnableStatusIcEn\">IcEnableStatusIcEn</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcEnableStatusIcEn"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusRff.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusRff\">IcStatusRff</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusRff"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrt10addr2Noack.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt10addr2Noack\">IcTxAbrtSourceAbrt10addr2Noack</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt10addr2Noack"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrt7bAddrNoack.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt7bAddrNoack\">IcTxAbrtSourceAbrt7bAddrNoack</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt7bAddrNoack"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatStartDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatStartDet\">IcRawIntrStatStartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatStartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatActivity.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatActivity\">IcRawIntrStatActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConIcSlaveDisable.html\" title=\"struct rp2040_pac2::i2c::vals::IcConIcSlaveDisable\">IcConIcSlaveDisable</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConIcSlaveDisable"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatRdReq.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatRdReq\">IcRawIntrStatRdReq</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatRdReq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceArbLost.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceArbLost\">IcTxAbrtSourceArbLost</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceArbLost"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtTxdataNoack.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtTxdataNoack\">IcTxAbrtSourceAbrtTxdataNoack</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtTxdataNoack"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcEnableStatusSlvRxDataLost.html\" title=\"struct rp2040_pac2::i2c::vals::IcEnableStatusSlvRxDataLost\">IcEnableStatusSlvRxDataLost</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcEnableStatusSlvRxDataLost"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcEnableTxCmdBlock.html\" title=\"struct rp2040_pac2::i2c::vals::IcEnableTxCmdBlock\">IcEnableTxCmdBlock</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcEnableTxCmdBlock"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRRdReq.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRRdReq\">IcIntrStatRRdReq</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRRdReq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRRestartDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRRestartDet\">IcIntrStatRRestartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRRestartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcAckGeneralCallAckGenCall.html\" title=\"struct rp2040_pac2::i2c::vals::IcAckGeneralCallAckGenCall\">IcAckGeneralCallAckGenCall</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcAckGeneralCallAckGenCall"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMStopDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMStopDet\">IcIntrMaskMStopDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMStopDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConRxFifoFullHldCtrl.html\" title=\"struct rp2040_pac2::i2c::vals::IcConRxFifoFullHldCtrl\">IcConRxFifoFullHldCtrl</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConRxFifoFullHldCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMStartDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMStartDet\">IcIntrMaskMStartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMStartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcEnableAbort.html\" title=\"struct rp2040_pac2::i2c::vals::IcEnableAbort\">IcEnableAbort</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcEnableAbort"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMRxFull.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMRxFull\">IcIntrMaskMRxFull</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMRxFull"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRRxOver.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRRxOver\">IcIntrStatRRxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRRxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatTxOver.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatTxOver\">IcRawIntrStatTxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatTxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMGenCall.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMGenCall\">IcIntrMaskMGenCall</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMGenCall"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtMasterDis.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtMasterDis\">IcTxAbrtSourceAbrtMasterDis</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtMasterDis"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusSlvActivity.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusSlvActivity\">IcStatusSlvActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusSlvActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrt10bRdNorstrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt10bRdNorstrt\">IcTxAbrtSourceAbrt10bRdNorstrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt10bRdNorstrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMRxDone.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMRxDone\">IcIntrMaskMRxDone</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMRxDone"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtGcallNoack.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtGcallNoack\">IcTxAbrtSourceAbrtGcallNoack</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtGcallNoack"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatMasterOnHold.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatMasterOnHold\">IcRawIntrStatMasterOnHold</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatMasterOnHold"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcDataCmdCmd.html\" title=\"struct rp2040_pac2::i2c::vals::IcDataCmdCmd\">IcDataCmdCmd</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcDataCmdCmd"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRMasterOnHold.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRMasterOnHold\">IcIntrStatRMasterOnHold</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRMasterOnHold"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtSlvrdIntx.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSlvrdIntx\">IcTxAbrtSourceAbrtSlvrdIntx</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSlvrdIntx"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMRxOver.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMRxOver\">IcIntrMaskMRxOver</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMRxOver"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRRxDone.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRRxDone\">IcIntrStatRRxDone</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRRxDone"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrt10addr1Noack.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt10addr1Noack\">IcTxAbrtSourceAbrt10addr1Noack</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrt10addr1Noack"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtSlvflushTxfifo.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSlvflushTxfifo\">IcTxAbrtSourceAbrtSlvflushTxfifo</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSlvflushTxfifo"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatRxDone.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatRxDone\">IcRawIntrStatRxDone</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatRxDone"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRTxEmpty.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRTxEmpty\">IcIntrStatRTxEmpty</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRTxEmpty"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRGenCall.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRGenCall\">IcIntrStatRGenCall</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRGenCall"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConStopDetIfaddressed.html\" title=\"struct rp2040_pac2::i2c::vals::IcConStopDetIfaddressed\">IcConStopDetIfaddressed</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConStopDetIfaddressed"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConIc10bitaddrSlave.html\" title=\"struct rp2040_pac2::i2c::vals::IcConIc10bitaddrSlave\">IcConIc10bitaddrSlave</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConIc10bitaddrSlave"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatRestartDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatRestartDet\">IcRawIntrStatRestartDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatRestartDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConTxEmptyCtrl.html\" title=\"struct rp2040_pac2::i2c::vals::IcConTxEmptyCtrl\">IcConTxEmptyCtrl</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConTxEmptyCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusTfnf.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusTfnf\">IcStatusTfnf</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusTfnf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTarSpecial.html\" title=\"struct rp2040_pac2::i2c::vals::IcTarSpecial\">IcTarSpecial</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTarSpecial"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTarGcOrStart.html\" title=\"struct rp2040_pac2::i2c::vals::IcTarGcOrStart\">IcTarGcOrStart</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTarGcOrStart"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusMstActivity.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusMstActivity\">IcStatusMstActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusMstActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRStopDet.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRStopDet\">IcIntrStatRStopDet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRStopDet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusRfne.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusRfne\">IcStatusRfne</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusRfne"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatRxUnder.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatRxUnder\">IcRawIntrStatRxUnder</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatRxUnder"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtHsAckdet.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtHsAckdet\">IcTxAbrtSourceAbrtHsAckdet</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtHsAckdet"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcTxAbrtSourceAbrtSbyteNorstrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSbyteNorstrt\">IcTxAbrtSourceAbrtSbyteNorstrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcTxAbrtSourceAbrtSbyteNorstrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcDmaCrTdmae.html\" title=\"struct rp2040_pac2::i2c::vals::IcDmaCrTdmae\">IcDmaCrTdmae</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcDmaCrTdmae"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatGenCall.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatGenCall\">IcRawIntrStatGenCall</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatGenCall"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMActivity.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMActivity\">IcIntrMaskMActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrMaskMRdReq.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrMaskMRdReq\">IcIntrMaskMRdReq</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrMaskMRdReq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcSlvDataNackOnlyNack.html\" title=\"struct rp2040_pac2::i2c::vals::IcSlvDataNackOnlyNack\">IcSlvDataNackOnlyNack</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcSlvDataNackOnlyNack"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcDmaCrRdmae.html\" title=\"struct rp2040_pac2::i2c::vals::IcDmaCrRdmae\">IcDmaCrRdmae</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcDmaCrRdmae"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRTxAbrt.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRTxAbrt\">IcIntrStatRTxAbrt</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRTxAbrt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatTxEmpty.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatTxEmpty\">IcRawIntrStatTxEmpty</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatTxEmpty"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusTfe.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusTfe\">IcStatusTfe</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusTfe"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcIntrStatRActivity.html\" title=\"struct rp2040_pac2::i2c::vals::IcIntrStatRActivity\">IcIntrStatRActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcIntrStatRActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcRawIntrStatRxFull.html\" title=\"struct rp2040_pac2::i2c::vals::IcRawIntrStatRxFull\">IcRawIntrStatRxFull</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcRawIntrStatRxFull"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcEnableEnable.html\" title=\"struct rp2040_pac2::i2c::vals::IcEnableEnable\">IcEnableEnable</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcEnableEnable"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcEnableStatusSlvDisabledWhileBusy.html\" title=\"struct rp2040_pac2::i2c::vals::IcEnableStatusSlvDisabledWhileBusy\">IcEnableStatusSlvDisabledWhileBusy</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcEnableStatusSlvDisabledWhileBusy"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcConIc10bitaddrMaster.html\" title=\"struct rp2040_pac2::i2c::vals::IcConIc10bitaddrMaster\">IcConIc10bitaddrMaster</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcConIc10bitaddrMaster"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/vals/struct.IcStatusActivity.html\" title=\"struct rp2040_pac2::i2c::vals::IcStatusActivity\">IcStatusActivity</a>","synthetic":true,"types":["rp2040_pac2::i2c::vals::IcStatusActivity"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/i2c/struct.I2c0.html\" title=\"struct rp2040_pac2::i2c::I2c0\">I2c0</a>","synthetic":true,"types":["rp2040_pac2::i2c::I2c0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/regs/struct.GpioStatus.html\" title=\"struct rp2040_pac2::io::regs::GpioStatus\">GpioStatus</a>","synthetic":true,"types":["rp2040_pac2::io::regs::GpioStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/regs/struct.GpioCtrl.html\" title=\"struct rp2040_pac2::io::regs::GpioCtrl\">GpioCtrl</a>","synthetic":true,"types":["rp2040_pac2::io::regs::GpioCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/regs/struct.Int.html\" title=\"struct rp2040_pac2::io::regs::Int\">Int</a>","synthetic":true,"types":["rp2040_pac2::io::regs::Int"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio18CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio18CtrlFuncsel\">Gpio18CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio18CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio7CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio7CtrlFuncsel\">Gpio7CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio7CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio1CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio1CtrlFuncsel\">Gpio1CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio1CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio8CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio8CtrlFuncsel\">Gpio8CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio8CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio15CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio15CtrlFuncsel\">Gpio15CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio15CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio2CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio2CtrlFuncsel\">Gpio2CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio2CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Outover.html\" title=\"struct rp2040_pac2::io::vals::Outover\">Outover</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Outover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio5CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio5CtrlFuncsel\">Gpio5CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio5CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio4CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio4CtrlFuncsel\">Gpio4CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio4CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio20CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio20CtrlFuncsel\">Gpio20CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio20CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio16CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio16CtrlFuncsel\">Gpio16CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio16CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio22CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio22CtrlFuncsel\">Gpio22CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio22CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio27CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio27CtrlFuncsel\">Gpio27CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio27CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Inover.html\" title=\"struct rp2040_pac2::io::vals::Inover\">Inover</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Inover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio14CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio14CtrlFuncsel\">Gpio14CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio14CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio17CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio17CtrlFuncsel\">Gpio17CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio17CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio9CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio9CtrlFuncsel\">Gpio9CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio9CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio28CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio28CtrlFuncsel\">Gpio28CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio28CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Oeover.html\" title=\"struct rp2040_pac2::io::vals::Oeover\">Oeover</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Oeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio25CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio25CtrlFuncsel\">Gpio25CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio25CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Irqover.html\" title=\"struct rp2040_pac2::io::vals::Irqover\">Irqover</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Irqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio29CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio29CtrlFuncsel\">Gpio29CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio29CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio12CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio12CtrlFuncsel\">Gpio12CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio12CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio24CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio24CtrlFuncsel\">Gpio24CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio24CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio11CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio11CtrlFuncsel\">Gpio11CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio11CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio6CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio6CtrlFuncsel\">Gpio6CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio6CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio26CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio26CtrlFuncsel\">Gpio26CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio26CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio23CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio23CtrlFuncsel\">Gpio23CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio23CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio19CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio19CtrlFuncsel\">Gpio19CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio19CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio0CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio0CtrlFuncsel\">Gpio0CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio0CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio3CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio3CtrlFuncsel\">Gpio3CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio3CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio21CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio21CtrlFuncsel\">Gpio21CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio21CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio13CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio13CtrlFuncsel\">Gpio13CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio13CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/vals/struct.Gpio10CtrlFuncsel.html\" title=\"struct rp2040_pac2::io::vals::Gpio10CtrlFuncsel\">Gpio10CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io::vals::Gpio10CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/struct.Int.html\" title=\"struct rp2040_pac2::io::Int\">Int</a>","synthetic":true,"types":["rp2040_pac2::io::Int"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/struct.Gpio.html\" title=\"struct rp2040_pac2::io::Gpio\">Gpio</a>","synthetic":true,"types":["rp2040_pac2::io::Gpio"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io/struct.Io.html\" title=\"struct rp2040_pac2::io::Io\">Io</a>","synthetic":true,"types":["rp2040_pac2::io::Io"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd2Status.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd2Status\">GpioQspiSd2Status</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd2Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd3Ctrl.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd3Ctrl\">GpioQspiSd3Ctrl</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd3Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Proc0Intf.html\" title=\"struct rp2040_pac2::io_qspi::regs::Proc0Intf\">Proc0Intf</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Proc0Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Intr.html\" title=\"struct rp2040_pac2::io_qspi::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSsCtrl.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSsCtrl\">GpioQspiSsCtrl</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSsCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Proc1Inte.html\" title=\"struct rp2040_pac2::io_qspi::regs::Proc1Inte\">Proc1Inte</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Proc1Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd1Status.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd1Status\">GpioQspiSd1Status</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd1Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd1Ctrl.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd1Ctrl\">GpioQspiSd1Ctrl</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd1Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSclkStatus.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSclkStatus\">GpioQspiSclkStatus</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSclkStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Proc1Intf.html\" title=\"struct rp2040_pac2::io_qspi::regs::Proc1Intf\">Proc1Intf</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Proc1Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.DormantWakeIntf.html\" title=\"struct rp2040_pac2::io_qspi::regs::DormantWakeIntf\">DormantWakeIntf</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::DormantWakeIntf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Proc1Ints.html\" title=\"struct rp2040_pac2::io_qspi::regs::Proc1Ints\">Proc1Ints</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Proc1Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd3Status.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd3Status\">GpioQspiSd3Status</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd3Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd0Ctrl.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd0Ctrl\">GpioQspiSd0Ctrl</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd0Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSclkCtrl.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSclkCtrl\">GpioQspiSclkCtrl</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSclkCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Proc0Ints.html\" title=\"struct rp2040_pac2::io_qspi::regs::Proc0Ints\">Proc0Ints</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Proc0Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd2Ctrl.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd2Ctrl\">GpioQspiSd2Ctrl</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd2Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.DormantWakeInts.html\" title=\"struct rp2040_pac2::io_qspi::regs::DormantWakeInts\">DormantWakeInts</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::DormantWakeInts"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.Proc0Inte.html\" title=\"struct rp2040_pac2::io_qspi::regs::Proc0Inte\">Proc0Inte</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::Proc0Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSsStatus.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSsStatus\">GpioQspiSsStatus</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSsStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.DormantWakeInte.html\" title=\"struct rp2040_pac2::io_qspi::regs::DormantWakeInte\">DormantWakeInte</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::DormantWakeInte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/regs/struct.GpioQspiSd0Status.html\" title=\"struct rp2040_pac2::io_qspi::regs::GpioQspiSd0Status\">GpioQspiSd0Status</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::regs::GpioQspiSd0Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd2CtrlIrqover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlIrqover\">GpioQspiSd2CtrlIrqover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlIrqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd1CtrlFuncsel.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlFuncsel\">GpioQspiSd1CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd0CtrlInover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlInover\">GpioQspiSd0CtrlInover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlInover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd2CtrlInover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlInover\">GpioQspiSd2CtrlInover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlInover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd2CtrlOeover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlOeover\">GpioQspiSd2CtrlOeover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlOeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd0CtrlOeover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlOeover\">GpioQspiSd0CtrlOeover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlOeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSsCtrlOeover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlOeover\">GpioQspiSsCtrlOeover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlOeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSclkCtrlInover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlInover\">GpioQspiSclkCtrlInover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlInover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSsCtrlIrqover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlIrqover\">GpioQspiSsCtrlIrqover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlIrqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd1CtrlOeover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlOeover\">GpioQspiSd1CtrlOeover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlOeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSsCtrlInover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlInover\">GpioQspiSsCtrlInover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlInover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd3CtrlFuncsel.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlFuncsel\">GpioQspiSd3CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd0CtrlIrqover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlIrqover\">GpioQspiSd0CtrlIrqover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlIrqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSsCtrlOutover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlOutover\">GpioQspiSsCtrlOutover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlOutover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd1CtrlOutover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlOutover\">GpioQspiSd1CtrlOutover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlOutover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSclkCtrlIrqover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlIrqover\">GpioQspiSclkCtrlIrqover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlIrqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd3CtrlOeover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlOeover\">GpioQspiSd3CtrlOeover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlOeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd0CtrlOutover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlOutover\">GpioQspiSd0CtrlOutover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlOutover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd2CtrlFuncsel.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlFuncsel\">GpioQspiSd2CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd0CtrlFuncsel.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlFuncsel\">GpioQspiSd0CtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd0CtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSclkCtrlOeover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlOeover\">GpioQspiSclkCtrlOeover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlOeover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd2CtrlOutover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlOutover\">GpioQspiSd2CtrlOutover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd2CtrlOutover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd3CtrlOutover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlOutover\">GpioQspiSd3CtrlOutover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlOutover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd3CtrlInover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlInover\">GpioQspiSd3CtrlInover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlInover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSsCtrlFuncsel.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlFuncsel\">GpioQspiSsCtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSsCtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd3CtrlIrqover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlIrqover\">GpioQspiSd3CtrlIrqover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd3CtrlIrqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSclkCtrlOutover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlOutover\">GpioQspiSclkCtrlOutover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlOutover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd1CtrlInover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlInover\">GpioQspiSd1CtrlInover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlInover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSd1CtrlIrqover.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlIrqover\">GpioQspiSd1CtrlIrqover</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSd1CtrlIrqover"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/io_qspi/vals/struct.GpioQspiSclkCtrlFuncsel.html\" title=\"struct rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlFuncsel\">GpioQspiSclkCtrlFuncsel</a>","synthetic":true,"types":["rp2040_pac2::io_qspi::vals::GpioQspiSclkCtrlFuncsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads/regs/struct.VoltageSelect.html\" title=\"struct rp2040_pac2::pads::regs::VoltageSelect\">VoltageSelect</a>","synthetic":true,"types":["rp2040_pac2::pads::regs::VoltageSelect"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads/regs/struct.GpioCtrl.html\" title=\"struct rp2040_pac2::pads::regs::GpioCtrl\">GpioCtrl</a>","synthetic":true,"types":["rp2040_pac2::pads::regs::GpioCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads/vals/struct.Drive.html\" title=\"struct rp2040_pac2::pads::vals::Drive\">Drive</a>","synthetic":true,"types":["rp2040_pac2::pads::vals::Drive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads/vals/struct.VoltageSelect.html\" title=\"struct rp2040_pac2::pads::vals::VoltageSelect\">VoltageSelect</a>","synthetic":true,"types":["rp2040_pac2::pads::vals::VoltageSelect"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads/struct.Pads.html\" title=\"struct rp2040_pac2::pads::Pads\">Pads</a>","synthetic":true,"types":["rp2040_pac2::pads::Pads"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.VoltageSelect.html\" title=\"struct rp2040_pac2::pads_qspi::regs::VoltageSelect\">VoltageSelect</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::VoltageSelect"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.GpioQspiSd0.html\" title=\"struct rp2040_pac2::pads_qspi::regs::GpioQspiSd0\">GpioQspiSd0</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::GpioQspiSd0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.GpioQspiSs.html\" title=\"struct rp2040_pac2::pads_qspi::regs::GpioQspiSs\">GpioQspiSs</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::GpioQspiSs"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.GpioQspiSd3.html\" title=\"struct rp2040_pac2::pads_qspi::regs::GpioQspiSd3\">GpioQspiSd3</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::GpioQspiSd3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.GpioQspiSclk.html\" title=\"struct rp2040_pac2::pads_qspi::regs::GpioQspiSclk\">GpioQspiSclk</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::GpioQspiSclk"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.GpioQspiSd2.html\" title=\"struct rp2040_pac2::pads_qspi::regs::GpioQspiSd2\">GpioQspiSd2</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::GpioQspiSd2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/regs/struct.GpioQspiSd1.html\" title=\"struct rp2040_pac2::pads_qspi::regs::GpioQspiSd1\">GpioQspiSd1</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::regs::GpioQspiSd1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.GpioQspiSd1Drive.html\" title=\"struct rp2040_pac2::pads_qspi::vals::GpioQspiSd1Drive\">GpioQspiSd1Drive</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::GpioQspiSd1Drive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.GpioQspiSd2Drive.html\" title=\"struct rp2040_pac2::pads_qspi::vals::GpioQspiSd2Drive\">GpioQspiSd2Drive</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::GpioQspiSd2Drive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.GpioQspiSd0Drive.html\" title=\"struct rp2040_pac2::pads_qspi::vals::GpioQspiSd0Drive\">GpioQspiSd0Drive</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::GpioQspiSd0Drive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.GpioQspiSd3Drive.html\" title=\"struct rp2040_pac2::pads_qspi::vals::GpioQspiSd3Drive\">GpioQspiSd3Drive</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::GpioQspiSd3Drive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.GpioQspiSclkDrive.html\" title=\"struct rp2040_pac2::pads_qspi::vals::GpioQspiSclkDrive\">GpioQspiSclkDrive</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::GpioQspiSclkDrive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.VoltageSelect.html\" title=\"struct rp2040_pac2::pads_qspi::vals::VoltageSelect\">VoltageSelect</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::VoltageSelect"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pads_qspi/vals/struct.GpioQspiSsDrive.html\" title=\"struct rp2040_pac2::pads_qspi::vals::GpioQspiSsDrive\">GpioQspiSsDrive</a>","synthetic":true,"types":["rp2040_pac2::pads_qspi::vals::GpioQspiSsDrive"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.DbgCfginfo.html\" title=\"struct rp2040_pac2::pio::regs::DbgCfginfo\">DbgCfginfo</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::DbgCfginfo"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.Intr.html\" title=\"struct rp2040_pac2::pio::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.Ctrl.html\" title=\"struct rp2040_pac2::pio::regs::Ctrl\">Ctrl</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.SmPinctrl.html\" title=\"struct rp2040_pac2::pio::regs::SmPinctrl\">SmPinctrl</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::SmPinctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.Fstat.html\" title=\"struct rp2040_pac2::pio::regs::Fstat\">Fstat</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::Fstat"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.SmExecctrl.html\" title=\"struct rp2040_pac2::pio::regs::SmExecctrl\">SmExecctrl</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::SmExecctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.Flevel.html\" title=\"struct rp2040_pac2::pio::regs::Flevel\">Flevel</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::Flevel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.SmClkdiv.html\" title=\"struct rp2040_pac2::pio::regs::SmClkdiv\">SmClkdiv</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::SmClkdiv"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.Irq.html\" title=\"struct rp2040_pac2::pio::regs::Irq\">Irq</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::Irq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.SmInstr.html\" title=\"struct rp2040_pac2::pio::regs::SmInstr\">SmInstr</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::SmInstr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.SmAddr.html\" title=\"struct rp2040_pac2::pio::regs::SmAddr\">SmAddr</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::SmAddr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.Fdebug.html\" title=\"struct rp2040_pac2::pio::regs::Fdebug\">Fdebug</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::Fdebug"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.InstrMem.html\" title=\"struct rp2040_pac2::pio::regs::InstrMem\">InstrMem</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::InstrMem"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.SmShiftctrl.html\" title=\"struct rp2040_pac2::pio::regs::SmShiftctrl\">SmShiftctrl</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::SmShiftctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/regs/struct.IrqForce.html\" title=\"struct rp2040_pac2::pio::regs::IrqForce\">IrqForce</a>","synthetic":true,"types":["rp2040_pac2::pio::regs::IrqForce"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/vals/struct.SmExecctrlStatusSel.html\" title=\"struct rp2040_pac2::pio::vals::SmExecctrlStatusSel\">SmExecctrlStatusSel</a>","synthetic":true,"types":["rp2040_pac2::pio::vals::SmExecctrlStatusSel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/struct.Irq.html\" title=\"struct rp2040_pac2::pio::Irq\">Irq</a>","synthetic":true,"types":["rp2040_pac2::pio::Irq"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/struct.StateMachine.html\" title=\"struct rp2040_pac2::pio::StateMachine\">StateMachine</a>","synthetic":true,"types":["rp2040_pac2::pio::StateMachine"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pio/struct.Pio.html\" title=\"struct rp2040_pac2::pio::Pio\">Pio</a>","synthetic":true,"types":["rp2040_pac2::pio::Pio"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pll/regs/struct.Cs.html\" title=\"struct rp2040_pac2::pll::regs::Cs\">Cs</a>","synthetic":true,"types":["rp2040_pac2::pll::regs::Cs"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pll/regs/struct.Prim.html\" title=\"struct rp2040_pac2::pll::regs::Prim\">Prim</a>","synthetic":true,"types":["rp2040_pac2::pll::regs::Prim"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pll/regs/struct.FbdivInt.html\" title=\"struct rp2040_pac2::pll::regs::FbdivInt\">FbdivInt</a>","synthetic":true,"types":["rp2040_pac2::pll::regs::FbdivInt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pll/regs/struct.Pwr.html\" title=\"struct rp2040_pac2::pll::regs::Pwr\">Pwr</a>","synthetic":true,"types":["rp2040_pac2::pll::regs::Pwr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pll/struct.Pll.html\" title=\"struct rp2040_pac2::pll::Pll\">Pll</a>","synthetic":true,"types":["rp2040_pac2::pll::Pll"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.SystRvr.html\" title=\"struct rp2040_pac2::ppb::regs::SystRvr\">SystRvr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::SystRvr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr2.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr2\">NvicIpr2</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr1.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr1\">NvicIpr1</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Aircr.html\" title=\"struct rp2040_pac2::ppb::regs::Aircr\">Aircr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Aircr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Cpuid.html\" title=\"struct rp2040_pac2::ppb::regs::Cpuid\">Cpuid</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Cpuid"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Shcsr.html\" title=\"struct rp2040_pac2::ppb::regs::Shcsr\">Shcsr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Shcsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.MpuCtrl.html\" title=\"struct rp2040_pac2::ppb::regs::MpuCtrl\">MpuCtrl</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::MpuCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Icsr.html\" title=\"struct rp2040_pac2::ppb::regs::Icsr\">Icsr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Icsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.SystCvr.html\" title=\"struct rp2040_pac2::ppb::regs::SystCvr\">SystCvr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::SystCvr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr5.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr5\">NvicIpr5</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr5"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.MpuRnr.html\" title=\"struct rp2040_pac2::ppb::regs::MpuRnr\">MpuRnr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::MpuRnr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Scr.html\" title=\"struct rp2040_pac2::ppb::regs::Scr\">Scr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Scr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr4.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr4\">NvicIpr4</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr4"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.MpuRbar.html\" title=\"struct rp2040_pac2::ppb::regs::MpuRbar\">MpuRbar</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::MpuRbar"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Vtor.html\" title=\"struct rp2040_pac2::ppb::regs::Vtor\">Vtor</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Vtor"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.MpuType.html\" title=\"struct rp2040_pac2::ppb::regs::MpuType\">MpuType</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::MpuType"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr7.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr7\">NvicIpr7</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr7"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.MpuRasr.html\" title=\"struct rp2040_pac2::ppb::regs::MpuRasr\">MpuRasr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::MpuRasr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.SystCsr.html\" title=\"struct rp2040_pac2::ppb::regs::SystCsr\">SystCsr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::SystCsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr6.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr6\">NvicIpr6</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr6"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Shpr3.html\" title=\"struct rp2040_pac2::ppb::regs::Shpr3\">Shpr3</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Shpr3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Shpr2.html\" title=\"struct rp2040_pac2::ppb::regs::Shpr2\">Shpr2</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Shpr2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr3.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr3\">NvicIpr3</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.SystCalib.html\" title=\"struct rp2040_pac2::ppb::regs::SystCalib\">SystCalib</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::SystCalib"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.NvicIpr0.html\" title=\"struct rp2040_pac2::ppb::regs::NvicIpr0\">NvicIpr0</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::NvicIpr0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/regs/struct.Ccr.html\" title=\"struct rp2040_pac2::ppb::regs::Ccr\">Ccr</a>","synthetic":true,"types":["rp2040_pac2::ppb::regs::Ccr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/ppb/struct.Ppb.html\" title=\"struct rp2040_pac2::ppb::Ppb\">Ppb</a>","synthetic":true,"types":["rp2040_pac2::ppb::Ppb"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/psm/regs/struct.Wdsel.html\" title=\"struct rp2040_pac2::psm::regs::Wdsel\">Wdsel</a>","synthetic":true,"types":["rp2040_pac2::psm::regs::Wdsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/psm/regs/struct.Done.html\" title=\"struct rp2040_pac2::psm::regs::Done\">Done</a>","synthetic":true,"types":["rp2040_pac2::psm::regs::Done"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/psm/regs/struct.FrceOff.html\" title=\"struct rp2040_pac2::psm::regs::FrceOff\">FrceOff</a>","synthetic":true,"types":["rp2040_pac2::psm::regs::FrceOff"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/psm/regs/struct.FrceOn.html\" title=\"struct rp2040_pac2::psm::regs::FrceOn\">FrceOn</a>","synthetic":true,"types":["rp2040_pac2::psm::regs::FrceOn"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/psm/struct.Psm.html\" title=\"struct rp2040_pac2::psm::Psm\">Psm</a>","synthetic":true,"types":["rp2040_pac2::psm::Psm"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch4Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch4Top\">Ch4Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch4Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch0Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch0Ctr\">Ch0Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch0Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch2Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch2Csr\">Ch2Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch2Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ints.html\" title=\"struct rp2040_pac2::pwm::regs::Ints\">Ints</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch5Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch5Div\">Ch5Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch5Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch4Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch4Div\">Ch4Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch4Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch3Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch3Ctr\">Ch3Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch3Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.En.html\" title=\"struct rp2040_pac2::pwm::regs::En\">En</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::En"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch6Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch6Div\">Ch6Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch6Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch7Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch7Cc\">Ch7Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch7Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch1Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch1Cc\">Ch1Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch1Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch2Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch2Div\">Ch2Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch2Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch6Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch6Cc\">Ch6Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch6Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch5Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch5Cc\">Ch5Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch5Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch4Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch4Csr\">Ch4Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch4Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch1Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch1Csr\">Ch1Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch1Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch4Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch4Ctr\">Ch4Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch4Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch3Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch3Top\">Ch3Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch3Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch5Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch5Ctr\">Ch5Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch5Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch6Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch6Csr\">Ch6Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch6Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch2Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch2Top\">Ch2Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch2Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch7Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch7Csr\">Ch7Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch7Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch3Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch3Cc\">Ch3Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch3Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch7Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch7Top\">Ch7Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch7Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch3Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch3Div\">Ch3Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch3Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch4Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch4Cc\">Ch4Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch4Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch0Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch0Csr\">Ch0Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch0Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch3Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch3Csr\">Ch3Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch3Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch7Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch7Ctr\">Ch7Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch7Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch7Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch7Div\">Ch7Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch7Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch1Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch1Ctr\">Ch1Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch1Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch0Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch0Cc\">Ch0Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch0Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch1Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch1Top\">Ch1Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch1Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Inte.html\" title=\"struct rp2040_pac2::pwm::regs::Inte\">Inte</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Intr.html\" title=\"struct rp2040_pac2::pwm::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Intf.html\" title=\"struct rp2040_pac2::pwm::regs::Intf\">Intf</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch2Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch2Ctr\">Ch2Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch2Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch6Ctr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch6Ctr\">Ch6Ctr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch6Ctr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch2Cc.html\" title=\"struct rp2040_pac2::pwm::regs::Ch2Cc\">Ch2Cc</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch2Cc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch0Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch0Div\">Ch0Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch0Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch1Div.html\" title=\"struct rp2040_pac2::pwm::regs::Ch1Div\">Ch1Div</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch1Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch0Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch0Top\">Ch0Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch0Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch5Csr.html\" title=\"struct rp2040_pac2::pwm::regs::Ch5Csr\">Ch5Csr</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch5Csr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch6Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch6Top\">Ch6Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch6Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/regs/struct.Ch5Top.html\" title=\"struct rp2040_pac2::pwm::regs::Ch5Top\">Ch5Top</a>","synthetic":true,"types":["rp2040_pac2::pwm::regs::Ch5Top"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/vals/struct.Divmode.html\" title=\"struct rp2040_pac2::pwm::vals::Divmode\">Divmode</a>","synthetic":true,"types":["rp2040_pac2::pwm::vals::Divmode"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/pwm/struct.Pwm.html\" title=\"struct rp2040_pac2::pwm::Pwm\">Pwm</a>","synthetic":true,"types":["rp2040_pac2::pwm::Pwm"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/resets/regs/struct.Wdsel.html\" title=\"struct rp2040_pac2::resets::regs::Wdsel\">Wdsel</a>","synthetic":true,"types":["rp2040_pac2::resets::regs::Wdsel"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/resets/regs/struct.Peripherals.html\" title=\"struct rp2040_pac2::resets::regs::Peripherals\">Peripherals</a>","synthetic":true,"types":["rp2040_pac2::resets::regs::Peripherals"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/resets/struct.Resets.html\" title=\"struct rp2040_pac2::resets::Resets\">Resets</a>","synthetic":true,"types":["rp2040_pac2::resets::Resets"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Ctrl.html\" title=\"struct rp2040_pac2::rosc::regs::Ctrl\">Ctrl</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Status.html\" title=\"struct rp2040_pac2::rosc::regs::Status\">Status</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Freqa.html\" title=\"struct rp2040_pac2::rosc::regs::Freqa\">Freqa</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Freqa"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Count.html\" title=\"struct rp2040_pac2::rosc::regs::Count\">Count</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Count"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Freqb.html\" title=\"struct rp2040_pac2::rosc::regs::Freqb\">Freqb</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Freqb"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Phase.html\" title=\"struct rp2040_pac2::rosc::regs::Phase\">Phase</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Phase"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Div.html\" title=\"struct rp2040_pac2::rosc::regs::Div\">Div</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/regs/struct.Randombit.html\" title=\"struct rp2040_pac2::rosc::regs::Randombit\">Randombit</a>","synthetic":true,"types":["rp2040_pac2::rosc::regs::Randombit"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/vals/struct.Div.html\" title=\"struct rp2040_pac2::rosc::vals::Div\">Div</a>","synthetic":true,"types":["rp2040_pac2::rosc::vals::Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/vals/struct.CtrlEnable.html\" title=\"struct rp2040_pac2::rosc::vals::CtrlEnable\">CtrlEnable</a>","synthetic":true,"types":["rp2040_pac2::rosc::vals::CtrlEnable"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/vals/struct.Passwd.html\" title=\"struct rp2040_pac2::rosc::vals::Passwd\">Passwd</a>","synthetic":true,"types":["rp2040_pac2::rosc::vals::Passwd"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/vals/struct.CtrlFreqRange.html\" title=\"struct rp2040_pac2::rosc::vals::CtrlFreqRange\">CtrlFreqRange</a>","synthetic":true,"types":["rp2040_pac2::rosc::vals::CtrlFreqRange"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rosc/struct.Rosc.html\" title=\"struct rp2040_pac2::rosc::Rosc\">Rosc</a>","synthetic":true,"types":["rp2040_pac2::rosc::Rosc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Setup0.html\" title=\"struct rp2040_pac2::rtc::regs::Setup0\">Setup0</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Setup0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Rtc0.html\" title=\"struct rp2040_pac2::rtc::regs::Rtc0\">Rtc0</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Rtc0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Intr.html\" title=\"struct rp2040_pac2::rtc::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Ints.html\" title=\"struct rp2040_pac2::rtc::regs::Ints\">Ints</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Intf.html\" title=\"struct rp2040_pac2::rtc::regs::Intf\">Intf</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Inte.html\" title=\"struct rp2040_pac2::rtc::regs::Inte\">Inte</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Ctrl.html\" title=\"struct rp2040_pac2::rtc::regs::Ctrl\">Ctrl</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Rtc1.html\" title=\"struct rp2040_pac2::rtc::regs::Rtc1\">Rtc1</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Rtc1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.Setup1.html\" title=\"struct rp2040_pac2::rtc::regs::Setup1\">Setup1</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::Setup1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.IrqSetup1.html\" title=\"struct rp2040_pac2::rtc::regs::IrqSetup1\">IrqSetup1</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::IrqSetup1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.IrqSetup0.html\" title=\"struct rp2040_pac2::rtc::regs::IrqSetup0\">IrqSetup0</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::IrqSetup0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/regs/struct.ClkdivM1.html\" title=\"struct rp2040_pac2::rtc::regs::ClkdivM1\">ClkdivM1</a>","synthetic":true,"types":["rp2040_pac2::rtc::regs::ClkdivM1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/rtc/struct.Rtc.html\" title=\"struct rp2040_pac2::rtc::Rtc\">Rtc</a>","synthetic":true,"types":["rp2040_pac2::rtc::Rtc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.DivCsr.html\" title=\"struct rp2040_pac2::sio::regs::DivCsr\">DivCsr</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::DivCsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp1Accum0Add.html\" title=\"struct rp2040_pac2::sio::regs::Interp1Accum0Add\">Interp1Accum0Add</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp1Accum0Add"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp1CtrlLane0.html\" title=\"struct rp2040_pac2::sio::regs::Interp1CtrlLane0\">Interp1CtrlLane0</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp1CtrlLane0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp0Accum0Add.html\" title=\"struct rp2040_pac2::sio::regs::Interp0Accum0Add\">Interp0Accum0Add</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp0Accum0Add"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp1CtrlLane1.html\" title=\"struct rp2040_pac2::sio::regs::Interp1CtrlLane1\">Interp1CtrlLane1</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp1CtrlLane1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp0CtrlLane0.html\" title=\"struct rp2040_pac2::sio::regs::Interp0CtrlLane0\">Interp0CtrlLane0</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp0CtrlLane0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp1Accum1Add.html\" title=\"struct rp2040_pac2::sio::regs::Interp1Accum1Add\">Interp1Accum1Add</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp1Accum1Add"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.FifoSt.html\" title=\"struct rp2040_pac2::sio::regs::FifoSt\">FifoSt</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::FifoSt"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp0CtrlLane1.html\" title=\"struct rp2040_pac2::sio::regs::Interp0CtrlLane1\">Interp0CtrlLane1</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp0CtrlLane1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/regs/struct.Interp0Accum1Add.html\" title=\"struct rp2040_pac2::sio::regs::Interp0Accum1Add\">Interp0Accum1Add</a>","synthetic":true,"types":["rp2040_pac2::sio::regs::Interp0Accum1Add"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/struct.Fifo.html\" title=\"struct rp2040_pac2::sio::Fifo\">Fifo</a>","synthetic":true,"types":["rp2040_pac2::sio::Fifo"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/struct.Div.html\" title=\"struct rp2040_pac2::sio::Div\">Div</a>","synthetic":true,"types":["rp2040_pac2::sio::Div"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/struct.Gpio.html\" title=\"struct rp2040_pac2::sio::Gpio\">Gpio</a>","synthetic":true,"types":["rp2040_pac2::sio::Gpio"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/struct.Sio.html\" title=\"struct rp2040_pac2::sio::Sio\">Sio</a>","synthetic":true,"types":["rp2040_pac2::sio::Sio"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sio/struct.Interp.html\" title=\"struct rp2040_pac2::sio::Interp\">Interp</a>","synthetic":true,"types":["rp2040_pac2::sio::Interp"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Ssppcellid1.html\" title=\"struct rp2040_pac2::spi::regs::Ssppcellid1\">Ssppcellid1</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Ssppcellid1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspmis.html\" title=\"struct rp2040_pac2::spi::regs::Sspmis\">Sspmis</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspmis"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspdmacr.html\" title=\"struct rp2040_pac2::spi::regs::Sspdmacr\">Sspdmacr</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspdmacr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspperiphid3.html\" title=\"struct rp2040_pac2::spi::regs::Sspperiphid3\">Sspperiphid3</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspperiphid3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspperiphid0.html\" title=\"struct rp2040_pac2::spi::regs::Sspperiphid0\">Sspperiphid0</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspperiphid0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspcr0.html\" title=\"struct rp2040_pac2::spi::regs::Sspcr0\">Sspcr0</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspcr0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Ssppcellid2.html\" title=\"struct rp2040_pac2::spi::regs::Ssppcellid2\">Ssppcellid2</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Ssppcellid2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspdr.html\" title=\"struct rp2040_pac2::spi::regs::Sspdr\">Sspdr</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspdr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspsr.html\" title=\"struct rp2040_pac2::spi::regs::Sspsr\">Sspsr</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspcr1.html\" title=\"struct rp2040_pac2::spi::regs::Sspcr1\">Sspcr1</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspcr1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspicr.html\" title=\"struct rp2040_pac2::spi::regs::Sspicr\">Sspicr</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspicr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspcpsr.html\" title=\"struct rp2040_pac2::spi::regs::Sspcpsr\">Sspcpsr</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspcpsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspimsc.html\" title=\"struct rp2040_pac2::spi::regs::Sspimsc\">Sspimsc</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspimsc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspperiphid2.html\" title=\"struct rp2040_pac2::spi::regs::Sspperiphid2\">Sspperiphid2</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspperiphid2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Ssppcellid3.html\" title=\"struct rp2040_pac2::spi::regs::Ssppcellid3\">Ssppcellid3</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Ssppcellid3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspperiphid1.html\" title=\"struct rp2040_pac2::spi::regs::Sspperiphid1\">Sspperiphid1</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspperiphid1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Sspris.html\" title=\"struct rp2040_pac2::spi::regs::Sspris\">Sspris</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Sspris"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/regs/struct.Ssppcellid0.html\" title=\"struct rp2040_pac2::spi::regs::Ssppcellid0\">Ssppcellid0</a>","synthetic":true,"types":["rp2040_pac2::spi::regs::Ssppcellid0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/spi/struct.Spi0.html\" title=\"struct rp2040_pac2::spi::Spi0\">Spi0</a>","synthetic":true,"types":["rp2040_pac2::spi::Spi0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/syscfg/regs/struct.ProcInSyncBypass.html\" title=\"struct rp2040_pac2::syscfg::regs::ProcInSyncBypass\">ProcInSyncBypass</a>","synthetic":true,"types":["rp2040_pac2::syscfg::regs::ProcInSyncBypass"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/syscfg/regs/struct.Mempowerdown.html\" title=\"struct rp2040_pac2::syscfg::regs::Mempowerdown\">Mempowerdown</a>","synthetic":true,"types":["rp2040_pac2::syscfg::regs::Mempowerdown"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/syscfg/regs/struct.ProcInSyncBypassHi.html\" title=\"struct rp2040_pac2::syscfg::regs::ProcInSyncBypassHi\">ProcInSyncBypassHi</a>","synthetic":true,"types":["rp2040_pac2::syscfg::regs::ProcInSyncBypassHi"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/syscfg/regs/struct.ProcConfig.html\" title=\"struct rp2040_pac2::syscfg::regs::ProcConfig\">ProcConfig</a>","synthetic":true,"types":["rp2040_pac2::syscfg::regs::ProcConfig"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/syscfg/regs/struct.Dbgforce.html\" title=\"struct rp2040_pac2::syscfg::regs::Dbgforce\">Dbgforce</a>","synthetic":true,"types":["rp2040_pac2::syscfg::regs::Dbgforce"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/syscfg/struct.Syscfg.html\" title=\"struct rp2040_pac2::syscfg::Syscfg\">Syscfg</a>","synthetic":true,"types":["rp2040_pac2::syscfg::Syscfg"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sysinfo/regs/struct.Platform.html\" title=\"struct rp2040_pac2::sysinfo::regs::Platform\">Platform</a>","synthetic":true,"types":["rp2040_pac2::sysinfo::regs::Platform"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sysinfo/regs/struct.ChipId.html\" title=\"struct rp2040_pac2::sysinfo::regs::ChipId\">ChipId</a>","synthetic":true,"types":["rp2040_pac2::sysinfo::regs::ChipId"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/sysinfo/struct.Sysinfo.html\" title=\"struct rp2040_pac2::sysinfo::Sysinfo\">Sysinfo</a>","synthetic":true,"types":["rp2040_pac2::sysinfo::Sysinfo"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/tbman/regs/struct.Platform.html\" title=\"struct rp2040_pac2::tbman::regs::Platform\">Platform</a>","synthetic":true,"types":["rp2040_pac2::tbman::regs::Platform"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/tbman/struct.Tbman.html\" title=\"struct rp2040_pac2::tbman::Tbman\">Tbman</a>","synthetic":true,"types":["rp2040_pac2::tbman::Tbman"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Dbgpause.html\" title=\"struct rp2040_pac2::timer::regs::Dbgpause\">Dbgpause</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Dbgpause"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Inte.html\" title=\"struct rp2040_pac2::timer::regs::Inte\">Inte</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Intr.html\" title=\"struct rp2040_pac2::timer::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Intf.html\" title=\"struct rp2040_pac2::timer::regs::Intf\">Intf</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Pause.html\" title=\"struct rp2040_pac2::timer::regs::Pause\">Pause</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Pause"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Armed.html\" title=\"struct rp2040_pac2::timer::regs::Armed\">Armed</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Armed"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/regs/struct.Ints.html\" title=\"struct rp2040_pac2::timer::regs::Ints\">Ints</a>","synthetic":true,"types":["rp2040_pac2::timer::regs::Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/timer/struct.Timer.html\" title=\"struct rp2040_pac2::timer::Timer\">Timer</a>","synthetic":true,"types":["rp2040_pac2::timer::Timer"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartperiphid1.html\" title=\"struct rp2040_pac2::uart::regs::Uartperiphid1\">Uartperiphid1</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartperiphid1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartpcellid2.html\" title=\"struct rp2040_pac2::uart::regs::Uartpcellid2\">Uartpcellid2</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartpcellid2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartifls.html\" title=\"struct rp2040_pac2::uart::regs::Uartifls\">Uartifls</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartifls"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uarticr.html\" title=\"struct rp2040_pac2::uart::regs::Uarticr\">Uarticr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uarticr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartpcellid3.html\" title=\"struct rp2040_pac2::uart::regs::Uartpcellid3\">Uartpcellid3</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartpcellid3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartibrd.html\" title=\"struct rp2040_pac2::uart::regs::Uartibrd\">Uartibrd</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartibrd"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartdr.html\" title=\"struct rp2040_pac2::uart::regs::Uartdr\">Uartdr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartdr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartfr.html\" title=\"struct rp2040_pac2::uart::regs::Uartfr\">Uartfr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartfr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartmis.html\" title=\"struct rp2040_pac2::uart::regs::Uartmis\">Uartmis</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartmis"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartimsc.html\" title=\"struct rp2040_pac2::uart::regs::Uartimsc\">Uartimsc</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartimsc"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartdmacr.html\" title=\"struct rp2040_pac2::uart::regs::Uartdmacr\">Uartdmacr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartdmacr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartfbrd.html\" title=\"struct rp2040_pac2::uart::regs::Uartfbrd\">Uartfbrd</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartfbrd"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartilpr.html\" title=\"struct rp2040_pac2::uart::regs::Uartilpr\">Uartilpr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartilpr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartpcellid0.html\" title=\"struct rp2040_pac2::uart::regs::Uartpcellid0\">Uartpcellid0</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartpcellid0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartperiphid0.html\" title=\"struct rp2040_pac2::uart::regs::Uartperiphid0\">Uartperiphid0</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartperiphid0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartpcellid1.html\" title=\"struct rp2040_pac2::uart::regs::Uartpcellid1\">Uartpcellid1</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartpcellid1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartperiphid3.html\" title=\"struct rp2040_pac2::uart::regs::Uartperiphid3\">Uartperiphid3</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartperiphid3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartrsr.html\" title=\"struct rp2040_pac2::uart::regs::Uartrsr\">Uartrsr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartrsr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.UartlcrH.html\" title=\"struct rp2040_pac2::uart::regs::UartlcrH\">UartlcrH</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::UartlcrH"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartris.html\" title=\"struct rp2040_pac2::uart::regs::Uartris\">Uartris</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartris"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartcr.html\" title=\"struct rp2040_pac2::uart::regs::Uartcr\">Uartcr</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartcr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/regs/struct.Uartperiphid2.html\" title=\"struct rp2040_pac2::uart::regs::Uartperiphid2\">Uartperiphid2</a>","synthetic":true,"types":["rp2040_pac2::uart::regs::Uartperiphid2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/uart/struct.Uart0.html\" title=\"struct rp2040_pac2::uart::Uart0\">Uart0</a>","synthetic":true,"types":["rp2040_pac2::uart::Uart0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.UsbPwr.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::UsbPwr\">UsbPwr</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::UsbPwr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.SieStatus.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::SieStatus\">SieStatus</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::SieStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.NakPoll.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::NakPoll\">NakPoll</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::NakPoll"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp5.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp5\">AddrEndp5</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp5"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp2.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp2\">AddrEndp2</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp2"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.UsbphyDirectOverride.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::UsbphyDirectOverride\">UsbphyDirectOverride</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::UsbphyDirectOverride"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp13.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp13\">AddrEndp13</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp13"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp8.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp8\">AddrEndp8</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp8"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp9.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp9\">AddrEndp9</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp9"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.SofRd.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::SofRd\">SofRd</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::SofRd"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.Intf.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::Intf\">Intf</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::Intf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp3.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp3\">AddrEndp3</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp3"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.EpAbortDone.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::EpAbortDone\">EpAbortDone</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::EpAbortDone"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.EpStatusStallNak.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::EpStatusStallNak\">EpStatusStallNak</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::EpStatusStallNak"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.UsbphyTrim.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::UsbphyTrim\">UsbphyTrim</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::UsbphyTrim"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.UsbphyDirect.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::UsbphyDirect\">UsbphyDirect</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::UsbphyDirect"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.SofWr.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::SofWr\">SofWr</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::SofWr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp15.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp15\">AddrEndp15</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp15"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.IntEpCtrl.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::IntEpCtrl\">IntEpCtrl</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::IntEpCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.SieCtrl.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::SieCtrl\">SieCtrl</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::SieCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp\">AddrEndp</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.UsbMuxing.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::UsbMuxing\">UsbMuxing</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::UsbMuxing"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp7.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp7\">AddrEndp7</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp7"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp1.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp1\">AddrEndp1</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.EpStallArm.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::EpStallArm\">EpStallArm</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::EpStallArm"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.Ints.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::Ints\">Ints</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::Ints"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.BuffStatus.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::BuffStatus\">BuffStatus</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::BuffStatus"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp14.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp14\">AddrEndp14</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp14"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp4.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp4\">AddrEndp4</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp4"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.Intr.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::Intr\">Intr</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::Intr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.MainCtrl.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::MainCtrl\">MainCtrl</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::MainCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.BuffCpuShouldHandle.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::BuffCpuShouldHandle\">BuffCpuShouldHandle</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::BuffCpuShouldHandle"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.Inte.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::Inte\">Inte</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::Inte"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp6.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp6\">AddrEndp6</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp6"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp12.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp12\">AddrEndp12</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp12"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.EpAbort.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::EpAbort\">EpAbort</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::EpAbort"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp10.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp10\">AddrEndp10</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp10"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/regs/struct.AddrEndp11.html\" title=\"struct rp2040_pac2::usbctrl_regs::regs::AddrEndp11\">AddrEndp11</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::regs::AddrEndp11"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/usbctrl_regs/struct.UsbctrlRegs.html\" title=\"struct rp2040_pac2::usbctrl_regs::UsbctrlRegs\">UsbctrlRegs</a>","synthetic":true,"types":["rp2040_pac2::usbctrl_regs::UsbctrlRegs"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/vreg_and_chip_reset/regs/struct.ChipReset.html\" title=\"struct rp2040_pac2::vreg_and_chip_reset::regs::ChipReset\">ChipReset</a>","synthetic":true,"types":["rp2040_pac2::vreg_and_chip_reset::regs::ChipReset"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/vreg_and_chip_reset/regs/struct.Bod.html\" title=\"struct rp2040_pac2::vreg_and_chip_reset::regs::Bod\">Bod</a>","synthetic":true,"types":["rp2040_pac2::vreg_and_chip_reset::regs::Bod"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/vreg_and_chip_reset/regs/struct.Vreg.html\" title=\"struct rp2040_pac2::vreg_and_chip_reset::regs::Vreg\">Vreg</a>","synthetic":true,"types":["rp2040_pac2::vreg_and_chip_reset::regs::Vreg"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/vreg_and_chip_reset/struct.VregAndChipReset.html\" title=\"struct rp2040_pac2::vreg_and_chip_reset::VregAndChipReset\">VregAndChipReset</a>","synthetic":true,"types":["rp2040_pac2::vreg_and_chip_reset::VregAndChipReset"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/watchdog/regs/struct.Load.html\" title=\"struct rp2040_pac2::watchdog::regs::Load\">Load</a>","synthetic":true,"types":["rp2040_pac2::watchdog::regs::Load"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/watchdog/regs/struct.Ctrl.html\" title=\"struct rp2040_pac2::watchdog::regs::Ctrl\">Ctrl</a>","synthetic":true,"types":["rp2040_pac2::watchdog::regs::Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/watchdog/regs/struct.Tick.html\" title=\"struct rp2040_pac2::watchdog::regs::Tick\">Tick</a>","synthetic":true,"types":["rp2040_pac2::watchdog::regs::Tick"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/watchdog/regs/struct.Reason.html\" title=\"struct rp2040_pac2::watchdog::regs::Reason\">Reason</a>","synthetic":true,"types":["rp2040_pac2::watchdog::regs::Reason"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/watchdog/struct.Watchdog.html\" title=\"struct rp2040_pac2::watchdog::Watchdog\">Watchdog</a>","synthetic":true,"types":["rp2040_pac2::watchdog::Watchdog"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ctrl/regs/struct.StreamAddr.html\" title=\"struct rp2040_pac2::xip_ctrl::regs::StreamAddr\">StreamAddr</a>","synthetic":true,"types":["rp2040_pac2::xip_ctrl::regs::StreamAddr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ctrl/regs/struct.StreamCtr.html\" title=\"struct rp2040_pac2::xip_ctrl::regs::StreamCtr\">StreamCtr</a>","synthetic":true,"types":["rp2040_pac2::xip_ctrl::regs::StreamCtr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ctrl/regs/struct.Stat.html\" title=\"struct rp2040_pac2::xip_ctrl::regs::Stat\">Stat</a>","synthetic":true,"types":["rp2040_pac2::xip_ctrl::regs::Stat"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ctrl/regs/struct.Ctrl.html\" title=\"struct rp2040_pac2::xip_ctrl::regs::Ctrl\">Ctrl</a>","synthetic":true,"types":["rp2040_pac2::xip_ctrl::regs::Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ctrl/regs/struct.Flush.html\" title=\"struct rp2040_pac2::xip_ctrl::regs::Flush\">Flush</a>","synthetic":true,"types":["rp2040_pac2::xip_ctrl::regs::Flush"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ctrl/struct.XipCtrl.html\" title=\"struct rp2040_pac2::xip_ctrl::XipCtrl\">XipCtrl</a>","synthetic":true,"types":["rp2040_pac2::xip_ctrl::XipCtrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Dmatdlr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Dmatdlr\">Dmatdlr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Dmatdlr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Txftlr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Txftlr\">Txftlr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Txftlr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Rxftlr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Rxftlr\">Rxftlr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Rxftlr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Ctrlr0.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Ctrlr0\">Ctrlr0</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Ctrlr0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Ssienr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Ssienr\">Ssienr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Ssienr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Ser.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Ser\">Ser</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Ser"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Rxoicr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Rxoicr\">Rxoicr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Rxoicr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Msticr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Msticr\">Msticr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Msticr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Txoicr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Txoicr\">Txoicr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Txoicr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Mwcr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Mwcr\">Mwcr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Mwcr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Sr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Sr\">Sr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Sr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.TxdDriveEdge.html\" title=\"struct rp2040_pac2::xip_ssi::regs::TxdDriveEdge\">TxdDriveEdge</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::TxdDriveEdge"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Isr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Isr\">Isr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Isr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Rxflr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Rxflr\">Rxflr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Rxflr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Baudr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Baudr\">Baudr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Baudr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.SpiCtrlr0.html\" title=\"struct rp2040_pac2::xip_ssi::regs::SpiCtrlr0\">SpiCtrlr0</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::SpiCtrlr0"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Txflr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Txflr\">Txflr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Txflr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Imr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Imr\">Imr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Imr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Icr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Icr\">Icr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Icr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.RxSampleDly.html\" title=\"struct rp2040_pac2::xip_ssi::regs::RxSampleDly\">RxSampleDly</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::RxSampleDly"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Risr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Risr\">Risr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Risr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Rxuicr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Rxuicr\">Rxuicr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Rxuicr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Ctrlr1.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Ctrlr1\">Ctrlr1</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Ctrlr1"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Dmacr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Dmacr\">Dmacr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Dmacr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/regs/struct.Dmardlr.html\" title=\"struct rp2040_pac2::xip_ssi::regs::Dmardlr\">Dmardlr</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::regs::Dmardlr"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/vals/struct.Ctrlr0Tmod.html\" title=\"struct rp2040_pac2::xip_ssi::vals::Ctrlr0Tmod\">Ctrlr0Tmod</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::vals::Ctrlr0Tmod"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/vals/struct.SpiCtrlr0TransType.html\" title=\"struct rp2040_pac2::xip_ssi::vals::SpiCtrlr0TransType\">SpiCtrlr0TransType</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::vals::SpiCtrlr0TransType"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/vals/struct.Ctrlr0SpiFrf.html\" title=\"struct rp2040_pac2::xip_ssi::vals::Ctrlr0SpiFrf\">Ctrlr0SpiFrf</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::vals::Ctrlr0SpiFrf"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/vals/struct.SpiCtrlr0InstL.html\" title=\"struct rp2040_pac2::xip_ssi::vals::SpiCtrlr0InstL\">SpiCtrlr0InstL</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::vals::SpiCtrlr0InstL"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xip_ssi/struct.XipSsi.html\" title=\"struct rp2040_pac2::xip_ssi::XipSsi\">XipSsi</a>","synthetic":true,"types":["rp2040_pac2::xip_ssi::XipSsi"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/regs/struct.Count.html\" title=\"struct rp2040_pac2::xosc::regs::Count\">Count</a>","synthetic":true,"types":["rp2040_pac2::xosc::regs::Count"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/regs/struct.Status.html\" title=\"struct rp2040_pac2::xosc::regs::Status\">Status</a>","synthetic":true,"types":["rp2040_pac2::xosc::regs::Status"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/regs/struct.Startup.html\" title=\"struct rp2040_pac2::xosc::regs::Startup\">Startup</a>","synthetic":true,"types":["rp2040_pac2::xosc::regs::Startup"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/regs/struct.Ctrl.html\" title=\"struct rp2040_pac2::xosc::regs::Ctrl\">Ctrl</a>","synthetic":true,"types":["rp2040_pac2::xosc::regs::Ctrl"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/vals/struct.StatusFreqRange.html\" title=\"struct rp2040_pac2::xosc::vals::StatusFreqRange\">StatusFreqRange</a>","synthetic":true,"types":["rp2040_pac2::xosc::vals::StatusFreqRange"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/vals/struct.CtrlEnable.html\" title=\"struct rp2040_pac2::xosc::vals::CtrlEnable\">CtrlEnable</a>","synthetic":true,"types":["rp2040_pac2::xosc::vals::CtrlEnable"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/vals/struct.CtrlFreqRange.html\" title=\"struct rp2040_pac2::xosc::vals::CtrlFreqRange\">CtrlFreqRange</a>","synthetic":true,"types":["rp2040_pac2::xosc::vals::CtrlFreqRange"]},{"text":"impl Freeze for <a class=\"struct\" href=\"rp2040_pac2/xosc/struct.Xosc.html\" title=\"struct rp2040_pac2::xosc::Xosc\">Xosc</a>","synthetic":true,"types":["rp2040_pac2::xosc::Xosc"]},{"text":"impl Freeze for <a class=\"enum\" href=\"rp2040_pac2/enum.Interrupt.html\" title=\"enum rp2040_pac2::Interrupt\">Interrupt</a>","synthetic":true,"types":["rp2040_pac2::Interrupt"]}];
implementors["vcell"] = [{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"vcell/struct.VolatileCell.html\" title=\"struct vcell::VolatileCell\">VolatileCell</a>&lt;T&gt;","synthetic":true,"types":["vcell::VolatileCell"]}];
implementors["void"] = [{"text":"impl Freeze for <a class=\"enum\" href=\"void/enum.Void.html\" title=\"enum void::Void\">Void</a>","synthetic":true,"types":["void::Void"]}];
implementors["volatile_register"] = [{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"volatile_register/struct.RO.html\" title=\"struct volatile_register::RO\">RO</a>&lt;T&gt;","synthetic":true,"types":["volatile_register::RO"]},{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"volatile_register/struct.RW.html\" title=\"struct volatile_register::RW\">RW</a>&lt;T&gt;","synthetic":true,"types":["volatile_register::RW"]},{"text":"impl&lt;T&gt; !Freeze for <a class=\"struct\" href=\"volatile_register/struct.WO.html\" title=\"struct volatile_register::WO\">WO</a>&lt;T&gt;","synthetic":true,"types":["volatile_register::WO"]}];
if (window.register_implementors) {window.register_implementors(implementors);} else {window.pending_implementors = implementors;}})()