<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fir128</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.013</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6</Best-caseLatency>
            <Average-caseLatency>6</Average-caseLatency>
            <Worst-caseLatency>6</Worst-caseLatency>
            <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>7</Interval-min>
            <Interval-max>7</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>12</DSP>
            <FF>1661</FF>
            <LUT>3535</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fir128</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fir128</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fir128</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>fir128</ModuleName>
            <BindInstances>add_ln49_fu_4385_p2 add_ln49_1_fu_4419_p2 add_ln49_2_fu_4453_p2 add_ln49_3_fu_4487_p2 add_ln49_4_fu_4521_p2 add_ln49_5_fu_4555_p2 add_ln49_6_fu_4589_p2 add_ln49_7_fu_4623_p2 add_ln49_8_fu_4657_p2 add_ln49_9_fu_4691_p2 add_ln49_10_fu_4725_p2 add_ln49_11_fu_4759_p2 add_ln49_12_fu_4793_p2 add_ln49_13_fu_4827_p2 add_ln49_14_fu_4861_p2 add_ln49_15_fu_4895_p2 add_ln49_16_fu_4929_p2 add_ln49_17_fu_4963_p2 add_ln49_18_fu_4997_p2 add_ln49_19_fu_5031_p2 add_ln49_20_fu_5065_p2 add_ln49_21_fu_5097_p2 sub_ln49_fu_1838_p2 sub_ln49_92_fu_5123_p2 sub_ln49_93_fu_5488_p2 sub_ln49_17_fu_1864_p2 add_ln49_22_fu_1909_p2 add_ln49_23_fu_1943_p2 add_ln49_24_fu_1977_p2 add_ln49_25_fu_2011_p2 add_ln49_26_fu_2045_p2 add_ln49_27_fu_2079_p2 add_ln49_28_fu_2113_p2 add_ln49_29_fu_2145_p2 sub_ln49_18_fu_2183_p2 sub_ln49_94_fu_2209_p2 sub_ln49_95_fu_2576_p2 sub_ln49_35_fu_2602_p2 add_ln49_30_fu_2647_p2 add_ln49_31_fu_2681_p2 add_ln49_32_fu_2715_p2 add_ln49_33_fu_2749_p2 add_ln49_34_fu_2783_p2 add_ln49_35_fu_2817_p2 add_ln49_36_fu_2851_p2 add_ln49_37_fu_2883_p2 sub_ln49_36_fu_2921_p2 sub_ln49_96_fu_2947_p2 sub_ln49_97_fu_1161_p2 sub_ln49_85_fu_1187_p2 add_ln49_38_fu_5520_p2 add_ln49_39_fu_5530_p2 acc_2_fu_5540_p2 add_ln49_41_fu_5550_p2 add_ln49_42_fu_5560_p2 add_ln49_43_fu_5570_p2 add_ln49_44_fu_5580_p2 add_ln49_45_fu_5590_p2 add_ln49_46_fu_5600_p2 add_ln49_47_fu_5606_p2 add_ln49_48_fu_5616_p2 add_ln49_49_fu_5626_p2 add_ln49_50_fu_5636_p2 add_ln49_51_fu_5646_p2 add_ln49_52_fu_5656_p2 add_ln49_53_fu_5666_p2 add_ln49_55_fu_5672_p2 add_ln49_56_fu_5682_p2 add_ln49_57_fu_5692_p2 add_ln49_58_fu_5702_p2 add_ln49_59_fu_5712_p2 add_ln49_60_fu_5722_p2 add_ln49_61_fu_5732_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U3 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U3 add_ln49_63_fu_3606_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U3 sub_ln49_86_fu_5741_p2 am_addmul_8s_8s_5s_13_4_1_U4 am_addmul_8s_8s_5s_13_4_1_U4 add_ln49_66_fu_5754_p2 add_ln49_67_fu_5764_p2 add_ln49_68_fu_6042_p2 add_ln49_70_fu_5770_p2 add_ln49_71_fu_5780_p2 add_ln49_72_fu_5790_p2 add_ln49_73_fu_5796_p2 add_ln49_74_fu_5806_p2 add_ln49_75_fu_5816_p2 add_ln49_76_fu_6060_p2 am_addmul_8s_8s_5s_13_4_1_U5 am_addmul_8s_8s_5s_13_4_1_U5 sub_ln49_87_fu_5825_p2 add_ln49_78_fu_5835_p2 add_ln49_79_fu_3616_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U6 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U6 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U6 add_ln49_82_fu_5848_p2 add_ln49_84_fu_3626_p2 add_ln49_85_fu_3636_p2 add_ln49_86_fu_3646_p2 add_ln49_87_fu_3656_p2 add_ln49_88_fu_3666_p2 add_ln49_89_fu_3676_p2 add_ln49_90_fu_3686_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U7 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U7 add_ln49_92_fu_3692_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U7 sub_ln49_88_fu_3702_p2 am_addmul_8s_8s_5s_13_4_1_U8 am_addmul_8s_8s_5s_13_4_1_U8 add_ln49_95_fu_5866_p2 add_ln49_96_fu_5876_p2 add_ln49_97_fu_5886_p2 add_ln49_100_fu_3708_p2 add_ln49_101_fu_3718_p2 add_ln49_102_fu_3728_p2 add_ln49_103_fu_3734_p2 add_ln49_104_fu_3744_p2 add_ln49_105_fu_3754_p2 add_ln49_106_fu_5898_p2 am_addmul_8s_8s_5s_13_4_1_U9 am_addmul_8s_8s_5s_13_4_1_U9 sub_ln49_89_fu_3760_p2 add_ln49_108_fu_5914_p2 add_ln49_109_fu_3766_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U10 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U10 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U10 add_ln49_112_fu_5927_p2 add_ln49_113_fu_5937_p2 add_ln49_114_fu_3776_p2 add_ln49_115_fu_3786_p2 add_ln49_116_fu_3796_p2 add_ln49_117_fu_3806_p2 add_ln49_118_fu_3816_p2 add_ln49_119_fu_3826_p2 add_ln49_120_fu_3836_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U11 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U11 add_ln49_122_fu_3842_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U11 sub_ln49_90_fu_3852_p2 am_addmul_8s_8s_5s_13_4_1_U12 am_addmul_8s_8s_5s_13_4_1_U12 add_ln49_125_fu_5955_p2 add_ln49_126_fu_5965_p2 add_ln49_127_fu_5975_p2 add_ln49_129_fu_3858_p2 add_ln49_130_fu_3868_p2 add_ln49_131_fu_3878_p2 add_ln49_132_fu_3884_p2 add_ln49_133_fu_3894_p2 add_ln49_134_fu_3904_p2 add_ln49_135_fu_5987_p2 add_ln49_136_fu_3910_p2 add_ln49_137_fu_3920_p2 add_ln49_138_fu_3930_p2 add_ln49_139_fu_3936_p2 add_ln49_140_fu_3946_p2 add_ln49_141_fu_3956_p2 add_ln49_142_fu_6003_p2 add_ln49_144_fu_1208_p2 add_ln49_145_fu_1218_p2 add_ln49_146_fu_1228_p2 add_ln49_147_fu_1234_p2 add_ln49_148_fu_1244_p2 add_ln49_149_fu_1254_p2 add_ln49_150_fu_3968_p2 am_addmul_8s_8s_5s_13_4_1_U1 am_addmul_8s_8s_5s_13_4_1_U1 sub_ln49_91_fu_1260_p2 add_ln49_152_fu_3984_p2 add_ln49_153_fu_1266_p2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U2 ama_addmuladd_8s_8s_4ns_12s_14_4_1_U2 add_ln49_156_fu_3997_p2 add_ln49_157_fu_4007_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fir128</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.013</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1661</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3535</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_4385_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_4419_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_4453_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_3_fu_4487_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_4_fu_4521_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_5_fu_4555_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_6_fu_4589_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_7_fu_4623_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_8_fu_4657_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_9_fu_4691_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_10_fu_4725_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_11_fu_4759_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_12_fu_4793_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_13_fu_4827_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_14_fu_4861_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_15_fu_4895_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_16_fu_4929_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_17_fu_4963_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_18_fu_4997_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_19_fu_5031_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_20_fu_5065_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_21_fu_5097_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_fu_1838_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_92_fu_5123_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_93_fu_5488_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_17_fu_1864_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_22_fu_1909_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_23_fu_1943_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_24_fu_1977_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_25_fu_2011_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_26_fu_2045_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_27_fu_2079_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_28_fu_2113_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_29_fu_2145_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_18_fu_2183_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_94_fu_2209_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_95_fu_2576_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_35_fu_2602_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_30_fu_2647_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_31_fu_2681_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_32_fu_2715_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_33_fu_2749_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_34_fu_2783_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_35_fu_2817_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_36_fu_2851_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_37_fu_2883_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_36_fu_2921_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_96_fu_2947_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_97_fu_1161_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_85_fu_1187_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_38_fu_5520_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_39_fu_5530_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_2_fu_5540_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="acc_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_41_fu_5550_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_42_fu_5560_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_43_fu_5570_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_44_fu_5580_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_45_fu_5590_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_46_fu_5600_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_47_fu_5606_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_48_fu_5616_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_49_fu_5626_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_50_fu_5636_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_51_fu_5646_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_52_fu_5656_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_53_fu_5666_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_55_fu_5672_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_56_fu_5682_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_57_fu_5692_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_58_fu_5702_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_59_fu_5712_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_60_fu_5722_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_61_fu_5732_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U3" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U3" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_63_fu_3606_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U3" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_86_fu_5741_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U4" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U4" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_66_fu_5754_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_67_fu_5764_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_68_fu_6042_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_70_fu_5770_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_71_fu_5780_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_72_fu_5790_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_73_fu_5796_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_74_fu_5806_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_75_fu_5816_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_76_fu_6060_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U5" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U5" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_87_fu_5825_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_78_fu_5835_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_79_fu_3616_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U6" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U6" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U6" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_82_fu_5848_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_84_fu_3626_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_85_fu_3636_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_86_fu_3646_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_87_fu_3656_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_88_fu_3666_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_89_fu_3676_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_90_fu_3686_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U7" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U7" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_92_fu_3692_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U7" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_88_fu_3702_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U8" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U8" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_95_fu_5866_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_96_fu_5876_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_97_fu_5886_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_100_fu_3708_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_101_fu_3718_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_102_fu_3728_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_103_fu_3734_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_104_fu_3744_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_105_fu_3754_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_106_fu_5898_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U9" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U9" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_89_fu_3760_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_108_fu_5914_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_109_fu_3766_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U10" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U10" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U10" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_112_fu_5927_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_113_fu_5937_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_114_fu_3776_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_115_fu_3786_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_116_fu_3796_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_117_fu_3806_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_118_fu_3816_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_119_fu_3826_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_120_fu_3836_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U11" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U11" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_122_fu_3842_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U11" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_90_fu_3852_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U12" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U12" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_125_fu_5955_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_126_fu_5965_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_127_fu_5975_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_129_fu_3858_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_130_fu_3868_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_131_fu_3878_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_132_fu_3884_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_133_fu_3894_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_134_fu_3904_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_135_fu_5987_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_136_fu_3910_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_137_fu_3920_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_138_fu_3930_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_139_fu_3936_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_140_fu_3946_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_141_fu_3956_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_142_fu_6003_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_144_fu_1208_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_145_fu_1218_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_146_fu_1228_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_147_fu_1234_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_148_fu_1244_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_149_fu_1254_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_150_fu_3968_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U1" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_8s_8s_5s_13_4_1_U1" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln49_91_fu_1260_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="sub_ln49_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_152_fu_3984_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_153_fu_1266_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="mul_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8s_8s_4ns_12s_14_4_1_U2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_156_fu_3997_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_157_fu_4007_p2" SOURCE="fir.cpp:49" URAM="0" VARIABLE="add_ln49_157"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="D:/Coursework/UCSD_WES/Hardware_for_Embed_Sys/project1/fir128/hw1_fir128"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="y" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="y" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="y_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="y" access="R" description="Data signal of y" range="32">
                    <fields>
                        <field offset="0" width="32" name="y" access="R" description="Bit 31 to 0 of y"/>
                    </fields>
                </register>
                <register offset="0x14" name="y_ctrl" access="R" description="Control signal of y" range="32">
                    <fields>
                        <field offset="0" width="1" name="y_ap_vld" access="R" description="Control signal y_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="x" access="W" description="Data signal of x" range="32">
                    <fields>
                        <field offset="0" width="32" name="x" access="W" description="Bit 31 to 0 of x"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="y"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="x"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">y, 0x10, 32, R, Data signal of y, </column>
                    <column name="s_axi_control">y_ctrl, 0x14, 32, R, Control signal of y, 0=y_ap_vld</column>
                    <column name="s_axi_control">x, 0x20, 32, W, Data signal of x, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">out, int*</column>
                    <column name="x">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="y">s_axi_control, register, name=y offset=0x10 range=32</column>
                    <column name="y">s_axi_control, register, name=y_ctrl offset=0x14 range=32</column>
                    <column name="x">s_axi_control, register, name=x offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="fir.cpp:29" status="valid" parentFunction="fir128" variable="shift_reg" isDirective="0" options="variable=shift_reg type=block factor=300"/>
        <Pragma type="array_partition" location="fir.cpp:30" status="valid" parentFunction="fir128" variable="c" isDirective="0" options="variable=c type=block factor=64"/>
        <Pragma type="pipeline" location="fir.cpp:34" status="valid" parentFunction="fir128" variable="" isDirective="0" options="II=3"/>
        <Pragma type="unroll" location="fir.cpp:35" status="valid" parentFunction="fir128" variable="" isDirective="0" options="factor=127"/>
        <Pragma type="pipeline" location="fir.cpp:46" status="valid" parentFunction="fir128" variable="" isDirective="0" options="II=4"/>
        <Pragma type="unroll" location="fir.cpp:47" status="valid" parentFunction="fir128" variable="" isDirective="0" options="factor=128"/>
        <Pragma type="interface" location="hw1_fir128/solution1/directives.tcl:8" status="valid" parentFunction="fir128" variable="return" isDirective="1" options="s_axilite port=return"/>
        <Pragma type="interface" location="hw1_fir128/solution1/directives.tcl:10" status="valid" parentFunction="fir128" variable="x" isDirective="1" options="s_axilite port=x"/>
        <Pragma type="interface" location="hw1_fir128/solution1/directives.tcl:9" status="valid" parentFunction="fir128" variable="y" isDirective="1" options="s_axilite port=y"/>
    </PragmaReport>
</profile>

