QuestaSim-64 vmap 2023.4 Lib Mapping Utility 2023.10 Oct  9 2023
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:41 on Dec 19,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_riscv_0_0/sim/design_1_dti_riscv_0_0.sv 
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1379): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
** Warning: ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/1a8f/dti_riscv_dti_riscv/dti_riscv_dti_riscv.srcs/sources_1/imports/dti_riscv_lib/dti_riscv.sv(1405): (vlog-2597) '4294967295' is being treated as 32-bit signed integer and will overflow.
-- Compiling module dti_riscv
-- Compiling module design_1_dti_riscv_0_0

Top level modules:
	design_1_dti_riscv_0_0
End time: 23:04:41 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:41 on Dec 19,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_axi_apb_bridge_0_0/sim/design_1_axi_apb_bridge_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_mdm_0_0/sim/design_1_mdm_0_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity axi_apb_bridge
-- Compiling entity design_1_axi_apb_bridge_0_0
-- Compiling architecture design_1_axi_apb_bridge_0_0_arch of design_1_axi_apb_bridge_0_0
-- Compiling entity design_1_microblaze_0_0
-- Compiling architecture design_1_microblaze_0_0_arch of design_1_microblaze_0_0
-- Loading package ATTRIBUTES
-- Loading package std_logic_misc
-- Loading package ipif_pkg
-- Loading entity axi_lite_ipif
-- Loading entity MDM
-- Compiling entity design_1_mdm_0_0
-- Compiling architecture design_1_mdm_0_0_arch of design_1_mdm_0_0
End time: 23:04:42 on Dec 19,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:42 on Dec 19,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v 
-- Compiling module design_1_clk_wiz_0_0_clk_wiz
-- Compiling module design_1_clk_wiz_0_0

Top level modules:
	design_1_clk_wiz_0_0
End time: 23:04:42 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:42 on Dec 19,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_0_100M_0/sim/design_1_rst_clk_wiz_0_100M_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity proc_sys_reset
-- Compiling entity design_1_rst_clk_wiz_0_100M_0
-- Compiling architecture design_1_rst_clk_wiz_0_100M_0_arch of design_1_rst_clk_wiz_0_100M_0
End time: 23:04:43 on Dec 19,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:43 on Dec 19,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ipshared/16bd/dti_uart_dti_uart/dti_uart_dti_uart.srcs/sources_1/imports/dti_riscv_lib/dti_uart.sv ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dti_uart_0_1/sim/design_1_dti_uart_0_1.sv 
-- Compiling module dti_uart
-- Compiling module design_1_dti_uart_0_1

Top level modules:
	design_1_dti_uart_0_1
End time: 23:04:43 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:43 on Dec 19,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v 
-- Compiling module design_1_xlconstant_0_0

Top level modules:
	design_1_xlconstant_0_0
End time: 23:04:43 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:43 on Dec 19,2024
vcom -93 -work xil_defaultlib ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading entity lmb_v10
-- Compiling entity design_1_dlmb_v10_0
-- Compiling architecture design_1_dlmb_v10_0_arch of design_1_dlmb_v10_0
-- Compiling entity design_1_ilmb_v10_0
-- Compiling architecture design_1_ilmb_v10_0_arch of design_1_ilmb_v10_0
-- Loading entity lmb_bram_if_cntlr
-- Compiling entity design_1_dlmb_bram_if_cntlr_0
-- Compiling architecture design_1_dlmb_bram_if_cntlr_0_arch of design_1_dlmb_bram_if_cntlr_0
-- Compiling entity design_1_ilmb_bram_if_cntlr_0
-- Compiling architecture design_1_ilmb_bram_if_cntlr_0_arch of design_1_ilmb_bram_if_cntlr_0
End time: 23:04:43 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:43 on Dec 19,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/sim/design_1.v ../../../../dti_riscv_top.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v ../../../../dti_riscv_top.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v 
-- Compiling module design_1_lmb_bram_0
-- Compiling module design_1
-- Compiling module microblaze_0_local_memory_imp_1K0VQXK
-- Compiling module design_1_xlconstant_1_0
-- Compiling module design_1_wrapper

Top level modules:
	design_1_wrapper
End time: 23:04:44 on Dec 19,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:44 on Dec 19,2024
vlog -incr -sv -L xil_defaultlib -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/new/dti_riscv_top.sv 
-- Compiling module dti_riscv_top

Top level modules:
	dti_riscv_top
End time: 23:04:44 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:44 on Dec 19,2024
vlog -incr -work xil_defaultlib "+incdir+../../../../dti_riscv_top.srcs/sources_1/bd/design_1/ipshared/4903" "+incdir+/tools/Xilinx/Vivado/2018.1/data/xilinx_vip/include" ../../../../dti_riscv_top.srcs/sim_1/imports/libs/uart_rx.v 
-- Compiling module uart_rx

Top level modules:
	uart_rx
End time: 23:04:44 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 23:04:44 on Dec 19,2024
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 23:04:44 on Dec 19,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
