v 20170423 2
C 1000 1000 0 0 0 title-B.sym
{
T 1900 2800 5 10 0 0 0 0 1
device=none
T 1900 2800 5 10 0 0 0 0 1
footprint=none
}
C 7700 7300 1 0 0 dual-opamp-py.sym
{
T 7700 9400 5 8 0 0 0 0 1
device=OPAMP
T 8500 8400 5 8 0 0 0 0 1
footprint=DIP8
T 8500 8200 5 8 0 0 0 0 1
value=LF353
T 8500 8050 5 8 1 1 0 0 1
refdes=U1
}
C 12500 7100 1 0 0 dual-opamp-py.sym
{
T 12500 9200 5 8 0 0 0 0 1
device=OPAMP
T 13300 8200 5 8 0 0 0 0 1
footprint=DIP8
T 13300 8000 5 8 0 0 0 0 1
value=LF353
T 13300 7850 5 8 1 1 0 0 1
refdes=U1
T 12500 8400 5 8 0 0 0 0 1
slot=2
}
C 3000 7700 1 0 0 capacitor-py.sym
{
T 3200 8400 5 8 0 0 0 0 1
device=CAPACITOR
T 3600 8200 5 8 1 1 0 0 1
value=.01uF
T 3200 8200 5 8 1 1 0 0 1
refdes=C1
T 3200 8600 5 8 0 0 0 0 1
symversion=0.1
T 3600 7800 5 8 0 0 0 0 1
footprint=0402
}
C 6700 8600 1 0 0 capacitor-py.sym
{
T 6900 9300 5 8 0 0 0 0 1
device=CAPACITOR
T 7300 9100 5 8 1 1 0 0 1
value=20nF
T 6900 9100 5 8 1 1 0 0 1
refdes=C2
T 6900 9500 5 8 0 0 0 0 1
symversion=0.1
T 7300 8700 5 8 0 0 0 0 1
footprint=0402
}
C 7000 6300 1 90 0 capacitor-py.sym
{
T 6300 6500 5 8 0 0 90 0 1
device=CAPACITOR
T 6500 6900 5 8 1 1 90 0 1
value=10nF
T 6500 6500 5 8 1 1 90 0 1
refdes=C3
T 6100 6500 5 8 0 0 90 0 1
symversion=0.1
T 6900 6900 5 8 0 0 90 0 1
footprint=0402
}
C 11500 8600 1 0 0 capacitor-py.sym
{
T 11700 9300 5 8 0 0 0 0 1
device=CAPACITOR
T 12100 9100 5 8 1 1 0 0 1
value=20nF
T 11700 9100 5 8 1 1 0 0 1
refdes=C4
T 11700 9500 5 8 0 0 0 0 1
symversion=0.1
T 12100 8700 5 8 0 0 0 0 1
footprint=0402
}
C 11800 6100 1 90 0 capacitor-py.sym
{
T 11100 6300 5 8 0 0 90 0 1
device=CAPACITOR
T 11300 6700 5 8 1 1 90 0 1
value=10nF
T 11300 6300 5 8 1 1 90 0 1
refdes=C5
T 10900 6300 5 8 0 0 90 0 1
symversion=0.1
T 11700 6700 5 8 0 0 90 0 1
footprint=0402
}
C 14600 7300 1 0 0 capacitor-py.sym
{
T 14800 8000 5 8 0 0 0 0 1
device=CAPACITOR
T 15200 7800 5 8 1 1 0 0 1
value=1uF
T 14800 7800 5 8 1 1 0 0 1
refdes=C6
T 14800 8200 5 8 0 0 0 0 1
symversion=0.1
T 15200 7400 5 8 0 0 0 0 1
footprint=0402
}
C 8900 5200 1 270 0 capacitor-py.sym
{
T 9600 5000 5 8 0 0 270 0 1
device=CAPACITOR
T 9400 4600 5 8 1 1 270 0 1
value=.01uF
T 9400 5000 5 8 1 1 270 0 1
refdes=C7
T 9800 5000 5 8 0 0 270 0 1
symversion=0.1
T 9000 4600 5 8 0 0 270 0 1
footprint=0402
}
C 14300 9800 1 270 0 capacitor-py.sym
{
T 15000 9600 5 8 0 0 270 0 1
device=CAPACITOR
T 14800 9200 5 8 1 1 270 0 1
value=.01uF
T 14800 9600 5 8 1 1 270 0 1
refdes=C8
T 15200 9600 5 8 0 0 270 0 1
symversion=0.1
T 14400 9200 5 8 0 0 270 0 1
footprint=0402
}
C 4300 7800 1 0 0 resistor-py.sym
{
T 4500 8100 5 8 1 1 0 0 1
refdes=R1
T 4900 8100 5 8 1 1 0 0 1
value=560
T 4300 8300 5 8 0 0 0 0 1
device=resistor
T 4300 8600 5 8 0 0 0 0 1
footprint=0603
T 4300 8900 5 8 0 0 0 0 1
symversion=0.1
}
C 5600 7800 1 0 0 resistor-py.sym
{
T 5800 8100 5 8 1 1 0 0 1
refdes=R2
T 6200 8100 5 8 1 1 0 0 1
value=560
T 5600 8300 5 8 0 0 0 0 1
device=resistor
T 5600 8600 5 8 0 0 0 0 1
footprint=0603
T 5600 8900 5 8 0 0 0 0 1
symversion=0.1
}
C 9100 7600 1 0 0 resistor-py.sym
{
T 9300 7900 5 8 1 1 0 0 1
refdes=R3
T 9700 7900 5 8 1 1 0 0 1
value=560
T 9100 8100 5 8 0 0 0 0 1
device=resistor
T 9100 8400 5 8 0 0 0 0 1
footprint=0603
T 9100 8700 5 8 0 0 0 0 1
symversion=0.1
}
C 10400 7600 1 0 0 resistor-py.sym
{
T 10600 7900 5 8 1 1 0 0 1
refdes=R4
T 11000 7900 5 8 1 1 0 0 1
value=560
T 10400 8100 5 8 0 0 0 0 1
device=resistor
T 10400 8400 5 8 0 0 0 0 1
footprint=0603
T 10400 8700 5 8 0 0 0 0 1
symversion=0.1
}
C 7300 5500 1 270 0 resistor-py.sym
{
T 7600 5300 5 8 1 1 270 0 1
refdes=R5
T 7600 4900 5 8 1 1 270 0 1
value=150k
T 7800 5500 5 8 0 0 270 0 1
device=resistor
T 8100 5500 5 8 0 0 270 0 1
footprint=0603
T 8400 5500 5 8 0 0 270 0 1
symversion=0.1
}
C 8800 7300 1 270 0 resistor-py.sym
{
T 9100 7100 5 8 1 1 270 0 1
refdes=R6
T 9100 6700 5 8 1 1 270 0 1
value=22k
T 9300 7300 5 8 0 0 270 0 1
device=resistor
T 9600 7300 5 8 0 0 270 0 1
footprint=0603
T 9900 7300 5 8 0 0 270 0 1
symversion=0.1
}
C 12100 5500 1 270 0 resistor-py.sym
{
T 12400 5300 5 8 1 1 270 0 1
refdes=R7
T 12400 4900 5 8 1 1 270 0 1
value=18k
T 12600 5500 5 8 0 0 270 0 1
device=resistor
T 12900 5500 5 8 0 0 270 0 1
footprint=0603
T 13200 5500 5 8 0 0 270 0 1
symversion=0.1
}
C 13800 7100 1 270 0 resistor-py.sym
{
T 14100 6900 5 8 1 1 270 0 1
refdes=R8
T 14100 6500 5 8 1 1 270 0 1
value=22k
T 14300 7100 5 8 0 0 270 0 1
device=resistor
T 14600 7100 5 8 0 0 270 0 1
footprint=0603
T 14900 7100 5 8 0 0 270 0 1
symversion=0.1
}
C 12800 10300 1 0 0 12V-plus-1.sym
{
T 12900 11000 5 10 0 0 0 0 1
footprint=none
T 12900 10700 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 8400 5100 1 180 0 12V-minus-1.sym
{
T 8300 4400 5 10 0 0 180 0 1
footprint=none
T 8300 4700 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
}
C 9000 3700 1 0 0 gnd-1.sym
{
T 9200 4050 5 10 0 1 0 0 1
footprint=none
T 9200 3700 5 10 0 1 0 0 1
device=GROUND_NODE
}
C 12100 3700 1 0 0 gnd-1.sym
{
T 12300 4050 5 10 0 1 0 0 1
footprint=none
T 12300 3700 5 10 0 1 0 0 1
device=GROUND_NODE
}
C 7300 3700 1 0 0 gnd-1.sym
{
T 7500 4050 5 10 0 1 0 0 1
footprint=none
T 7500 3700 5 10 0 1 0 0 1
device=GROUND_NODE
}
C 14400 8400 1 0 0 gnd-1.sym
{
T 14600 8750 5 10 0 1 0 0 1
footprint=none
T 14600 8400 5 10 0 1 0 0 1
device=GROUND_NODE
}
C 2300 7800 1 0 0 in-1.sym
{
T 2300 7850 5 10 1 1 0 6 1
refdes=Vin
T 2850 7850 5 10 0 1 0 8 1
device=none
T 2850 7850 5 10 0 1 0 8 1
footprint=none
T 2400 8250 5 10 0 0 0 0 1
symversion=0.5
}
C 15600 7400 1 0 0 out-1.sym
{
T 15600 7650 5 12 1 1 0 0 1
refdes=Vout
T 16200 7500 5 10 0 1 0 0 1
device=none
T 16200 7500 5 10 0 1 0 0 1
footprint=none
T 15700 8050 5 10 0 0 0 0 1
symversion=0.4
}
N 12200 5500 12200 7300 4
N 12200 7300 12500 7300 4
N 7400 5500 7400 7500 4
N 7400 7500 7700 7500 4
N 5200 7900 5600 7900 4
N 6500 7900 7700 7900 4
N 8700 7700 9100 7700 4
N 10000 7700 10400 7700 4
N 11300 7700 12500 7700 4
N 11600 7000 11600 7700 4
N 6800 7200 6800 7900 4
N 11500 8800 10200 8800 4
N 10200 8800 10200 7700 4
N 6700 8800 5400 8800 4
N 5400 8800 5400 7900 4
N 7600 8800 8900 8800 4
N 8900 8800 8900 7700 4
N 12400 8800 13900 8800 4
N 13900 8800 13900 7500 4
N 3900 7900 4300 7900 4
N 13500 7500 14600 7500 4
N 13900 7100 13900 7500 4
N 13900 6200 13900 6000 4
N 13900 6000 12200 6000 4
N 8900 6400 8900 6000 4
N 8900 6000 7400 6000 4
N 8900 7300 8900 7700 4
N 7400 4000 7400 4600 4
N 12200 4600 12200 4000 4
N 6800 6300 6800 4300 4
N 6800 4300 7400 4300 4
N 11600 6100 11600 4300 4
N 11600 4300 12200 4300 4
N 8200 5100 8200 7300 4
N 8200 5500 9100 5500 4
N 13000 7900 13000 10300 4
N 9100 5500 9100 5200 4
N 9100 4300 9100 4000 4
N 14500 9800 14500 10000 4
N 14500 10000 13000 10000 4
N 14500 8900 14500 8700 4
N 15500 7500 15600 7500 4
N 2900 7900 3000 7900 4
