// Seed: 1576331681
module module_0;
  wire id_2;
  tri0 id_3;
  id_4(
      .id_0((id_3)),
      .id_1(1),
      .id_2(1),
      .id_3(id_3),
      .id_4(1),
      .id_5({id_1{id_3}} - 1),
      .id_6(id_2 * 1),
      .id_7(id_3),
      .id_8(id_3),
      .id_9(1),
      .id_10(1),
      .id_11(1),
      .id_12(id_3),
      .id_13(id_1),
      .id_14(1'b0),
      .id_15(id_2),
      .id_16(1)
  );
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    input wire id_5,
    input wor id_6,
    output wor id_7,
    input tri id_8,
    input uwire id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input tri1 id_13,
    input uwire id_14,
    input wor id_15,
    input supply1 id_16,
    output tri1 id_17,
    output tri0 id_18,
    input supply0 id_19,
    input wand id_20,
    output wor id_21,
    input tri1 id_22,
    output tri1 id_23,
    output wand id_24,
    input tri0 id_25,
    output tri0 id_26
);
  wire id_28;
  module_0 modCall_1 ();
  assign modCall_1.type_7 = 0;
endmodule
