Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec  5 10:38:01 2025
| Host         : 25STC151L02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file morse_with_vga_timing_summary_routed.rpt -pb morse_with_vga_timing_summary_routed.pb -rpx morse_with_vga_timing_summary_routed.rpx -warn_on_violation
| Design       : morse_with_vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    47          
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (57)
5. checking no_input_delay (4)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: mcode/U1/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (57)
-------------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.672        0.000                      0                  265        0.182        0.000                      0                  265        4.020        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.672        0.000                      0                  265        0.182        0.000                      0                  265        4.020        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 1.257ns (29.474%)  route 3.008ns (70.526%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 f  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 r  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 f  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.683     8.676    mcode/db_inst/SR[0]
    SLICE_X60Y20         LUT5 (Prop_lut5_I4_O)        0.124     8.800 r  mcode/db_inst/morse2[0]_i_1/O
                         net (fo=1, routed)           0.610     9.410    mcode/db_inst_n_5
    SLICE_X60Y20         FDRE                                         r  mcode/morse2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    14.848    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/morse2_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)       -0.028    15.082    mcode/morse2_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 mcode/morse5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/digit3_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.058ns (25.909%)  route 3.025ns (74.091%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  mcode/morse5_reg[0]/Q
                         net (fo=6, routed)           1.473     7.074    mcode/morse5_reg_n_0_[0]
    SLICE_X62Y21         LUT5 (Prop_lut5_I0_O)        0.152     7.226 r  mcode/g2_b3__0/O
                         net (fo=1, routed)           0.578     7.804    mcode/U2/genblk1[4].stage_i/decoded[3]
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.326     8.130 r  mcode/g1_b3__0/O
                         net (fo=1, routed)           0.495     8.625    mcode/g1_b3__0_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.749 r  mcode/digit3_reg[3]_srl4_i_1/O
                         net (fo=1, routed)           0.480     9.229    mcode/decoder_output[3]
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.505    14.846    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[3]_srl4/CLK
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    15.046    mcode/digit3_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/FSM_sequential_morse_enable_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.133ns (31.637%)  route 2.448ns (68.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 r  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.733     8.727    mcode/db_inst_n_4
    SLICE_X64Y21         FDRE                                         r  mcode/FSM_sequential_morse_enable_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    14.848    mcode/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  mcode/FSM_sequential_morse_enable_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.549    mcode/FSM_sequential_morse_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/FSM_sequential_morse_enable_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.133ns (31.637%)  route 2.448ns (68.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 r  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.733     8.727    mcode/db_inst_n_4
    SLICE_X64Y21         FDRE                                         r  mcode/FSM_sequential_morse_enable_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    14.848    mcode/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  mcode/FSM_sequential_morse_enable_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.549    mcode/FSM_sequential_morse_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.133ns (31.637%)  route 2.448ns (68.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 r  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.733     8.727    mcode/db_inst_n_4
    SLICE_X64Y21         FDRE                                         r  mcode/morse3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    14.848    mcode/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  mcode/morse3_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.549    mcode/morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 1.133ns (31.637%)  route 2.448ns (68.363%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 r  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.733     8.727    mcode/db_inst_n_4
    SLICE_X64Y21         FDRE                                         r  mcode/morse3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.507    14.848    mcode/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  mcode/morse3_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.549    mcode/morse3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.549    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/FSM_sequential_morse_enable_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.133ns (30.866%)  route 2.538ns (69.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 r  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.822     8.816    mcode/db_inst_n_4
    SLICE_X62Y23         FDRE                                         r  mcode/FSM_sequential_morse_enable_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.845    mcode/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  mcode/FSM_sequential_morse_enable_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.641    mcode/FSM_sequential_morse_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.133ns (30.866%)  route 2.538ns (69.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I0_O)        0.328     7.993 r  mcode/db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.822     8.816    mcode/db_inst_n_4
    SLICE_X62Y23         FDRE                                         r  mcode/morse3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.504    14.845    mcode/clk_IBUF_BUFG
    SLICE_X62Y23         FDRE                                         r  mcode/morse3_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X62Y23         FDRE (Setup_fdre_C_R)       -0.429    14.641    mcode/morse3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 mcode/morse5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/digit3_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.856ns (22.249%)  route 2.991ns (77.751%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  mcode/morse5_reg[1]/Q
                         net (fo=6, routed)           1.120     6.721    mcode/morse5_reg_n_0_[1]
    SLICE_X61Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.845 r  mcode/g2_b1__0/O
                         net (fo=1, routed)           0.580     7.425    mcode/U2/genblk1[4].stage_i/decoded[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.549 r  mcode/digit3_reg[1]_srl4_i_2/O
                         net (fo=1, routed)           0.817     8.367    mcode/digit3_reg[1]_srl4_i_2_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I0_O)        0.152     8.519 r  mcode/digit3_reg[1]_srl4_i_1/O
                         net (fo=1, routed)           0.474     8.993    mcode/decoder_output[1]
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.505    14.846    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[1]_srl4/CLK
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y22         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.260    14.825    mcode/digit3_reg[1]_srl4
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 mcode/btnR_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/digit3_reg[0]_srl4/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 1.159ns (34.545%)  route 2.196ns (65.455%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.624     5.145    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/btnR_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.478     5.623 r  mcode/btnR_prev_reg/Q
                         net (fo=2, routed)           0.841     6.465    mcode/db_inst/btnR_prev
    SLICE_X60Y21         LUT4 (Prop_lut4_I0_O)        0.327     6.792 f  mcode/db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=13, routed)          0.874     7.665    mcode/db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X60Y20         LUT5 (Prop_lut5_I2_O)        0.354     8.019 r  mcode/db_inst/digit3_reg[0]_srl4_i_1/O
                         net (fo=8, routed)           0.481     8.500    mcode/digit0
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[0]_srl4/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.505    14.846    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[0]_srl4/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y22         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.721    14.350    mcode/digit3_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         14.350    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  5.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mcode/morse5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.515%)  route 0.149ns (44.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  mcode/morse5_reg[2]/Q
                         net (fo=6, routed)           0.149     1.758    mcode/morse5_reg_n_0_[2]
    SLICE_X60Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  mcode/led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.803    mcode/led[7]_i_1_n_0
    SLICE_X60Y22         FDRE                                         r  mcode/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.851     1.978    mcode/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  mcode/led_reg[7]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.121     1.621    mcode/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mcode/morse4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.996%)  route 0.129ns (44.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.584     1.467    mcode/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  mcode/morse4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  mcode/morse4_reg[1]/Q
                         net (fo=9, routed)           0.129     1.760    mcode/morse4_reg_n_0_[1]
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.854     1.981    mcode/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[2]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.070     1.573    mcode/morse5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mcode/morse4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.987%)  route 0.140ns (46.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.584     1.467    mcode/clk_IBUF_BUFG
    SLICE_X60Y21         FDRE                                         r  mcode/morse4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  mcode/morse4_reg[0]/Q
                         net (fo=9, routed)           0.140     1.771    mcode/morse4_reg_n_0_[0]
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.854     1.981    mcode/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  mcode/morse5_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.066     1.569    mcode/morse5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mcode/db_inst/count_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/db_inst/clean_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.484%)  route 0.127ns (40.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.587     1.470    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  mcode/db_inst/count_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  mcode/db_inst/count_reg[0][20]/Q
                         net (fo=2, routed)           0.127     1.738    mcode/db_inst/count_reg[0]_0[20]
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.783 r  mcode/db_inst/clean[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    mcode/db_inst/clean[0]_i_1_n_0
    SLICE_X58Y17         FDRE                                         r  mcode/db_inst/clean_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.856     1.983    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X58Y17         FDRE                                         r  mcode/db_inst/clean_reg[0]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X58Y17         FDRE (Hold_fdre_C_D)         0.091     1.576    mcode/db_inst/clean_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mcode/db_inst/sync_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/db_inst/sync_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.443    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  mcode/db_inst/sync_0_reg[1]/Q
                         net (fo=1, routed)           0.110     1.717    mcode/db_inst/sync_0[1]
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_1_reg[1]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X56Y19         FDRE (Hold_fdre_C_D)         0.063     1.506    mcode/db_inst/sync_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mcode/db_inst/clean_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.978%)  route 0.186ns (50.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.587     1.470    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  mcode/db_inst/clean_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  mcode/db_inst/clean_reg[2]/Q
                         net (fo=7, routed)           0.186     1.797    mcode/db_inst/btnD_db
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.842 r  mcode/db_inst/morse1_i_1/O
                         net (fo=1, routed)           0.000     1.842    mcode/db_inst_n_10
    SLICE_X60Y20         FDRE                                         r  mcode/morse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.853     1.980    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/morse1_reg/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121     1.623    mcode/morse1_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mcode/db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/btnL_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.540%)  route 0.169ns (54.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.584     1.467    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  mcode/db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  mcode/db_inst/clean_reg[1]/Q
                         net (fo=9, routed)           0.169     1.777    mcode/btnL_db
    SLICE_X59Y20         FDRE                                         r  mcode/btnL_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.853     1.980    mcode/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  mcode/btnL_prev_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.075     1.557    mcode/btnL_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 mcode/morse2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.510%)  route 0.148ns (41.490%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/morse2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mcode/morse2_reg[0]/Q
                         net (fo=6, routed)           0.148     1.780    mcode/morse2_reg_n_0_[0]
    SLICE_X62Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.825 r  mcode/led[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    mcode/led[4]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  mcode/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.855     1.982    mcode/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  mcode/led_reg[4]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y20         FDRE (Hold_fdre_C_D)         0.092     1.596    mcode/led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mcode/db_inst/count_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/db_inst/clean_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.050%)  route 0.158ns (45.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.582     1.465    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X58Y23         FDRE                                         r  mcode/db_inst/count_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mcode/db_inst/count_reg[1][20]/Q
                         net (fo=2, routed)           0.158     1.764    mcode/db_inst/count_reg[1]_1[20]
    SLICE_X59Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  mcode/db_inst/clean[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    mcode/db_inst/clean[1]_i_1_n_0
    SLICE_X59Y21         FDRE                                         r  mcode/db_inst/clean_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.852     1.979    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  mcode/db_inst/clean_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.091     1.572    mcode/db_inst/clean_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mcode/morse2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mcode/morse3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.906%)  route 0.186ns (47.094%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X60Y20         FDRE                                         r  mcode/morse2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mcode/morse2_reg[0]/Q
                         net (fo=6, routed)           0.186     1.818    mcode/db_inst/morse2_reg[0]_1
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  mcode/db_inst/morse3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    mcode/db_inst_n_8
    SLICE_X64Y21         FDRE                                         r  mcode/morse3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.854     1.981    mcode/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  mcode/morse3_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121     1.624    mcode/morse3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y23   mcode/FSM_sequential_morse_enable_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y21   mcode/FSM_sequential_morse_enable_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y21   mcode/FSM_sequential_morse_enable_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y20   mcode/btnD_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y20   mcode/btnL_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y20   mcode/btnR_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y20   mcode/btnU_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y22   mcode/led_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y27   mcode/led_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y22   mcode/digit3_reg[4]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 4.482ns (41.136%)  route 6.414ns (58.864%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.966     7.366    vgaBlue_OBUF[2]
    D17                  OBUF (Prop_obuf_I_O)         3.530    10.897 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.897    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 4.471ns (42.433%)  route 6.066ns (57.567%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.618     7.018    vgaBlue_OBUF[2]
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.537 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.537    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.401ns  (logic 4.476ns (43.033%)  route 5.925ns (56.967%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.477     6.877    vgaBlue_OBUF[2]
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.401 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.401    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.222ns  (logic 4.457ns (43.608%)  route 5.764ns (56.392%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.316     6.716    vgaBlue_OBUF[2]
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.222 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.222    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 4.481ns (44.392%)  route 5.613ns (55.608%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.165     6.565    vgaBlue_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.094 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.094    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.937ns  (logic 4.476ns (45.044%)  route 5.461ns (54.956%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.013     6.413    vgaBlue_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     9.937 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.937    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.785ns  (logic 4.477ns (45.749%)  route 5.309ns (54.251%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.860     6.261    vgaBlue_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.525     9.785 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.785    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 4.454ns (45.619%)  route 5.310ns (54.381%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.862     6.262    vgaBlue_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502     9.765 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.765    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.638ns  (logic 4.471ns (46.389%)  route 5.167ns (53.611%))
  Logic Levels:           6  (FDRE=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  sync/y_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sync/y_reg[2]/Q
                         net (fo=9, routed)           1.368     1.824    sync/vy[2]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.124     1.948 r  sync/vgaRed_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           0.452     2.400    sync/vgaRed_OBUF[3]_inst_i_31_n_0
    SLICE_X2Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.524 r  sync/vgaRed_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.831     3.355    sync/vgaRed_OBUF[3]_inst_i_18_n_0
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.124     3.479 r  sync/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.797     4.276    sync/vgaRed_OBUF[3]_inst_i_7_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           1.719     6.119    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     9.638 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.638    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.440ns  (logic 4.820ns (51.062%)  route 4.620ns (48.938%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT6=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE                         0.000     0.000 r  mcode/digit_select_reg[0]/C
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mcode/digit_select_reg[0]/Q
                         net (fo=14, routed)          1.147     1.603    mcode/digit_select[0]
    SLICE_X64Y22         SRL16E (Prop_srl16e_A0_Q)    0.152     1.755 r  mcode/digit3_reg[5]_srl4/Q
                         net (fo=7, routed)           0.944     2.699    mcode/digit3_reg[5]_srl4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.348     3.047 r  mcode/g0_b5/O
                         net (fo=1, routed)           0.667     3.714    mcode/g0_b5_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.152     3.866 r  mcode/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862     5.728    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712     9.440 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.440    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/hcount_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  sync/hcount_reg[9]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync/hcount_reg[9]/Q
                         net (fo=8, routed)           0.093     0.234    sync/hcount_reg_n_0_[9]
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.279 r  sync/hcount[10]_i_1/O
                         net (fo=1, routed)           0.000     0.279    sync/hcount[10]
    SLICE_X0Y34          FDRE                                         r  sync/hcount_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/y_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.690%)  route 0.131ns (41.310%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  sync/vcount_reg[5]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync/vcount_reg[5]/Q
                         net (fo=10, routed)          0.131     0.272    sync/vcount_reg_n_0_[5]
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.045     0.317 r  sync/y[5]_i_1/O
                         net (fo=1, routed)           0.000     0.317    sync/y[5]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  sync/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/hcount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  sync/hcount_reg[2]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync/hcount_reg[2]/Q
                         net (fo=6, routed)           0.132     0.273    sync/hcount_reg_n_0_[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  sync/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    sync/hcount[4]
    SLICE_X2Y34          FDRE                                         r  sync/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/y_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.505%)  route 0.132ns (41.495%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  sync/vcount_reg[5]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync/vcount_reg[5]/Q
                         net (fo=10, routed)          0.132     0.273    sync/vcount_reg_n_0_[5]
    SLICE_X5Y33          LUT5 (Prop_lut5_I3_O)        0.045     0.318 r  sync/y[7]_i_1/O
                         net (fo=1, routed)           0.000     0.318    sync/y[7]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  sync/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/y_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.077%)  route 0.131ns (40.923%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  sync/vcount_reg[5]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync/vcount_reg[5]/Q
                         net (fo=10, routed)          0.131     0.272    sync/vcount_reg_n_0_[5]
    SLICE_X5Y33          LUT5 (Prop_lut5_I2_O)        0.048     0.320 r  sync/y[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    sync/y[6]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  sync/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/y_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.190ns (59.021%)  route 0.132ns (40.979%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  sync/vcount_reg[5]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync/vcount_reg[5]/Q
                         net (fo=10, routed)          0.132     0.273    sync/vcount_reg_n_0_[5]
    SLICE_X5Y33          LUT5 (Prop_lut5_I3_O)        0.049     0.322 r  sync/y[8]_i_1/O
                         net (fo=1, routed)           0.000     0.322    sync/y[8]_i_1_n_0
    SLICE_X5Y33          FDRE                                         r  sync/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/hcount_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/x_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  sync/hcount_reg[6]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync/hcount_reg[6]/Q
                         net (fo=7, routed)           0.143     0.284    sync/hcount_reg_n_0_[6]
    SLICE_X0Y34          LUT2 (Prop_lut2_I1_O)        0.049     0.333 r  sync/x[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    sync/x[6]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  sync/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.197%)  route 0.151ns (44.803%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  sync/hcount_reg[10]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync/hcount_reg[10]/Q
                         net (fo=8, routed)           0.151     0.292    sync/hcount_reg_n_0_[10]
    SLICE_X3Y34          LUT5 (Prop_lut5_I0_O)        0.045     0.337 r  sync/x[8]_i_1/O
                         net (fo=1, routed)           0.000     0.337    sync/x[8]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  sync/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/hcount_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/x_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.710%)  route 0.154ns (45.290%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE                         0.000     0.000 r  sync/hcount_reg[10]/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sync/hcount_reg[10]/Q
                         net (fo=8, routed)           0.154     0.295    sync/hcount_reg_n_0_[10]
    SLICE_X3Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.340 r  sync/x[9]_i_1/O
                         net (fo=1, routed)           0.000     0.340    sync/x[9]_i_1_n_0
    SLICE_X3Y34          FDRE                                         r  sync/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync/vcount_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.227ns (65.195%)  route 0.121ns (34.805%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE                         0.000     0.000 r  sync/vcount_reg[3]/C
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sync/vcount_reg[3]/Q
                         net (fo=6, routed)           0.121     0.249    sync/vcount_reg_n_0_[3]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.099     0.348 r  sync/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.348    sync/vcount[4]_i_1_n_0
    SLICE_X4Y32          FDRE                                         r  sync/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcode/digit3_reg[5]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.318ns  (logic 5.844ns (62.724%)  route 3.473ns (37.276%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[5]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     6.774 r  mcode/digit3_reg[5]_srl4/Q
                         net (fo=7, routed)           0.944     7.718    mcode/digit3_reg[5]_srl4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.348     8.066 r  mcode/g0_b5/O
                         net (fo=1, routed)           0.667     8.733    mcode/g0_b5_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.152     8.885 r  mcode/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.748    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.712    14.460 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.460    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[5]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.615ns (60.762%)  route 3.626ns (39.238%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[5]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632     6.774 r  mcode/digit3_reg[5]_srl4/Q
                         net (fo=7, routed)           0.939     7.713    mcode/digit3_reg[5]_srl4_n_0
    SLICE_X65Y23         LUT6 (Prop_lut6_I5_O)        0.348     8.061 r  mcode/g0_b0/O
                         net (fo=1, routed)           1.015     9.076    mcode/g0_b0_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.200 r  mcode/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672    10.872    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.383 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.383    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 5.635ns (61.816%)  route 3.481ns (38.184%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.770 r  mcode/digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           1.161     7.931    mcode/digit3_reg[0]_srl4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.055 r  mcode/g0_b1/O
                         net (fo=1, routed)           0.656     8.711    mcode/g0_b1_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.152     8.863 r  mcode/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.527    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    14.258 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.258    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.020ns  (logic 5.600ns (62.092%)  route 3.419ns (37.908%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.759 r  mcode/digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           0.691     7.450    mcode/digit3_reg[4]_srl4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.778 r  mcode/g0_b6/O
                         net (fo=1, routed)           0.808     8.586    mcode/g0_b6_n_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.124     8.710 r  mcode/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.920    10.630    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.162 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.162    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 5.589ns (62.273%)  route 3.386ns (37.727%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.759 r  mcode/digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           1.052     7.812    mcode/digit3_reg[4]_srl4_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.328     8.140 r  mcode/g0_b4/O
                         net (fo=1, routed)           0.620     8.760    mcode/g0_b4_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I2_O)        0.124     8.884 r  mcode/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.713    10.597    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.117 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.117    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.911ns  (logic 5.833ns (65.455%)  route 3.078ns (34.545%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     6.759 r  mcode/digit3_reg[4]_srl4/Q
                         net (fo=7, routed)           0.689     7.448    mcode/digit3_reg[4]_srl4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I4_O)        0.328     7.776 r  mcode/g0_b3/O
                         net (fo=1, routed)           0.725     8.502    mcode/g0_b3_n_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.150     8.652 r  mcode/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664    10.316    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    14.053 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.053    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 5.395ns (61.169%)  route 3.425ns (38.831%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.612     6.754 r  mcode/digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.938     7.692    mcode/digit3_reg[3]_srl4_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.124     7.816 r  mcode/g0_b2/O
                         net (fo=1, routed)           0.815     8.631    mcode/g0_b2_n_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.124     8.755 r  mcode/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672    10.427    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.962 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.962    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.198ns  (logic 4.048ns (49.374%)  route 4.150ns (50.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.620     5.141    mcode/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  mcode/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  mcode/led_reg[1]/Q
                         net (fo=1, routed)           4.150     9.810    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.339 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.339    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.077ns  (logic 3.961ns (49.040%)  route 4.116ns (50.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.621     5.142    mcode/clk_IBUF_BUFG
    SLICE_X62Y22         FDRE                                         r  mcode/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  mcode/led_reg[0]/Q
                         net (fo=1, routed)           4.116     9.714    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.219 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.219    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.968ns  (logic 4.019ns (50.437%)  route 3.949ns (49.563%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.620     5.141    mcode/clk_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  mcode/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  mcode/led_reg[7]/Q
                         net (fo=1, routed)           3.949     9.608    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.109 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.109    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcode/led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.390ns (73.663%)  route 0.497ns (26.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  mcode/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  mcode/led_reg[10]/Q
                         net (fo=1, routed)           0.497     2.129    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.356 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.356    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.946ns  (logic 1.391ns (71.499%)  route 0.555ns (28.501%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.582     1.465    mcode/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  mcode/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  mcode/led_reg[9]/Q
                         net (fo=1, routed)           0.555     2.148    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.263     3.411 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.411    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.360ns (61.912%)  route 0.837ns (38.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.583     1.466    mcode/clk_IBUF_BUFG
    SLICE_X65Y26         FDRE                                         r  mcode/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mcode/led_reg[12]/Q
                         net (fo=1, routed)           0.837     2.444    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.663 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.663    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.266ns  (logic 1.349ns (59.550%)  route 0.917ns (40.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.582     1.465    mcode/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  mcode/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mcode/led_reg[13]/Q
                         net (fo=1, routed)           0.917     2.523    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.731 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.731    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.813ns (78.605%)  route 0.493ns (21.395%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.956 r  mcode/digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.166     2.122    mcode/digit3_reg[6]_srl4_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.113     2.235 r  mcode/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.563    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.774 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.774    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.822ns (77.676%)  route 0.524ns (22.324%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.956 r  mcode/digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.167     2.123    mcode/digit3_reg[6]_srl4_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.113     2.236 r  mcode/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.356     2.593    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.814 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.814    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.896ns (79.094%)  route 0.501ns (20.906%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.956 r  mcode/digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.166     2.122    mcode/digit3_reg[6]_srl4_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.116     2.238 r  mcode/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.573    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     3.865 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.865    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.837ns (76.465%)  route 0.565ns (23.535%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.956 r  mcode/digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.238     2.194    mcode/digit3_reg[6]_srl4_n_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.113     2.307 r  mcode/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.635    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.871 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.871    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.878ns (76.075%)  route 0.590ns (23.925%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.956 r  mcode/digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.167     2.123    mcode/digit3_reg[6]_srl4_n_0
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.117     2.240 r  mcode/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.664    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.273     3.936 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.936    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mcode/digit3_reg[6]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.896ns (76.791%)  route 0.573ns (23.209%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.585     1.468    mcode/clk_IBUF_BUFG
    SLICE_X64Y22         SRL16E                                       r  mcode/digit3_reg[6]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     1.956 r  mcode/digit3_reg[6]_srl4/Q
                         net (fo=7, routed)           0.238     2.194    mcode/digit3_reg[6]_srl4_n_0
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.110     2.304 r  mcode/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.639    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.298     3.938 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.938    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 1.454ns (34.830%)  route 2.720ns (65.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.720     4.174    mcode/db_inst/sync_0_reg[3]_0[3]
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.108ns  (logic 1.451ns (35.325%)  route 2.657ns (64.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.657     4.108    mcode/db_inst/sync_0_reg[3]_0[0]
    SLICE_X58Y15         FDRE                                         r  mcode/db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.512     4.853    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  mcode/db_inst/sync_0_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.021ns  (logic 1.451ns (36.093%)  route 2.570ns (63.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.570     4.021    mcode/db_inst/sync_0_reg[3]_0[1]
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.862ns  (logic 1.452ns (37.606%)  route 2.410ns (62.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.410     3.862    mcode/db_inst/sync_0_reg[3]_0[2]
    SLICE_X56Y14         FDRE                                         r  mcode/db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.448     4.789    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  mcode/db_inst/sync_0_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.344ns  (logic 0.221ns (16.406%)  route 1.124ns (83.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.124     1.344    mcode/db_inst/sync_0_reg[3]_0[2]
    SLICE_X56Y14         FDRE                                         r  mcode/db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y14         FDRE                                         r  mcode/db_inst/sync_0_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.401ns  (logic 0.219ns (15.659%)  route 1.182ns (84.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.182     1.401    mcode/db_inst/sync_0_reg[3]_0[1]
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.222ns (15.176%)  route 1.240ns (84.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.240     1.462    mcode/db_inst/sync_0_reg[3]_0[3]
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mcode/db_inst/sync_0_reg[3]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            mcode/db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.219ns (14.774%)  route 1.265ns (85.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.265     1.484    mcode/db_inst/sync_0_reg[3]_0[0]
    SLICE_X58Y15         FDRE                                         r  mcode/db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.858     1.985    mcode/db_inst/clk_IBUF_BUFG
    SLICE_X58Y15         FDRE                                         r  mcode/db_inst/sync_0_reg[0]/C





