// Seed: 3161619597
module module_0 (
    input id_0,
    input supply0 id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input id_8,
    input id_9,
    input logic id_10,
    input id_11,
    input id_12,
    output supply1 id_13,
    output id_14,
    input id_15,
    output id_16,
    input id_17
    , id_19,
    input logic id_18
);
  type_28(
      id_18, id_7, id_7
  );
  always @(posedge 1'b0) if (1) id_14[1'b0] <= id_11 == 1 / 1'b0;
  assign id_13[1] = id_1[1 : 1'h0];
endmodule
