#[doc = "Register `PDDR` reader"]
pub type R = crate::R<PddrSpec>;
#[doc = "Register `PDDR` writer"]
pub type W = crate::W<PddrSpec>;
#[doc = "Port data direction\n\nValue on reset: 0"]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
#[repr(u32)]
pub enum Pdd {
    #[doc = "0: Pin is configured as general purpose input, if configured for the GPIO function"]
    _0 = 0,
    #[doc = "1: Pin is configured for general purpose output, if configured for the GPIO function"]
    _1 = 1,
}
impl From<Pdd> for u32 {
    #[inline(always)]
    fn from(variant: Pdd) -> Self {
        variant as _
    }
}
impl crate::FieldSpec for Pdd {
    type Ux = u32;
}
impl crate::IsEnum for Pdd {}
#[doc = "Field `PDD` reader - Port data direction"]
pub type PddR = crate::FieldReader<Pdd>;
impl PddR {
    #[doc = "Get enumerated values variant"]
    #[inline(always)]
    pub const fn variant(&self) -> Option<Pdd> {
        match self.bits {
            0 => Some(Pdd::_0),
            1 => Some(Pdd::_1),
            _ => None,
        }
    }
    #[doc = "Pin is configured as general purpose input, if configured for the GPIO function"]
    #[inline(always)]
    pub fn is_0(&self) -> bool {
        *self == Pdd::_0
    }
    #[doc = "Pin is configured for general purpose output, if configured for the GPIO function"]
    #[inline(always)]
    pub fn is_1(&self) -> bool {
        *self == Pdd::_1
    }
}
#[doc = "Field `PDD` writer - Port data direction"]
pub type PddW<'a, REG> = crate::FieldWriter<'a, REG, 32, Pdd>;
impl<'a, REG> PddW<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
    REG::Ux: From<u32>,
{
    #[doc = "Pin is configured as general purpose input, if configured for the GPIO function"]
    #[inline(always)]
    pub fn _0(self) -> &'a mut crate::W<REG> {
        self.variant(Pdd::_0)
    }
    #[doc = "Pin is configured for general purpose output, if configured for the GPIO function"]
    #[inline(always)]
    pub fn _1(self) -> &'a mut crate::W<REG> {
        self.variant(Pdd::_1)
    }
}
impl R {
    #[doc = "Bits 0:31 - Port data direction"]
    #[inline(always)]
    pub fn pdd(&self) -> PddR {
        PddR::new(self.bits)
    }
}
impl W {
    #[doc = "Bits 0:31 - Port data direction"]
    #[inline(always)]
    pub fn pdd(&mut self) -> PddW<'_, PddrSpec> {
        PddW::new(self, 0)
    }
}
#[doc = "Port Data Direction Register\n\nYou can [`read`](crate::Reg::read) this register and get [`pddr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pddr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct PddrSpec;
impl crate::RegisterSpec for PddrSpec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pddr::R`](R) reader structure"]
impl crate::Readable for PddrSpec {}
#[doc = "`write(|w| ..)` method takes [`pddr::W`](W) writer structure"]
impl crate::Writable for PddrSpec {
    type Safety = crate::Unsafe;
}
#[doc = "`reset()` method sets PDDR to value 0"]
impl crate::Resettable for PddrSpec {}
