// Seed: 2025091436
module module_0 (
    output logic id_0,
    output id_1,
    output id_2,
    input id_3
);
  logic id_4;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  logic id_5;
  assign id_0 = 1;
  logic id_6;
  assign id_6 = 1;
  logic id_7;
endmodule
