<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2021.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="56" Path="/group/xir_rfapps01/Users/vve/RF_TRD/216/work_scripts/scripts/.Xil/Vivado-265236-xirengwts05/PrjAr/_X_/rfip_ex.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="ba54387b37d24825985fcf6ec0af9a30"/>
    <Option Name="Part" Val="xczu48dr-fsvg1517-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2021.2"/>
    <Option Name="SimulatorVersionModelSim" Val="2020.4"/>
    <Option Name="SimulatorVersionQuesta" Val="2020.4"/>
    <Option Name="SimulatorVersionXcelium" Val="20.09.006"/>
    <Option Name="SimulatorVersionVCS" Val="R-2020.12"/>
    <Option Name="SimulatorVersionRiviera" Val="2020.10"/>
    <Option Name="SimulatorVersionActiveHdl" Val="12.0"/>
    <Option Name="SimulatorGccVersionXsim" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="5.3.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="5.3.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="6.3"/>
    <Option Name="SimulatorGccVersionVCS" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="6.2.0"/>
    <Option Name="BoardPart" Val="xilinx.com:zcu208:part0:2.0"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/rfip_ex.board"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/rfip_ex.ipdefs/ip_repo"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="UseIPStaticLibs" Val="0"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zcu208"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="1"/>
    <Option Name="WTModelSimExportSim" Val="1"/>
    <Option Name="WTQuestaExportSim" Val="1"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="1"/>
    <Option Name="WTRivieraExportSim" Val="1"/>
    <Option Name="WTActivehdlExportSim" Val="1"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_xpm_mem_ds.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_xpm_mem_ds.sv"/>
          <Attr Name="ImportTime" Val="1634906437"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_exdes_rfadc_ctrl_rfa.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_exdes_rfadc_ctrl_rfa.sv"/>
          <Attr Name="ImportTime" Val="1634906438"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_rfadc_data_bram_capture.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_rfadc_data_bram_capture.v"/>
          <Attr Name="ImportTime" Val="1634906437"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_xpm_mem_dg.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_xpm_mem_dg.sv"/>
          <Attr Name="ImportTime" Val="1634906437"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_exdes_rfdac_ctrl_rfa.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_exdes_rfdac_ctrl_rfa.sv"/>
          <Attr Name="ImportTime" Val="1634906438"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_rfdac_data_bram_stim.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_rfdac_data_bram_stim.v"/>
          <Attr Name="ImportTime" Val="1634906436"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_tddrtsctrl_S_AXI.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_tddrtsctrl_S_AXI.v"/>
          <Attr Name="ImportTime" Val="1634906437"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_tddrtsctrl_count.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_tddrtsctrl_count.v"/>
          <Attr Name="ImportTime" Val="1634906437"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_tddrtsctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/exdes_tddrtsctrl.v"/>
          <Attr Name="ImportTime" Val="1634906437"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/scripts/mts/bufgmux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../mts/bufgmux.v"/>
          <Attr Name="ImportTime" Val="1560432752"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/rfdc_ex/rfdc_ex.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/sources_1/bd/rfdc_ex/rfdc_ex.bd"/>
          <Attr Name="ImportTime" Val="1634911639"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_smartconnect_0_0/rfdc_ex_smartconnect_0_0.xci">
          <Proxy FileSetName="rfdc_ex_smartconnect_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_adc_sink_i_0/rfdc_ex_adc_sink_i_0.xci">
          <Proxy FileSetName="rfdc_ex_adc_sink_i_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_dac_source_i_0/rfdc_ex_dac_source_i_0.xci">
          <Proxy FileSetName="rfdc_ex_dac_source_i_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_tdd_module_i_0/rfdc_ex_tdd_module_i_0.xci">
          <Proxy FileSetName="rfdc_ex_tdd_module_i_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_rfip_0/rfdc_ex_rfip_0.xci">
          <Proxy FileSetName="rfdc_ex_rfip_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch0_0/rfdc_ex_cdc_gpio_dac_ch0_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch1_0/rfdc_ex_cdc_gpio_dac_ch1_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch2_0/rfdc_ex_cdc_gpio_dac_ch2_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch3_0/rfdc_ex_cdc_gpio_dac_ch3_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch4_0/rfdc_ex_cdc_gpio_dac_ch4_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch5_0/rfdc_ex_cdc_gpio_dac_ch5_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch6_0/rfdc_ex_cdc_gpio_dac_ch6_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch7_0/rfdc_ex_cdc_gpio_dac_ch7_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch8_0/rfdc_ex_cdc_gpio_dac_ch8_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch8_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch9_0/rfdc_ex_cdc_gpio_dac_ch9_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch9_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch10_0/rfdc_ex_cdc_gpio_dac_ch10_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch10_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch11_0/rfdc_ex_cdc_gpio_dac_ch11_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch11_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch12_0/rfdc_ex_cdc_gpio_dac_ch12_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch12_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch13_0/rfdc_ex_cdc_gpio_dac_ch13_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch13_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch14_0/rfdc_ex_cdc_gpio_dac_ch14_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch14_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_gpio_dac_ch15_0/rfdc_ex_cdc_gpio_dac_ch15_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_gpio_dac_ch15_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_dac0_0/rfdc_ex_clk_wiz_dac0_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_dac0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_dac1_0/rfdc_ex_clk_wiz_dac1_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_dac1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_dac2_0/rfdc_ex_clk_wiz_dac2_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_dac2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_dac3_0/rfdc_ex_clk_wiz_dac3_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_dac3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_adc0_0/rfdc_ex_clk_wiz_adc0_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_adc0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_adc1_0/rfdc_ex_clk_wiz_adc1_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_adc1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_adc2_0/rfdc_ex_clk_wiz_adc2_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_adc2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_clk_wiz_adc3_0/rfdc_ex_clk_wiz_adc3_0.xci">
          <Proxy FileSetName="rfdc_ex_clk_wiz_adc3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_bufgmux_adc0_0/rfdc_ex_bufgmux_adc0_0.xci">
          <Proxy FileSetName="rfdc_ex_bufgmux_adc0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_bufgmux_adc1_0/rfdc_ex_bufgmux_adc1_0.xci">
          <Proxy FileSetName="rfdc_ex_bufgmux_adc1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_bufgmux_adc2_0/rfdc_ex_bufgmux_adc2_0.xci">
          <Proxy FileSetName="rfdc_ex_bufgmux_adc2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_bufgmux_adc3_0/rfdc_ex_bufgmux_adc3_0.xci">
          <Proxy FileSetName="rfdc_ex_bufgmux_adc3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_bufg_adc_fb_0/rfdc_ex_bufg_adc_fb_0.xci">
          <Proxy FileSetName="rfdc_ex_bufg_adc_fb_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_adc_mts_clk4_0/rfdc_ex_cdc_adc_mts_clk4_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_adc_mts_clk4_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_adc_mts_clk5_0/rfdc_ex_cdc_adc_mts_clk5_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_adc_mts_clk5_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_adc_mts_clk6_0/rfdc_ex_cdc_adc_mts_clk6_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_adc_mts_clk6_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_cdc_adc_mts_clk7_0/rfdc_ex_cdc_adc_mts_clk7_0.xci">
          <Proxy FileSetName="rfdc_ex_cdc_adc_mts_clk7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_jtag_axi_0_0/rfdc_ex_jtag_axi_0_0.xci">
          <Proxy FileSetName="rfdc_ex_jtag_axi_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_zynq_ps_0/rfdc_ex_zynq_ps_0.xci">
          <Proxy FileSetName="rfdc_ex_zynq_ps_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_PS_AXI_interconnect_0_0/rfdc_ex_PS_AXI_interconnect_0_0.xci">
          <Proxy FileSetName="rfdc_ex_PS_AXI_interconnect_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_rst_s_axi_aclk_57M_0/rfdc_ex_rst_s_axi_aclk_57M_0.xci">
          <Proxy FileSetName="rfdc_ex_rst_s_axi_aclk_57M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axi_gpio_spi_mux_0/rfdc_ex_axi_gpio_spi_mux_0.xci">
          <Proxy FileSetName="rfdc_ex_axi_gpio_spi_mux_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axi_gpio_dac_0/rfdc_ex_axi_gpio_dac_0.xci">
          <Proxy FileSetName="rfdc_ex_axi_gpio_dac_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axi_gpio_adc_0/rfdc_ex_axi_gpio_adc_0.xci">
          <Proxy FileSetName="rfdc_ex_axi_gpio_adc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axi_gpio_mts_0/rfdc_ex_axi_gpio_mts_0.xci">
          <Proxy FileSetName="rfdc_ex_axi_gpio_mts_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axi_dma_0_0/rfdc_ex_axi_dma_0_0.xci">
          <Proxy FileSetName="rfdc_ex_axi_dma_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_inter_dac_stg1_0/rfdc_ex_axis_inter_dac_stg1_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_inter_dac_stg1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_ddr4_0_0/rfdc_ex_ddr4_0_0.xci">
          <Proxy FileSetName="rfdc_ex_ddr4_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_broadcast_interconnect_0/rfdc_ex_broadcast_interconnect_0.xci">
          <Proxy FileSetName="rfdc_ex_broadcast_interconnect_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile0_0/rfdc_ex_axis_CC_tile0_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile1_0/rfdc_ex_axis_CC_tile1_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile2_0/rfdc_ex_axis_CC_tile2_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile3_0/rfdc_ex_axis_CC_tile3_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0/rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0/rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0/rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0/rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_inter_dac_stg2_0_0/rfdc_ex_axis_inter_dac_stg2_0_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_inter_dac_stg2_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_inter_dac_stg2_1_0/rfdc_ex_axis_inter_dac_stg2_1_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_inter_dac_stg2_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_inter_dac_stg2_2_0/rfdc_ex_axis_inter_dac_stg2_2_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_inter_dac_stg2_2_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_inter_dac_stg2_3_0/rfdc_ex_axis_inter_dac_stg2_3_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_inter_dac_stg2_3_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_and_axi_switch_aresetn_0/rfdc_ex_and_axi_switch_aresetn_0.xci">
          <Proxy FileSetName="rfdc_ex_and_axi_switch_aresetn_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_xpm_cdc_gpioadc_0/rfdc_ex_xpm_cdc_gpioadc_0.xci">
          <Proxy FileSetName="rfdc_ex_xpm_cdc_gpioadc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_ddr4_adc_0/rfdc_ex_ddr4_adc_0.xci">
          <Proxy FileSetName="rfdc_ex_ddr4_adc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_tlast_gen_v1_0_0_0/rfdc_ex_tlast_gen_v1_0_0_0.xci">
          <Proxy FileSetName="rfdc_ex_tlast_gen_v1_0_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axi_dma_0_1/rfdc_ex_axi_dma_0_1.xci">
          <Proxy FileSetName="rfdc_ex_axi_dma_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_smartconnect_0_1/rfdc_ex_smartconnect_0_1.xci">
          <Proxy FileSetName="rfdc_ex_smartconnect_0_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_xbar_0/rfdc_ex_xbar_0.xci">
          <Proxy FileSetName="rfdc_ex_xbar_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s00_regslice_0/rfdc_ex_s00_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s00_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_0/rfdc_ex_auto_cc_0.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s01_regslice_0/rfdc_ex_s01_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s01_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_1/rfdc_ex_auto_cc_1.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s02_regslice_0/rfdc_ex_s02_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s02_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_2/rfdc_ex_auto_cc_2.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s03_regslice_0/rfdc_ex_s03_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s03_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_3/rfdc_ex_auto_cc_3.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s04_regslice_0/rfdc_ex_s04_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s04_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_4/rfdc_ex_auto_cc_4.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s05_regslice_0/rfdc_ex_s05_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s05_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_5/rfdc_ex_auto_cc_5.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_5"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s06_regslice_0/rfdc_ex_s06_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s06_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_6/rfdc_ex_auto_cc_6.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_6"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_s07_regslice_0/rfdc_ex_s07_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_s07_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_cc_7/rfdc_ex_auto_cc_7.xci">
          <Proxy FileSetName="rfdc_ex_auto_cc_7"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_m00_data_fifo_0/rfdc_ex_m00_data_fifo_0.xci">
          <Proxy FileSetName="rfdc_ex_m00_data_fifo_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_m00_regslice_0/rfdc_ex_m00_regslice_0.xci">
          <Proxy FileSetName="rfdc_ex_m00_regslice_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_auto_us_0/rfdc_ex_auto_us_0.xci">
          <Proxy FileSetName="rfdc_ex_auto_us_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s01_0/rfdc_ex_axis_comb_s01_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s01_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s23_0/rfdc_ex_axis_comb_s23_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s23_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s45_0/rfdc_ex_axis_comb_s45_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s45_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s67_0/rfdc_ex_axis_comb_s67_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s67_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s89_0/rfdc_ex_axis_comb_s89_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s89_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s1011_0/rfdc_ex_axis_comb_s1011_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s1011_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s1213_0/rfdc_ex_axis_comb_s1213_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s1213_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="rfdc_ex.bd" FileRelPathName="ip/rfdc_ex_axis_comb_s1415_0/rfdc_ex_axis_comb_s1415_0.xci">
          <Proxy FileSetName="rfdc_ex_axis_comb_s1415_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/work_scripts/scripts/trd_208/rfip_example_design.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../trd_208/rfip_example_design.v"/>
          <Attr Name="ImportTime" Val="1590411150"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="rfip_example_design"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/work_scripts/HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_example_design.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_example_design.xdc"/>
          <Attr Name="ImportTime" Val="1634906438"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/work_scripts/scripts/trd_208/timing.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../trd_208/timing.xdc"/>
          <Attr Name="ImportTime" Val="1634492375"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/work_scripts/scripts/trd_208/mts.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../trd_208/mts.xdc"/>
          <Attr Name="ImportTime" Val="1633500585"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/work_scripts/scripts/trd_208/spi.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../trd_208/spi.xdc"/>
          <Attr Name="ImportTime" Val="1604676058"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/work_scripts/scripts/trd_208/dac_ddr.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../trd_208/dac_ddr.xdc"/>
          <Attr Name="ImportTime" Val="1604676058"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/work_scripts/scripts/trd_208/adc_ddr.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../trd_208/adc_ddr.xdc"/>
          <Attr Name="ImportTime" Val="1604676058"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_axi4l_decode.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_axi4l_decode.v"/>
          <Attr Name="ImportTime" Val="1634906440"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_axi_transaction_decode_hsams.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_axi_transaction_decode_hsams.v"/>
          <Attr Name="ImportTime" Val="1634906440"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_clk_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_clk_gen.v"/>
          <Attr Name="ImportTime" Val="1634906440"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_hsadc_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_hsadc_ctrl.v"/>
          <Attr Name="ImportTime" Val="1634906442"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_hsdac_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_hsdac_ctrl.v"/>
          <Attr Name="ImportTime" Val="1634906443"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfadc_drp_decode.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfadc_drp_decode.v"/>
          <Attr Name="ImportTime" Val="1634906441"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_data_source.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_data_source.v"/>
          <Attr Name="ImportTime" Val="1634906443"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_drp_decode.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_drp_decode.v"/>
          <Attr Name="ImportTime" Val="1634906441"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_sine_wave_lut.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_sine_wave_lut.v"/>
          <Attr Name="ImportTime" Val="1634906446"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_tile_source.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_tile_source.v"/>
          <Attr Name="ImportTime" Val="1634906444"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/rfip_demo_tb_rfadc_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_demo_tb_rfadc_ctrl.v"/>
          <Attr Name="ImportTime" Val="1634906445"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/rfip_demo_tb_rfdac_ctrl.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/rfip_demo_tb_rfdac_ctrl.v"/>
          <Attr Name="ImportTime" Val="1634906445"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_utils_pkg.svh">
        <FileInfo SFType="SVerilog">
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_utils_pkg.svh"/>
          <Attr Name="ImportTime" Val="1634906439"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_axi4l_nano_seq.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_axi4l_nano_seq.sv"/>
          <Attr Name="ImportTime" Val="1634906440"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_fft_checker.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_fft_checker.sv"/>
          <Attr Name="ImportTime" Val="1634906446"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfadc_data_sink.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfadc_data_sink.sv"/>
          <Attr Name="ImportTime" Val="1634906444"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfadc_data_source.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfadc_data_source.sv"/>
          <Attr Name="ImportTime" Val="1634906442"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfadc_tile_sink.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfadc_tile_sink.sv"/>
          <Attr Name="ImportTime" Val="1634906443"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfadc_tile_source.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfadc_tile_source.sv"/>
          <Attr Name="ImportTime" Val="1634906443"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_data_sink.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_data_sink.sv"/>
          <Attr Name="ImportTime" Val="1634906441"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb_rfdac_tile_sink.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb_rfdac_tile_sink.sv"/>
          <Attr Name="ImportTime" Val="1634906441"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/imports/demo_tb.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/imports/demo_tb.sv"/>
          <Attr Name="ImportTime" Val="1634906439"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="demo_tb"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
        <Option Name="questa.elaborate.vopt.more_options" Val="-inlineFactor=0"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <File Path="$PSRCDIR/utils_1/imports/synth_1/rfip_example_design.dcp">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/synth_1/rfip_example_design.dcp"/>
          <Attr Name="ImportTime" Val="1634911694"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedInSteps" Val="synth_1"/>
          <Attr Name="AutoDcp" Val="1"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_smartconnect_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_smartconnect_0_0" RelGenDir="$PGENDIR/rfdc_ex_smartconnect_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_smartconnect_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_adc_sink_i_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_adc_sink_i_0" RelGenDir="$PGENDIR/rfdc_ex_adc_sink_i_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_adc_sink_i_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_dac_source_i_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_dac_source_i_0" RelGenDir="$PGENDIR/rfdc_ex_dac_source_i_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_dac_source_i_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_tdd_module_i_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_tdd_module_i_0" RelGenDir="$PGENDIR/rfdc_ex_tdd_module_i_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_tdd_module_i_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_rfip_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_rfip_0" RelGenDir="$PGENDIR/rfdc_ex_rfip_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_rfip_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_jtag_axi_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_jtag_axi_0_0" RelGenDir="$PGENDIR/rfdc_ex_jtag_axi_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_jtag_axi_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_rst_s_axi_aclk_57M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_rst_s_axi_aclk_57M_0" RelGenDir="$PGENDIR/rfdc_ex_rst_s_axi_aclk_57M_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_rst_s_axi_aclk_57M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_dac0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_dac0_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_dac0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_dac0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_dac1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_dac1_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_dac1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_dac1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_dac2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_dac2_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_dac2_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_dac2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_dac3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_dac3_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_dac3_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_dac3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_adc0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_adc0_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_adc0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_adc0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_adc1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_adc1_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_adc1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_adc1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_adc2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_adc2_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_adc2_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_adc2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_clk_wiz_adc3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_clk_wiz_adc3_0" RelGenDir="$PGENDIR/rfdc_ex_clk_wiz_adc3_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_clk_wiz_adc3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_zynq_ps_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_zynq_ps_0" RelGenDir="$PGENDIR/rfdc_ex_zynq_ps_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_zynq_ps_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_PS_AXI_interconnect_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_PS_AXI_interconnect_0_0" RelGenDir="$PGENDIR/rfdc_ex_PS_AXI_interconnect_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_PS_AXI_interconnect_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axi_gpio_spi_mux_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axi_gpio_spi_mux_0" RelGenDir="$PGENDIR/rfdc_ex_axi_gpio_spi_mux_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axi_gpio_spi_mux_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch0_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch1_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch2_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch2_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch3_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch3_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch4_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch4_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch5_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch5_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch6_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch6_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch7_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch7_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch8_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch8_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch8_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch8_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch9_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch9_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch9_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch9_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch10_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch10_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch10_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch10_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch11_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch11_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch11_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch11_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch12_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch12_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch12_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch12_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch13_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch13_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch13_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch13_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch14_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch14_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch14_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch14_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_gpio_dac_ch15_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_gpio_dac_ch15_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_gpio_dac_ch15_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_gpio_dac_ch15_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axi_gpio_dac_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axi_gpio_dac_0" RelGenDir="$PGENDIR/rfdc_ex_axi_gpio_dac_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axi_gpio_dac_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axi_dma_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axi_dma_0_0" RelGenDir="$PGENDIR/rfdc_ex_axi_dma_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axi_dma_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_inter_dac_stg1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_inter_dac_stg1_0" RelGenDir="$PGENDIR/rfdc_ex_axis_inter_dac_stg1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_inter_dac_stg1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_ddr4_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_ddr4_0_0" RelGenDir="$PGENDIR/rfdc_ex_ddr4_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_ddr4_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_broadcast_interconnect_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_broadcast_interconnect_0" RelGenDir="$PGENDIR/rfdc_ex_broadcast_interconnect_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_broadcast_interconnect_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile0_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile1_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile2_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile2_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile3_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile3_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0" RelGenDir="$PGENDIR/rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_inter_dac_stg2_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_inter_dac_stg2_0_0" RelGenDir="$PGENDIR/rfdc_ex_axis_inter_dac_stg2_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_inter_dac_stg2_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_inter_dac_stg2_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_inter_dac_stg2_1_0" RelGenDir="$PGENDIR/rfdc_ex_axis_inter_dac_stg2_1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_inter_dac_stg2_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_inter_dac_stg2_2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_inter_dac_stg2_2_0" RelGenDir="$PGENDIR/rfdc_ex_axis_inter_dac_stg2_2_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_inter_dac_stg2_2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_inter_dac_stg2_3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_inter_dac_stg2_3_0" RelGenDir="$PGENDIR/rfdc_ex_axis_inter_dac_stg2_3_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_inter_dac_stg2_3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axi_gpio_adc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axi_gpio_adc_0" RelGenDir="$PGENDIR/rfdc_ex_axi_gpio_adc_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axi_gpio_adc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_and_axi_switch_aresetn_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_and_axi_switch_aresetn_0" RelGenDir="$PGENDIR/rfdc_ex_and_axi_switch_aresetn_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_and_axi_switch_aresetn_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_xpm_cdc_gpioadc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_xpm_cdc_gpioadc_0" RelGenDir="$PGENDIR/rfdc_ex_xpm_cdc_gpioadc_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_xpm_cdc_gpioadc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_ddr4_adc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_ddr4_adc_0" RelGenDir="$PGENDIR/rfdc_ex_ddr4_adc_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_ddr4_adc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_tlast_gen_v1_0_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_tlast_gen_v1_0_0_0" RelGenDir="$PGENDIR/rfdc_ex_tlast_gen_v1_0_0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_tlast_gen_v1_0_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axi_dma_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axi_dma_0_1" RelGenDir="$PGENDIR/rfdc_ex_axi_dma_0_1">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axi_dma_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_smartconnect_0_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_smartconnect_0_1" RelGenDir="$PGENDIR/rfdc_ex_smartconnect_0_1">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_smartconnect_0_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_xbar_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_xbar_0" RelGenDir="$PGENDIR/rfdc_ex_xbar_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_xbar_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s01_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s01_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s01_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s01_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s23_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s23_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s23_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s23_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s45_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s45_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s45_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s45_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s67_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s67_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s67_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s67_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s89_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s89_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s89_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s89_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s1011_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s1011_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s1011_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s1011_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s1213_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s1213_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s1213_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s1213_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axis_comb_s1415_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axis_comb_s1415_0" RelGenDir="$PGENDIR/rfdc_ex_axis_comb_s1415_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axis_comb_s1415_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_axi_gpio_mts_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_axi_gpio_mts_0" RelGenDir="$PGENDIR/rfdc_ex_axi_gpio_mts_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_axi_gpio_mts_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_bufgmux_adc0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_bufgmux_adc0_0" RelGenDir="$PGENDIR/rfdc_ex_bufgmux_adc0_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_bufgmux_adc0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_bufgmux_adc1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_bufgmux_adc1_0" RelGenDir="$PGENDIR/rfdc_ex_bufgmux_adc1_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_bufgmux_adc1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_bufgmux_adc2_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_bufgmux_adc2_0" RelGenDir="$PGENDIR/rfdc_ex_bufgmux_adc2_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_bufgmux_adc2_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_bufgmux_adc3_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_bufgmux_adc3_0" RelGenDir="$PGENDIR/rfdc_ex_bufgmux_adc3_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_bufgmux_adc3_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_bufg_adc_fb_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_bufg_adc_fb_0" RelGenDir="$PGENDIR/rfdc_ex_bufg_adc_fb_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_bufg_adc_fb_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_adc_mts_clk4_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_adc_mts_clk4_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_adc_mts_clk4_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_adc_mts_clk4_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_adc_mts_clk5_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_adc_mts_clk5_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_adc_mts_clk5_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_adc_mts_clk5_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_adc_mts_clk6_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_adc_mts_clk6_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_adc_mts_clk6_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_adc_mts_clk6_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_cdc_adc_mts_clk7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_cdc_adc_mts_clk7_0" RelGenDir="$PGENDIR/rfdc_ex_cdc_adc_mts_clk7_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_cdc_adc_mts_clk7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s00_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s00_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s00_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s00_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_0" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s01_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s01_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s01_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s01_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_1" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_1">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s02_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s02_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s02_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s02_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_2" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_2">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s03_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s03_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s03_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s03_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_3" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_3">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s04_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s04_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s04_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s04_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_4" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_4">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s05_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s05_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s05_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s05_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_5" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_5" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_5">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_5"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s06_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s06_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s06_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s06_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_6" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_6" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_6">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_6"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_s07_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_s07_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_s07_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_s07_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_cc_7" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_cc_7" RelGenDir="$PGENDIR/rfdc_ex_auto_cc_7">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_cc_7"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_m00_data_fifo_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_m00_data_fifo_0" RelGenDir="$PGENDIR/rfdc_ex_m00_data_fifo_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_m00_data_fifo_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_m00_regslice_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_m00_regslice_0" RelGenDir="$PGENDIR/rfdc_ex_m00_regslice_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_m00_regslice_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="rfdc_ex_auto_us_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/rfdc_ex_auto_us_0" RelGenDir="$PGENDIR/rfdc_ex_auto_us_0">
      <Config>
        <Option Name="TopModule" Val="rfdc_ex_auto_us_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="15">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" IncrementalCheckpoint="$PSRCDIR/utils_1/imports/synth_1/rfip_example_design.dcp" WriteIncrSynthDcp="false" State="current" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design">
          <Option Id="MoreOptsStr"><![CDATA[-verilog_define "DDR_DAC=1" -verilog_define "DDR_ADC=1" -verilog_define "MTS=1"]]></Option>
        </Step>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_smartconnect_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_smartconnect_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_smartconnect_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_smartconnect_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_adc_sink_i_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_adc_sink_i_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_adc_sink_i_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_adc_sink_i_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_dac_source_i_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_dac_source_i_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_dac_source_i_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_dac_source_i_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_tdd_module_i_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_tdd_module_i_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_tdd_module_i_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_tdd_module_i_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_rfip_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_rfip_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_rfip_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_rfip_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_jtag_axi_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_jtag_axi_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_jtag_axi_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_jtag_axi_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_rst_s_axi_aclk_57M_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_rst_s_axi_aclk_57M_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_rst_s_axi_aclk_57M_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_rst_s_axi_aclk_57M_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_dac0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_dac1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac2_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_dac2_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac3_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_dac3_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_adc0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_adc1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc2_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_adc2_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc3_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_clk_wiz_adc3_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_zynq_ps_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_zynq_ps_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_zynq_ps_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_zynq_ps_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_PS_AXI_interconnect_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_PS_AXI_interconnect_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_PS_AXI_interconnect_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_PS_AXI_interconnect_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_spi_mux_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axi_gpio_spi_mux_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_spi_mux_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_spi_mux_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch2_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch2_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch3_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch3_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch4_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch4_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch5_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch5_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch6_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch6_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch7_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch7_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch8_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch8_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch8_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch8_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch9_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch9_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch9_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch9_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch10_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch10_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch10_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch10_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch11_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch11_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch11_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch11_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch12_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch12_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch12_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch12_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch13_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch13_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch13_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch13_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch14_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch14_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch14_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch14_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch15_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_gpio_dac_ch15_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch15_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch15_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_dac_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axi_gpio_dac_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_dac_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_dac_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_dma_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axi_dma_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_dma_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_dma_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_inter_dac_stg1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_ddr4_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_ddr4_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_ddr4_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_ddr4_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_broadcast_interconnect_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_broadcast_interconnect_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_broadcast_interconnect_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_broadcast_interconnect_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile2_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile2_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile3_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile3_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_inter_dac_stg2_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_inter_dac_stg2_1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_2_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_inter_dac_stg2_2_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_3_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_inter_dac_stg2_3_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_adc_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axi_gpio_adc_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_adc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_adc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_and_axi_switch_aresetn_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_and_axi_switch_aresetn_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_and_axi_switch_aresetn_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_and_axi_switch_aresetn_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_xpm_cdc_gpioadc_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_xpm_cdc_gpioadc_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_xpm_cdc_gpioadc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_xpm_cdc_gpioadc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_ddr4_adc_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_ddr4_adc_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_ddr4_adc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_ddr4_adc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_tlast_gen_v1_0_0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_tlast_gen_v1_0_0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_tlast_gen_v1_0_0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_tlast_gen_v1_0_0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_dma_0_1_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axi_dma_0_1" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_dma_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_dma_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_smartconnect_0_1_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_smartconnect_0_1" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_smartconnect_0_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_smartconnect_0_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_xbar_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_xbar_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_xbar_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_xbar_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s01_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s01_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s01_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s01_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s23_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s23_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s23_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s23_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s45_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s45_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s45_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s45_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s67_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s67_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s67_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s67_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s89_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s89_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s89_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s89_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s1011_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s1011_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s1011_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s1011_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s1213_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s1213_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s1213_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s1213_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s1415_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axis_comb_s1415_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s1415_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s1415_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_mts_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_axi_gpio_mts_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_mts_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_mts_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc0_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_bufgmux_adc0_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc0_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc0_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc1_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_bufgmux_adc1_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc2_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_bufgmux_adc2_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc2_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc2_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc3_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_bufgmux_adc3_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc3_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc3_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufg_adc_fb_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_bufg_adc_fb_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufg_adc_fb_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufg_adc_fb_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk4_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_adc_mts_clk4_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk4_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk4_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk5_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_adc_mts_clk5_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk5_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk5_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk6_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_adc_mts_clk6_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk6_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk6_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk7_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_cdc_adc_mts_clk7_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk7_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk7_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s00_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s00_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s00_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s00_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s01_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s01_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s01_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s01_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_1_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_1" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_1_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s02_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s02_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s02_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s02_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_2_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_2" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_2" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_2_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s03_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s03_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s03_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s03_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_3_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_3" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_3" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_3_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s04_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s04_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s04_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s04_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_4_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_4" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_4" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_4_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s05_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s05_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s05_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s05_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_5_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_5" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_5" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_5_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s06_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s06_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s06_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s06_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_6_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_6" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_6" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_6_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s07_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_s07_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s07_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s07_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_7_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_cc_7" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_7" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_7_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_m00_data_fifo_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_m00_data_fifo_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_m00_data_fifo_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_m00_data_fifo_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_m00_regslice_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_m00_regslice_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_m00_regslice_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_m00_regslice_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_us_0_synth_1" Type="Ft3:Synth" SrcSet="rfdc_ex_auto_us_0" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_us_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_us_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2021"/>
        <Step Id="synth_design"/>
      </Strategy>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_smartconnect_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_smartconnect_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_smartconnect_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_smartconnect_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_adc_sink_i_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_adc_sink_i_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_adc_sink_i_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_adc_sink_i_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_dac_source_i_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_dac_source_i_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_dac_source_i_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_dac_source_i_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_tdd_module_i_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_tdd_module_i_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_tdd_module_i_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_tdd_module_i_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_rfip_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_rfip_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_rfip_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_rfip_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_jtag_axi_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_jtag_axi_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_jtag_axi_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_jtag_axi_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_rst_s_axi_aclk_57M_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_rst_s_axi_aclk_57M_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_rst_s_axi_aclk_57M_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_rst_s_axi_aclk_57M_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_dac0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_dac1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_dac2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_dac3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_dac3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_dac3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_dac3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_adc0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_adc1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_adc2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_clk_wiz_adc3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_clk_wiz_adc3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_clk_wiz_adc3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_clk_wiz_adc3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_zynq_ps_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_zynq_ps_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_zynq_ps_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_zynq_ps_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_PS_AXI_interconnect_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_PS_AXI_interconnect_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_PS_AXI_interconnect_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_PS_AXI_interconnect_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_spi_mux_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_spi_mux_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axi_gpio_spi_mux_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_spi_mux_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch8_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch8_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch8_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch8_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch9_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch9_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch9_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch9_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch10_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch10_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch10_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch10_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch11_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch11_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch11_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch11_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch12_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch12_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch12_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch12_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch13_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch13_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch13_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch13_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch14_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch14_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch14_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch14_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_gpio_dac_ch15_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_gpio_dac_ch15_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_gpio_dac_ch15_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_gpio_dac_ch15_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_dac_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_dac_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axi_gpio_dac_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_dac_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_dma_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_dma_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axi_dma_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_dma_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_inter_dac_stg1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_ddr4_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_ddr4_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_ddr4_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_ddr4_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_broadcast_interconnect_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_broadcast_interconnect_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_broadcast_interconnect_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_broadcast_interconnect_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile0M_AXIS_Regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile1M_AXIS_Regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile2M_AXIS_Regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_CC_tile3M_AXIS_Regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_inter_dac_stg2_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_inter_dac_stg2_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_inter_dac_stg2_2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_inter_dac_stg2_3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_inter_dac_stg2_3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_inter_dac_stg2_3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_inter_dac_stg2_3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_adc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_adc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axi_gpio_adc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_adc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_and_axi_switch_aresetn_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_and_axi_switch_aresetn_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_and_axi_switch_aresetn_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_and_axi_switch_aresetn_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_xpm_cdc_gpioadc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_xpm_cdc_gpioadc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_xpm_cdc_gpioadc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_xpm_cdc_gpioadc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_ddr4_adc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_ddr4_adc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_ddr4_adc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_ddr4_adc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_tlast_gen_v1_0_0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_tlast_gen_v1_0_0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_tlast_gen_v1_0_0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_tlast_gen_v1_0_0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_dma_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_dma_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axi_dma_0_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_dma_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_smartconnect_0_1_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_smartconnect_0_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_smartconnect_0_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_smartconnect_0_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_xbar_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_xbar_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_xbar_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_xbar_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s01_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s01_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s01_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s01_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s23_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s23_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s23_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s23_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s45_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s45_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s45_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s45_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s67_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s67_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s67_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s67_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s89_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s89_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s89_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s89_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s1011_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s1011_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s1011_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s1011_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s1213_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s1213_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s1213_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s1213_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axis_comb_s1415_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axis_comb_s1415_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axis_comb_s1415_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axis_comb_s1415_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_axi_gpio_mts_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_axi_gpio_mts_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_axi_gpio_mts_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_axi_gpio_mts_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc0_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc0_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_bufgmux_adc0_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc0_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_bufgmux_adc1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc2_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc2_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_bufgmux_adc2_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc2_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufgmux_adc3_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufgmux_adc3_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_bufgmux_adc3_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufgmux_adc3_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_bufg_adc_fb_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_bufg_adc_fb_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_bufg_adc_fb_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_bufg_adc_fb_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk4_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk4_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_adc_mts_clk4_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk4_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk5_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk5_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_adc_mts_clk5_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk5_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk6_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk6_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_adc_mts_clk6_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk6_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_cdc_adc_mts_clk7_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_cdc_adc_mts_clk7_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_cdc_adc_mts_clk7_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_cdc_adc_mts_clk7_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s00_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s00_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s00_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s00_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s01_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s01_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s01_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s01_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_1_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_1_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_1_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s02_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s02_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s02_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s02_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_2_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_2" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_2_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_2_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s03_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s03_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s03_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s03_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_3_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_3" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_3_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_3_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s04_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s04_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s04_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s04_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_4_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_4" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_4_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_4_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s05_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s05_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s05_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s05_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_5_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_5" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_5_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_5_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s06_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s06_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s06_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s06_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_6_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_6" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_6_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_6_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_s07_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_s07_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_s07_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_s07_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_cc_7_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_cc_7" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_cc_7_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_cc_7_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_m00_data_fifo_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_m00_data_fifo_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_m00_data_fifo_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_m00_data_fifo_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_m00_regslice_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_m00_regslice_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_m00_regslice_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_m00_regslice_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="rfdc_ex_auto_us_0_impl_1" Type="Ft2:EntireDesign" Part="xczu48dr-fsvg1517-2-e" ConstrsSet="rfdc_ex_auto_us_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="rfdc_ex_auto_us_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PPRDIR/../../../../../HW/48_trdPllOnddr_dacddr_adcmts_ex/rfip_ex/rfip_ex.srcs/utils_1/imports/rfdc_ex_auto_us_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2021"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2021"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1306]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="11"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <MsgRule>
    <MsgAttr Name="RuleType" Val="0"/>
    <MsgAttr Name="Limit" Val="-1"/>
    <MsgAttr Name="NewSeverity" Val="ANY"/>
    <MsgAttr Name="Id" Val="[BD 41-1271]"/>
    <MsgAttr Name="Severity" Val="ANY"/>
    <MsgAttr Name="ShowRule" Val="1"/>
    <MsgAttr Name="RuleSource" Val="2"/>
    <MsgAttr Name="StringIsRegExp" Val="0"/>
    <MsgAttr Name="RuleId" Val="12"/>
    <MsgAttr Name="Note" Val=""/>
    <MsgAttr Name="Author" Val=""/>
    <MsgAttr Name="CreatedTimestamp" Val=""/>
  </MsgRule>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
