

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Tue Dec 22 01:39:19 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        matrix_vector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  146|  146|  146|  146|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- data_loop  |  139|  139|        28|         16|          1|     8|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     24|       0|   1253|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        2|      -|     738|    940|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|    1705|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     24|    2443|   2463|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |     10|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |matrix_vector_AXILiteS_s_axi_U  |matrix_vector_AXILiteS_s_axi  |        0|      0|  226|  360|    0|
    |matrix_vector_gmem_m_axi_U      |matrix_vector_gmem_m_axi      |        2|      0|  512|  580|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+
    |Total                           |                              |        2|      0|  738|  940|    0|
    +--------------------------------+------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln18_1_fu_721_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_2_fu_729_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_3_fu_733_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_4_fu_741_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_5_fu_745_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_6_fu_749_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_7_fu_753_p2               |     *    |      3|  0|  20|          32|          32|
    |mul_ln18_fu_717_p2                 |     *    |      3|  0|  20|          32|          32|
    |add_ln18_10_fu_511_p2              |     +    |      0|  0|  38|          31|           2|
    |add_ln18_11_fu_527_p2              |     +    |      0|  0|  38|          31|           2|
    |add_ln18_12_fu_543_p2              |     +    |      0|  0|  38|          31|           2|
    |add_ln18_13_fu_582_p2              |     +    |      0|  0|  38|          31|          31|
    |add_ln18_14_fu_625_p2              |     +    |      0|  0|  71|          64|          64|
    |add_ln18_15_fu_660_p2              |     +    |      0|  0|  71|          64|          64|
    |add_ln18_16_fu_684_p2              |     +    |      0|  0|  71|          64|          64|
    |add_ln18_17_fu_587_p2              |     +    |      0|  0|  38|          31|          31|
    |add_ln18_18_fu_636_p2              |     +    |      0|  0|  71|          64|          64|
    |add_ln18_19_fu_695_p2              |     +    |      0|  0|  71|          64|          64|
    |add_ln18_1_fu_737_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln18_20_fu_706_p2              |     +    |      0|  0|  71|          64|          64|
    |add_ln18_2_fu_771_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln18_3_fu_757_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln18_4_fu_761_p2               |     +    |      0|  0|  39|          32|          32|
    |add_ln18_5_fu_765_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln18_6_fu_775_p2               |     +    |      0|  0|  32|          32|          32|
    |add_ln18_7_fu_463_p2               |     +    |      0|  0|  38|          31|           1|
    |add_ln18_8_fu_479_p2               |     +    |      0|  0|  38|          31|           1|
    |add_ln18_9_fu_495_p2               |     +    |      0|  0|  38|          31|           2|
    |add_ln18_fu_725_p2                 |     +    |      0|  0|  39|          32|          32|
    |i_fu_565_p2                        |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage8_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_io                |    and   |      0|  0|   2|           1|           1|
    |ap_condition_810                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_835                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_837                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_840                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_843                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_846                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_849                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_852                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_855                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_858                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_862                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_866                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_870                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_874                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_878                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_882                   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln9_fu_559_p2                 |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_pp0_stage11_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    or    |      0|  0|   2|           1|           1|
    |or_ln18_1_fu_647_p2                |    or    |      0|  0|   6|           6|           2|
    |or_ln18_2_fu_671_p2                |    or    |      0|  0|   6|           6|           2|
    |or_ln18_fu_612_p2                  |    or    |      0|  0|   6|           6|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |     24|  0|1253|        1176|         986|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  113|         24|    1|         24|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_354_p4  |    9|          2|    4|          8|
    |gmem_ARADDR                   |   85|         17|   32|        544|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |i_0_reg_350                   |    9|          2|    4|          8|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  270|         57|   47|        596|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |M_01_reg_803                    |  30|   0|   30|          0|
    |M_13_reg_797                    |  30|   0|   30|          0|
    |V_In_05_reg_791                 |  30|   0|   30|          0|
    |V_In_17_reg_785                 |  30|   0|   30|          0|
    |V_Out9_reg_780                  |  30|   0|   30|          0|
    |add_ln18_13_reg_904             |  31|   0|   31|          0|
    |add_ln18_17_reg_909             |  31|   0|   31|          0|
    |add_ln18_1_reg_1037             |  32|   0|   32|          0|
    |add_ln18_5_reg_1092             |  32|   0|   32|          0|
    |add_ln18_6_reg_1097             |  32|   0|   32|          0|
    |add_ln18_reg_1002               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  23|   0|   23|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |empty_6_reg_827                 |  30|   0|   64|         34|
    |empty_7_reg_839                 |  30|   0|   64|         34|
    |gmem_addr_10_read_reg_967       |  32|   0|   32|          0|
    |gmem_addr_11_read_reg_997       |  32|   0|   32|          0|
    |gmem_addr_11_reg_926            |  32|   0|   32|          0|
    |gmem_addr_12_read_reg_1032      |  32|   0|   32|          0|
    |gmem_addr_12_reg_943            |  32|   0|   32|          0|
    |gmem_addr_13_read_reg_1067      |  32|   0|   32|          0|
    |gmem_addr_13_reg_949            |  32|   0|   32|          0|
    |gmem_addr_14_read_reg_982       |  32|   0|   32|          0|
    |gmem_addr_15_read_reg_1017      |  32|   0|   32|          0|
    |gmem_addr_15_reg_932            |  32|   0|   32|          0|
    |gmem_addr_16_read_reg_1052      |  32|   0|   32|          0|
    |gmem_addr_16_reg_955            |  32|   0|   32|          0|
    |gmem_addr_17_read_reg_1082      |  32|   0|   32|          0|
    |gmem_addr_17_reg_961            |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_977        |  32|   0|   32|          0|
    |gmem_addr_1_reg_815             |  30|   0|   32|          2|
    |gmem_addr_2_read_reg_938        |  32|   0|   32|          0|
    |gmem_addr_2_reg_821             |  30|   0|   32|          2|
    |gmem_addr_4_read_reg_992        |  32|   0|   32|          0|
    |gmem_addr_4_reg_851             |  31|   0|   32|          1|
    |gmem_addr_5_read_reg_1012       |  32|   0|   32|          0|
    |gmem_addr_5_reg_857             |  31|   0|   32|          1|
    |gmem_addr_6_read_reg_1027       |  32|   0|   32|          0|
    |gmem_addr_6_reg_863             |  31|   0|   32|          1|
    |gmem_addr_7_read_reg_1047       |  32|   0|   32|          0|
    |gmem_addr_7_reg_869             |  31|   0|   32|          1|
    |gmem_addr_8_read_reg_1062       |  32|   0|   32|          0|
    |gmem_addr_8_reg_875             |  31|   0|   32|          1|
    |gmem_addr_9_read_reg_1077       |  32|   0|   32|          0|
    |gmem_addr_9_reg_881             |  31|   0|   32|          1|
    |i_0_reg_350                     |   4|   0|    4|          0|
    |i_reg_891                       |   4|   0|    4|          0|
    |icmp_ln9_reg_887                |   1|   0|    1|          0|
    |icmp_ln9_reg_887_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln18_1_reg_987              |  32|   0|   32|          0|
    |mul_ln18_2_reg_1007             |  32|   0|   32|          0|
    |mul_ln18_3_reg_1022             |  32|   0|   32|          0|
    |mul_ln18_4_reg_1042             |  32|   0|   32|          0|
    |mul_ln18_5_reg_1057             |  32|   0|   32|          0|
    |mul_ln18_6_reg_1072             |  32|   0|   32|          0|
    |mul_ln18_7_reg_1087             |  32|   0|   32|          0|
    |mul_ln18_reg_972                |  32|   0|   32|          0|
    |p_cast21_reg_834                |  30|   0|   31|          1|
    |p_cast_reg_846                  |  30|   0|   31|          1|
    |tmp_1_reg_896                   |   4|   0|    6|          2|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |1705|   0| 1787|         82|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|interrupt               | out |    1| ap_ctrl_hs | matrix_vector | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |      gmem     |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

