<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p958" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_958{left:751px;bottom:68px;letter-spacing:0.11px;}
#t2_958{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_958{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_958{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_958{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_958{left:359px;bottom:375px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_958{left:69px;bottom:238px;letter-spacing:0.13px;}
#t8_958{left:69px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_958{left:69px;bottom:196px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ta_958{left:69px;bottom:180px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_958{left:69px;bottom:155px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tc_958{left:69px;bottom:138px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_958{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#te_958{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#tf_958{left:342px;bottom:1065px;letter-spacing:-0.14px;}
#tg_958{left:342px;bottom:1050px;letter-spacing:-0.18px;}
#th_958{left:380px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#ti_958{left:380px;bottom:1050px;letter-spacing:-0.14px;}
#tj_958{left:380px;bottom:1034px;letter-spacing:-0.13px;}
#tk_958{left:453px;bottom:1065px;letter-spacing:-0.12px;}
#tl_958{left:453px;bottom:1050px;letter-spacing:-0.14px;word-spacing:0.07px;}
#tm_958{left:542px;bottom:1065px;letter-spacing:-0.12px;}
#tn_958{left:74px;bottom:1011px;letter-spacing:-0.11px;}
#to_958{left:142px;bottom:1018px;}
#tp_958{left:74px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tq_958{left:70px;bottom:489px;letter-spacing:-0.14px;}
#tr_958{left:69px;bottom:470px;letter-spacing:-0.1px;word-spacing:-0.51px;}
#ts_958{left:642px;bottom:477px;}
#tt_958{left:656px;bottom:470px;letter-spacing:-0.11px;word-spacing:-0.53px;}
#tu_958{left:84px;bottom:453px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_958{left:84px;bottom:436px;letter-spacing:-0.11px;}
#tw_958{left:212px;bottom:443px;}
#tx_958{left:226px;bottom:436px;letter-spacing:-0.12px;}
#ty_958{left:342px;bottom:1011px;}
#tz_958{left:380px;bottom:1011px;letter-spacing:-0.15px;}
#t10_958{left:453px;bottom:1011px;letter-spacing:-0.18px;}
#t11_958{left:542px;bottom:1011px;letter-spacing:-0.13px;}
#t12_958{left:74px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_958{left:74px;bottom:946px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t14_958{left:342px;bottom:967px;}
#t15_958{left:380px;bottom:967px;letter-spacing:-0.17px;}
#t16_958{left:453px;bottom:967px;letter-spacing:-0.13px;}
#t17_958{left:542px;bottom:967px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t18_958{left:74px;bottom:923px;letter-spacing:-0.12px;}
#t19_958{left:74px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1a_958{left:342px;bottom:923px;}
#t1b_958{left:380px;bottom:923px;letter-spacing:-0.18px;}
#t1c_958{left:453px;bottom:923px;letter-spacing:-0.15px;}
#t1d_958{left:542px;bottom:923px;letter-spacing:-0.13px;}
#t1e_958{left:74px;bottom:878px;letter-spacing:-0.13px;}
#t1f_958{left:161px;bottom:879px;letter-spacing:0.11px;}
#t1g_958{left:187px;bottom:878px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1h_958{left:74px;bottom:857px;letter-spacing:-0.15px;}
#t1i_958{left:342px;bottom:878px;}
#t1j_958{left:380px;bottom:878px;letter-spacing:-0.17px;}
#t1k_958{left:453px;bottom:878px;letter-spacing:-0.16px;}
#t1l_958{left:542px;bottom:878px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_958{left:542px;bottom:862px;letter-spacing:-0.11px;}
#t1n_958{left:74px;bottom:834px;letter-spacing:-0.13px;}
#t1o_958{left:74px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_958{left:74px;bottom:800px;letter-spacing:-0.15px;}
#t1q_958{left:342px;bottom:834px;}
#t1r_958{left:380px;bottom:834px;letter-spacing:-0.17px;}
#t1s_958{left:453px;bottom:834px;letter-spacing:-0.17px;}
#t1t_958{left:453px;bottom:817px;letter-spacing:-0.16px;}
#t1u_958{left:542px;bottom:834px;letter-spacing:-0.12px;}
#t1v_958{left:542px;bottom:817px;letter-spacing:-0.13px;}
#t1w_958{left:542px;bottom:800px;letter-spacing:-0.12px;}
#t1x_958{left:74px;bottom:778px;letter-spacing:-0.13px;}
#t1y_958{left:74px;bottom:761px;letter-spacing:-0.13px;}
#t1z_958{left:74px;bottom:744px;letter-spacing:-0.15px;}
#t20_958{left:342px;bottom:778px;}
#t21_958{left:380px;bottom:778px;letter-spacing:-0.17px;}
#t22_958{left:453px;bottom:778px;letter-spacing:-0.17px;}
#t23_958{left:453px;bottom:761px;letter-spacing:-0.16px;}
#t24_958{left:542px;bottom:778px;letter-spacing:-0.12px;}
#t25_958{left:542px;bottom:761px;letter-spacing:-0.13px;}
#t26_958{left:542px;bottom:744px;letter-spacing:-0.12px;}
#t27_958{left:74px;bottom:721px;letter-spacing:-0.13px;}
#t28_958{left:74px;bottom:704px;letter-spacing:-0.13px;}
#t29_958{left:74px;bottom:687px;letter-spacing:-0.15px;}
#t2a_958{left:342px;bottom:721px;}
#t2b_958{left:380px;bottom:721px;letter-spacing:-0.16px;}
#t2c_958{left:453px;bottom:721px;letter-spacing:-0.15px;}
#t2d_958{left:542px;bottom:721px;letter-spacing:-0.12px;}
#t2e_958{left:542px;bottom:704px;letter-spacing:-0.13px;}
#t2f_958{left:542px;bottom:687px;letter-spacing:-0.12px;}
#t2g_958{left:74px;bottom:664px;letter-spacing:-0.13px;}
#t2h_958{left:74px;bottom:648px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2i_958{left:74px;bottom:631px;letter-spacing:-0.15px;}
#t2j_958{left:342px;bottom:664px;}
#t2k_958{left:380px;bottom:664px;letter-spacing:-0.17px;}
#t2l_958{left:453px;bottom:664px;letter-spacing:-0.17px;}
#t2m_958{left:453px;bottom:648px;letter-spacing:-0.16px;}
#t2n_958{left:542px;bottom:664px;letter-spacing:-0.12px;word-spacing:-0.43px;}
#t2o_958{left:542px;bottom:648px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2p_958{left:542px;bottom:631px;letter-spacing:-0.12px;}
#t2q_958{left:74px;bottom:608px;letter-spacing:-0.13px;}
#t2r_958{left:74px;bottom:591px;letter-spacing:-0.13px;}
#t2s_958{left:74px;bottom:574px;letter-spacing:-0.15px;}
#t2t_958{left:342px;bottom:608px;}
#t2u_958{left:380px;bottom:608px;letter-spacing:-0.17px;}
#t2v_958{left:453px;bottom:608px;letter-spacing:-0.17px;}
#t2w_958{left:453px;bottom:591px;letter-spacing:-0.16px;}
#t2x_958{left:542px;bottom:608px;letter-spacing:-0.13px;word-spacing:-0.37px;}
#t2y_958{left:542px;bottom:591px;letter-spacing:-0.12px;}
#t2z_958{left:542px;bottom:574px;letter-spacing:-0.12px;}
#t30_958{left:74px;bottom:551px;letter-spacing:-0.13px;}
#t31_958{left:74px;bottom:535px;letter-spacing:-0.12px;}
#t32_958{left:74px;bottom:518px;letter-spacing:-0.15px;}
#t33_958{left:342px;bottom:551px;}
#t34_958{left:380px;bottom:551px;letter-spacing:-0.17px;}
#t35_958{left:453px;bottom:551px;letter-spacing:-0.16px;}
#t36_958{left:542px;bottom:551px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t37_958{left:542px;bottom:535px;letter-spacing:-0.12px;}
#t38_958{left:542px;bottom:518px;letter-spacing:-0.12px;}
#t39_958{left:85px;bottom:354px;letter-spacing:-0.14px;}
#t3a_958{left:153px;bottom:354px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t3b_958{left:276px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t3c_958{left:425px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t3d_958{left:581px;bottom:354px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t3e_958{left:738px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t3f_958{left:100px;bottom:329px;}
#t3g_958{left:176px;bottom:329px;letter-spacing:-0.12px;}
#t3h_958{left:259px;bottom:329px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3i_958{left:416px;bottom:329px;letter-spacing:-0.12px;}
#t3j_958{left:602px;bottom:329px;letter-spacing:-0.18px;}
#t3k_958{left:759px;bottom:329px;letter-spacing:-0.18px;}
#t3l_958{left:100px;bottom:305px;}
#t3m_958{left:176px;bottom:305px;letter-spacing:-0.12px;}
#t3n_958{left:265px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3o_958{left:421px;bottom:305px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t3p_958{left:572px;bottom:305px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3q_958{left:759px;bottom:305px;letter-spacing:-0.16px;}
#t3r_958{left:100px;bottom:280px;}
#t3s_958{left:177px;bottom:280px;letter-spacing:-0.09px;}
#t3t_958{left:265px;bottom:280px;letter-spacing:-0.12px;}
#t3u_958{left:417px;bottom:280px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t3v_958{left:572px;bottom:280px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3w_958{left:759px;bottom:280px;letter-spacing:-0.16px;}

.s1_958{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_958{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_958{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_958{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_958{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_958{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_958{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_958{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_958{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.sa_958{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts958" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg958Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg958" style="-webkit-user-select: none;"><object width="935" height="1210" data="958/958.svg" type="image/svg+xml" id="pdf958" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_958" class="t s1_958">PAND—Logical AND </span>
<span id="t2_958" class="t s2_958">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_958" class="t s1_958">4-224 </span><span id="t4_958" class="t s1_958">Vol. 2B </span>
<span id="t5_958" class="t s3_958">PAND—Logical AND </span>
<span id="t6_958" class="t s4_958">Instruction Operand Encoding </span>
<span id="t7_958" class="t s4_958">Description </span>
<span id="t8_958" class="t s5_958">Performs a bitwise logical AND operation on the first source operand and second source operand and stores the </span>
<span id="t9_958" class="t s5_958">result in the destination operand. Each bit of the result is set to 1 if the corresponding bits of the first and second </span>
<span id="ta_958" class="t s5_958">operands are 1, otherwise it is set to 0. </span>
<span id="tb_958" class="t s5_958">In 64-bit mode and not encoded with VEX/EVEX, using a REX prefix in the form of REX.R permits this instruction to </span>
<span id="tc_958" class="t s5_958">access additional registers (XMM8-XMM15). </span>
<span id="td_958" class="t s6_958">Opcode/ </span>
<span id="te_958" class="t s6_958">Instruction </span>
<span id="tf_958" class="t s6_958">Op/ </span>
<span id="tg_958" class="t s6_958">En </span>
<span id="th_958" class="t s6_958">64/32 bit </span>
<span id="ti_958" class="t s6_958">Mode </span>
<span id="tj_958" class="t s6_958">Support </span>
<span id="tk_958" class="t s6_958">CPUID </span>
<span id="tl_958" class="t s6_958">Feature Flag </span>
<span id="tm_958" class="t s6_958">Description </span>
<span id="tn_958" class="t s7_958">NP 0F DB /r </span>
<span id="to_958" class="t s8_958">1 </span>
<span id="tp_958" class="t s7_958">PAND mm, mm/m64 </span>
<span id="tq_958" class="t s9_958">NOTES: </span>
<span id="tr_958" class="t s7_958">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="ts_958" class="t sa_958">® </span>
<span id="tt_958" class="t s7_958">64 and IA-32 Architectures Soft- </span>
<span id="tu_958" class="t s7_958">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="tv_958" class="t s7_958">Registers,” in the Intel </span>
<span id="tw_958" class="t sa_958">® </span>
<span id="tx_958" class="t s7_958">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="ty_958" class="t s7_958">A </span><span id="tz_958" class="t s7_958">V/V </span><span id="t10_958" class="t s7_958">MMX </span><span id="t11_958" class="t s7_958">Bitwise AND mm/m64 and mm. </span>
<span id="t12_958" class="t s7_958">66 0F DB /r </span>
<span id="t13_958" class="t s7_958">PAND xmm1, xmm2/m128 </span>
<span id="t14_958" class="t s7_958">A </span><span id="t15_958" class="t s7_958">V/V </span><span id="t16_958" class="t s7_958">SSE2 </span><span id="t17_958" class="t s7_958">Bitwise AND of xmm2/m128 and xmm1. </span>
<span id="t18_958" class="t s7_958">VEX.128.66.0F.WIG DB /r </span>
<span id="t19_958" class="t s7_958">VPAND xmm1, xmm2, xmm3/m128 </span>
<span id="t1a_958" class="t s7_958">B </span><span id="t1b_958" class="t s7_958">V/V </span><span id="t1c_958" class="t s7_958">AVX </span><span id="t1d_958" class="t s7_958">Bitwise AND of xmm3/m128 and xmm. </span>
<span id="t1e_958" class="t s7_958">VEX.256.66.0F</span><span id="t1f_958" class="t s1_958">.WIG </span><span id="t1g_958" class="t s7_958">DB /r </span>
<span id="t1h_958" class="t s7_958">VPAND ymm1, ymm2, ymm3/.m256 </span>
<span id="t1i_958" class="t s7_958">B </span><span id="t1j_958" class="t s7_958">V/V </span><span id="t1k_958" class="t s7_958">AVX2 </span><span id="t1l_958" class="t s7_958">Bitwise AND of ymm2, and ymm3/m256 and store </span>
<span id="t1m_958" class="t s7_958">result in ymm1. </span>
<span id="t1n_958" class="t s7_958">EVEX.128.66.0F.W0 DB /r </span>
<span id="t1o_958" class="t s7_958">VPANDD xmm1 {k1}{z}, xmm2, </span>
<span id="t1p_958" class="t s7_958">xmm3/m128/m32bcst </span>
<span id="t1q_958" class="t s7_958">C </span><span id="t1r_958" class="t s7_958">V/V </span><span id="t1s_958" class="t s7_958">AVX512VL </span>
<span id="t1t_958" class="t s7_958">AVX512F </span>
<span id="t1u_958" class="t s7_958">Bitwise AND of packed doubleword integers in </span>
<span id="t1v_958" class="t s7_958">xmm2 and xmm3/m128/m32bcst and store result </span>
<span id="t1w_958" class="t s7_958">in xmm1 using writemask k1. </span>
<span id="t1x_958" class="t s7_958">EVEX.256.66.0F.W0 DB /r </span>
<span id="t1y_958" class="t s7_958">VPANDD ymm1 {k1}{z}, ymm2, </span>
<span id="t1z_958" class="t s7_958">ymm3/m256/m32bcst </span>
<span id="t20_958" class="t s7_958">C </span><span id="t21_958" class="t s7_958">V/V </span><span id="t22_958" class="t s7_958">AVX512VL </span>
<span id="t23_958" class="t s7_958">AVX512F </span>
<span id="t24_958" class="t s7_958">Bitwise AND of packed doubleword integers in </span>
<span id="t25_958" class="t s7_958">ymm2 and ymm3/m256/m32bcst and store result </span>
<span id="t26_958" class="t s7_958">in ymm1 using writemask k1. </span>
<span id="t27_958" class="t s7_958">EVEX.512.66.0F.W0 DB /r </span>
<span id="t28_958" class="t s7_958">VPANDD zmm1 {k1}{z}, zmm2, </span>
<span id="t29_958" class="t s7_958">zmm3/m512/m32bcst </span>
<span id="t2a_958" class="t s7_958">C </span><span id="t2b_958" class="t s7_958">V/V </span><span id="t2c_958" class="t s7_958">AVX512F </span><span id="t2d_958" class="t s7_958">Bitwise AND of packed doubleword integers in </span>
<span id="t2e_958" class="t s7_958">zmm2 and zmm3/m512/m32bcst and store result </span>
<span id="t2f_958" class="t s7_958">in zmm1 using writemask k1. </span>
<span id="t2g_958" class="t s7_958">EVEX.128.66.0F.W1 DB /r </span>
<span id="t2h_958" class="t s7_958">VPANDQ xmm1 {k1}{z}, xmm2, </span>
<span id="t2i_958" class="t s7_958">xmm3/m128/m64bcst </span>
<span id="t2j_958" class="t s7_958">C </span><span id="t2k_958" class="t s7_958">V/V </span><span id="t2l_958" class="t s7_958">AVX512VL </span>
<span id="t2m_958" class="t s7_958">AVX512F </span>
<span id="t2n_958" class="t s7_958">Bitwise AND of packed quadword integers in xmm2 </span>
<span id="t2o_958" class="t s7_958">and xmm3/m128/m64bcst and store result in </span>
<span id="t2p_958" class="t s7_958">xmm1 using writemask k1. </span>
<span id="t2q_958" class="t s7_958">EVEX.256.66.0F.W1 DB /r </span>
<span id="t2r_958" class="t s7_958">VPANDQ ymm1 {k1}{z}, ymm2, </span>
<span id="t2s_958" class="t s7_958">ymm3/m256/m64bcst </span>
<span id="t2t_958" class="t s7_958">C </span><span id="t2u_958" class="t s7_958">V/V </span><span id="t2v_958" class="t s7_958">AVX512VL </span>
<span id="t2w_958" class="t s7_958">AVX512F </span>
<span id="t2x_958" class="t s7_958">Bitwise AND of packed quadword integers in ymm2 </span>
<span id="t2y_958" class="t s7_958">and ymm3/m256/m64bcst and store result in </span>
<span id="t2z_958" class="t s7_958">ymm1 using writemask k1. </span>
<span id="t30_958" class="t s7_958">EVEX.512.66.0F.W1 DB /r </span>
<span id="t31_958" class="t s7_958">VPANDQ zmm1 {k1}{z}, zmm2, </span>
<span id="t32_958" class="t s7_958">zmm3/m512/m64bcst </span>
<span id="t33_958" class="t s7_958">C </span><span id="t34_958" class="t s7_958">V/V </span><span id="t35_958" class="t s7_958">AVX512F </span><span id="t36_958" class="t s7_958">Bitwise AND of packed quadword integers in zmm2 </span>
<span id="t37_958" class="t s7_958">and zmm3/m512/m64bcst and store result in </span>
<span id="t38_958" class="t s7_958">zmm1 using writemask k1. </span>
<span id="t39_958" class="t s6_958">Op/En </span><span id="t3a_958" class="t s6_958">Tuple Type </span><span id="t3b_958" class="t s6_958">Operand 1 </span><span id="t3c_958" class="t s6_958">Operand 2 </span><span id="t3d_958" class="t s6_958">Operand 3 </span><span id="t3e_958" class="t s6_958">Operand 4 </span>
<span id="t3f_958" class="t s7_958">A </span><span id="t3g_958" class="t s7_958">N/A </span><span id="t3h_958" class="t s7_958">ModRM:reg (r, w) </span><span id="t3i_958" class="t s7_958">ModRM:r/m (r) </span><span id="t3j_958" class="t s7_958">N/A </span><span id="t3k_958" class="t s7_958">N/A </span>
<span id="t3l_958" class="t s7_958">B </span><span id="t3m_958" class="t s7_958">N/A </span><span id="t3n_958" class="t s7_958">ModRM:reg (w) </span><span id="t3o_958" class="t s7_958">VEX.vvvv (r) </span><span id="t3p_958" class="t s7_958">ModRM:r/m (r) </span><span id="t3q_958" class="t s7_958">N/A </span>
<span id="t3r_958" class="t s7_958">C </span><span id="t3s_958" class="t s7_958">Full </span><span id="t3t_958" class="t s7_958">ModRM:reg (w) </span><span id="t3u_958" class="t s7_958">EVEX.vvvv (r) </span><span id="t3v_958" class="t s7_958">ModRM:r/m (r) </span><span id="t3w_958" class="t s7_958">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
