INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/decoder/decoder.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
WARNING: [VRFC 10-1315] redeclaration of ansi port seg is not allowed [C:/FPGA_EGR680/decoder/decoder.srcs/sources_1/new/decoder.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port digit is not allowed [C:/FPGA_EGR680/decoder/decoder.srcs/sources_1/new/decoder.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/decoder/decoder.srcs/sim_1/new/decoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_EGR680/decoder/decoder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
