/*
 * bmx055.h
 *
 *  Created on: 15 Aug 2020
 *      Author: vikylenaidoo
 */

#ifndef TASKS_BMX055_H_
#define TASKS_BMX055_H_

/**
	SPI 4 wire interface
	Maximum frequency (VDDIO>1.75): 	10 MHz
	Automatic selection (CPOL,CPHA): 	default (0,0) & (1,1)
	CSB status: 						idle 1 & active 0
**/

//------------------------DEVICE IDs-----------------------------------//
// eight-bit device ID are ACC = 0xFA, GYRO = 0x0F, MAG = 0x32
#define BMX055_ACC_ID  0xFA		// ID of BMX055 accelerometer
#define BMX055_GYRO_ID 0x0F		// ID of BMX055 gyroscope
#define BMX055_MAG_ID  0x32		// ID of BMX055 magnetometer



//------------------------ ACCELEROMETER REGISTERS---------------------------------------//
#define BMX055_ACC_CHIP_ID			0x00   // should return 0xFA
//#define BMX055_ACC_Reserved		0x01
#define BMX055_ACC_D_X_LSB			0x02
#define BMX055_ACC_D_X_MSB			0x03
#define BMX055_ACC_D_Y_LSB			0x04
#define BMX055_ACC_D_Y_MSB			0x05
#define BMX055_ACC_D_Z_LSB			0x06
#define BMX055_ACC_D_Z_MSB			0x07
#define BMX055_ACC_D_TEMP			0x08
#define BMX055_ACC_INT_STATUS_0		0x09
#define BMX055_ACC_INT_STATUS_1		0x0A
#define BMX055_ACC_INT_STATUS_2		0x0B
#define BMX055_ACC_INT_STATUS_3		0x0C
//#define BMX055_ACC_Reserved		0x0D
#define BMX055_ACC_FIFO_STATUS		0x0E
#define BMX055_ACC_PMU_RANGE		0x0F
#define BMX055_ACC_PMU_BW			0x10
#define BMX055_ACC_PMU_LPW			0x11
#define BMX055_ACC_PMU_LOW_POWER	0x12
#define BMX055_ACC_D_HBW			0x13
#define BMX055_ACC_BGW_SOFTRESET	0x14
//#define BMX055_ACC_Reserved		0x15
#define BMX055_ACC_INT_EN_0			0x16
#define BMX055_ACC_INT_EN_1			0x17
#define BMX055_ACC_INT_EN_2			0x18
#define BMX055_ACC_INT_MAP_0		0x19
#define BMX055_ACC_INT_MAP_1		0x1A
#define BMX055_ACC_INT_MAP_2		0x1B
//#define BMX055_ACC_Reserved		0x1C
//#define BMX055_ACC_Reserved		0x1D
#define BMX055_ACC_INT_SRC			0x1E
//#define BMX055_ACC_Reserved		0x1F
#define BMX055_ACC_INT_OUT_CTRL		0x20
#define BMX055_ACC_INT_RST_LATCH	0x21
#define BMX055_ACC_INT_0			0x22
#define BMX055_ACC_INT_1			0x23
#define BMX055_ACC_INT_2			0x24
#define BMX055_ACC_INT_3			0x25
#define BMX055_ACC_INT_4			0x26
#define BMX055_ACC_INT_5			0x27
#define BMX055_ACC_INT_6			0x28
#define BMX055_ACC_INT_7			0x29
#define BMX055_ACC_INT_8			0x2A
#define BMX055_ACC_INT_9			0x2B
#define BMX055_ACC_INT_A			0x2C
#define BMX055_ACC_INT_B			0x2D
#define BMX055_ACC_INT_C			0x2E
#define BMX055_ACC_INT_D			0x2F
#define BMX055_ACC_FIFO_CONFIG_0	0x30
//#define BMX055_ACC_Reserved		0x31
#define BMX055_ACC_PMU_SELF_TEST	0x32
#define BMX055_ACC_TRIM_NVM_CTRL	0x33
#define BMX055_ACC_BGW_SPI3_WDT		0x34
//#define BMX055_ACC_Reserved		0x35
#define BMX055_ACC_OFC_CTRL			0x36
#define BMX055_ACC_OFC_SETTING		0x37
#define BMX055_ACC_OFC_OFFSET_X		0x38
#define BMX055_ACC_OFC_OFFSET_Y 	0x39
#define BMX055_ACC_OFC_OFFSET_Z		0x3A
#define BMX055_ACC_TRIM_GP0			0x3B
#define BMX055_ACC_TRIM_GP1			0x3C
//#define BMX055_ACC_Reserved		0x3D
#define BMX055_ACC_FIFO_CONFIG_1	0x3E
#define BMX055_ACC_FIFO_DATA		0x3F








#endif /* TASKS_BMX055_H_ */
