Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz\Test_1kHz.qsys --block-symbol-file --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz\Test_1kHz --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Test_1kHz/Test_1kHz.qsys
Progress: Reading input file
Progress: Adding a_1kHz_sine_standalone_0 [1kHz_sine_standalone 1.0]
Progress: Parameterizing module a_1kHz_sine_standalone_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Test_1kHz.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Test_1kHz.pll_0: Able to implement PLL with user settings
Warning: Test_1kHz.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: Test_1kHz.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz\Test_1kHz.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz\Test_1kHz\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Test_1kHz/Test_1kHz.qsys
Progress: Reading input file
Progress: Adding a_1kHz_sine_standalone_0 [1kHz_sine_standalone 1.0]
Progress: Parameterizing module a_1kHz_sine_standalone_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Test_1kHz.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: Test_1kHz.pll_0: Able to implement PLL with user settings
Warning: Test_1kHz.pll_0: pll_0.locked must be exported, or connected to a matching conduit.
Warning: Test_1kHz.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: Test_1kHz: Generating Test_1kHz "Test_1kHz" for QUARTUS_SYNTH
Info: a_1kHz_sine_standalone_0: "Test_1kHz" instantiated 1kHz_sine_standalone "a_1kHz_sine_standalone_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "Test_1kHz" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: pll_0: "Test_1kHz" instantiated altera_pll "pll_0"
Info: rst_controller: "Test_1kHz" instantiated altera_reset_controller "rst_controller"
Info: Test_1kHz: Done "Test_1kHz" with 5 modules, 22 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
