

================================================================
== Vitis HLS Report for 'writeOutcome'
================================================================
* Date:           Wed Oct  5 22:50:37 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  18.00 ns|  8.260 ns|     4.86 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.306 us|  0.306 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_writeOutcome_Pipeline_1_fu_270  |writeOutcome_Pipeline_1  |       10|       10|  0.180 us|  0.180 us|   10|   10|       no|
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       6|     91|    -|
|Memory           |        0|    -|      64|      4|    0|
|Multiplexer      |        -|    -|       -|    217|    -|
|Register         |        -|    -|     458|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     528|    314|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+----+---+----+-----+
    |              Instance              |          Module         | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------------+-------------------------+---------+----+---+----+-----+
    |grp_writeOutcome_Pipeline_1_fu_270  |writeOutcome_Pipeline_1  |        0|   0|  6|  91|    0|
    +------------------------------------+-------------------------+---------+----+---+----+-----+
    |Total                               |                         |        0|   0|  6|  91|    0|
    +------------------------------------+-------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outcome_AOV_U  |writeOutcome_outcome_AOV_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                        |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------------+----------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  48|          9|    1|          9|
    |ap_done               |   9|          2|    1|          2|
    |contr_AOV_1_blk_n     |   9|          2|    1|          2|
    |contr_AOV_2_blk_n     |   9|          2|    1|          2|
    |contr_AOV_3_blk_n     |   9|          2|    1|          2|
    |contr_AOV_4_blk_n     |   9|          2|    1|          2|
    |contr_AOV_5_blk_n     |   9|          2|    1|          2|
    |contr_AOV_6_blk_n     |   9|          2|    1|          2|
    |contr_AOV_7_blk_n     |   9|          2|    1|          2|
    |contr_AOV_blk_n       |   9|          2|    1|          2|
    |outcomeInRam_we0      |   9|          2|   36|         72|
    |outcome_AOV_address0  |  31|          6|    3|         18|
    |outcome_AOV_address1  |  25|          5|    3|         15|
    |outcome_AOV_ce0       |  14|          3|    1|          3|
    |outcome_AOV_we0       |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 217|         45|   54|        137|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   8|   0|    8|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |contr_AOV_1_read_reg_380                         |  32|   0|   32|          0|
    |contr_AOV_2_read_reg_375                         |  32|   0|   32|          0|
    |contr_AOV_3_read_reg_370                         |  32|   0|   32|          0|
    |contr_AOV_4_read_reg_365                         |  32|   0|   32|          0|
    |contr_AOV_5_read_reg_360                         |  32|   0|   32|          0|
    |contr_AOV_6_read_reg_355                         |  32|   0|   32|          0|
    |contr_AOV_7_read_reg_350                         |  32|   0|   32|          0|
    |contr_AOV_read_reg_385                           |  32|   0|   32|          0|
    |grp_writeOutcome_Pipeline_1_fu_270_ap_start_reg  |   1|   0|    1|          0|
    |outcome_AOV_load_1_reg_405                       |  32|   0|   32|          0|
    |outcome_AOV_load_2_reg_420                       |  32|   0|   32|          0|
    |outcome_AOV_load_3_reg_425                       |  32|   0|   32|          0|
    |outcome_AOV_load_4_reg_440                       |  32|   0|   32|          0|
    |outcome_AOV_load_5_reg_445                       |  32|   0|   32|          0|
    |outcome_AOV_load_reg_400                         |  32|   0|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 458|   0|  458|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  writeOutcome|  return value|
|errorInTask_address0        |  out|    4|   ap_memory|   errorInTask|         array|
|errorInTask_ce0             |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_we0             |  out|    1|   ap_memory|   errorInTask|         array|
|errorInTask_d0              |  out|    1|   ap_memory|   errorInTask|         array|
|p_read                      |   in|    4|     ap_none|        p_read|        scalar|
|p_read1                     |   in|    8|     ap_none|       p_read1|        scalar|
|p_read2                     |   in|   16|     ap_none|       p_read2|        scalar|
|p_read3                     |   in|    1|     ap_none|       p_read3|        scalar|
|outcomeInRam_address0       |  out|    4|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_ce0            |  out|    1|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_we0            |  out|   36|   ap_memory|  outcomeInRam|         array|
|outcomeInRam_d0             |  out|  288|   ap_memory|  outcomeInRam|         array|
|contr_AOV_dout              |   in|   32|     ap_fifo|     contr_AOV|       pointer|
|contr_AOV_num_data_valid    |   in|    2|     ap_fifo|     contr_AOV|       pointer|
|contr_AOV_fifo_cap          |   in|    2|     ap_fifo|     contr_AOV|       pointer|
|contr_AOV_empty_n           |   in|    1|     ap_fifo|     contr_AOV|       pointer|
|contr_AOV_read              |  out|    1|     ap_fifo|     contr_AOV|       pointer|
|contr_AOV_1_dout            |   in|   32|     ap_fifo|   contr_AOV_1|       pointer|
|contr_AOV_1_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_1|       pointer|
|contr_AOV_1_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_1|       pointer|
|contr_AOV_1_empty_n         |   in|    1|     ap_fifo|   contr_AOV_1|       pointer|
|contr_AOV_1_read            |  out|    1|     ap_fifo|   contr_AOV_1|       pointer|
|contr_AOV_2_dout            |   in|   32|     ap_fifo|   contr_AOV_2|       pointer|
|contr_AOV_2_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_2|       pointer|
|contr_AOV_2_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_2|       pointer|
|contr_AOV_2_empty_n         |   in|    1|     ap_fifo|   contr_AOV_2|       pointer|
|contr_AOV_2_read            |  out|    1|     ap_fifo|   contr_AOV_2|       pointer|
|contr_AOV_3_dout            |   in|   32|     ap_fifo|   contr_AOV_3|       pointer|
|contr_AOV_3_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_3|       pointer|
|contr_AOV_3_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_3|       pointer|
|contr_AOV_3_empty_n         |   in|    1|     ap_fifo|   contr_AOV_3|       pointer|
|contr_AOV_3_read            |  out|    1|     ap_fifo|   contr_AOV_3|       pointer|
|contr_AOV_4_dout            |   in|   32|     ap_fifo|   contr_AOV_4|       pointer|
|contr_AOV_4_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_4|       pointer|
|contr_AOV_4_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_4|       pointer|
|contr_AOV_4_empty_n         |   in|    1|     ap_fifo|   contr_AOV_4|       pointer|
|contr_AOV_4_read            |  out|    1|     ap_fifo|   contr_AOV_4|       pointer|
|contr_AOV_5_dout            |   in|   32|     ap_fifo|   contr_AOV_5|       pointer|
|contr_AOV_5_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_5|       pointer|
|contr_AOV_5_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_5|       pointer|
|contr_AOV_5_empty_n         |   in|    1|     ap_fifo|   contr_AOV_5|       pointer|
|contr_AOV_5_read            |  out|    1|     ap_fifo|   contr_AOV_5|       pointer|
|contr_AOV_6_dout            |   in|   32|     ap_fifo|   contr_AOV_6|       pointer|
|contr_AOV_6_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_6|       pointer|
|contr_AOV_6_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_6|       pointer|
|contr_AOV_6_empty_n         |   in|    1|     ap_fifo|   contr_AOV_6|       pointer|
|contr_AOV_6_read            |  out|    1|     ap_fifo|   contr_AOV_6|       pointer|
|contr_AOV_7_dout            |   in|   32|     ap_fifo|   contr_AOV_7|       pointer|
|contr_AOV_7_num_data_valid  |   in|    2|     ap_fifo|   contr_AOV_7|       pointer|
|contr_AOV_7_fifo_cap        |   in|    2|     ap_fifo|   contr_AOV_7|       pointer|
|contr_AOV_7_empty_n         |   in|    1|     ap_fifo|   contr_AOV_7|       pointer|
|contr_AOV_7_read            |  out|    1|     ap_fifo|   contr_AOV_7|       pointer|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.25>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%contr_AOV_7_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_7"   --->   Operation 9 'read' 'contr_AOV_7_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%contr_AOV_6_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_6"   --->   Operation 10 'read' 'contr_AOV_6_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%contr_AOV_5_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_5"   --->   Operation 11 'read' 'contr_AOV_5_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (3.63ns)   --->   "%contr_AOV_4_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_4"   --->   Operation 12 'read' 'contr_AOV_4_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (3.63ns)   --->   "%contr_AOV_3_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_3"   --->   Operation 13 'read' 'contr_AOV_3_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%contr_AOV_2_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_2"   --->   Operation 14 'read' 'contr_AOV_2_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%contr_AOV_1_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV_1"   --->   Operation 15 'read' 'contr_AOV_1_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%contr_AOV_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %contr_AOV"   --->   Operation 16 'read' 'contr_AOV_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%outcome_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:528->detector_solid/abs_solid_detector.cpp:577]   --->   Operation 17 'alloca' 'outcome_AOV' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 18 [2/2] (4.62ns)   --->   "%call_ln0 = call void @writeOutcome_Pipeline_1, i32 %contr_AOV_read, i32 %contr_AOV_1_read, i32 %contr_AOV_2_read, i32 %contr_AOV_3_read, i32 %contr_AOV_4_read, i32 %contr_AOV_5_read, i32 %contr_AOV_6_read, i32 %contr_AOV_7_read, i32 %outcome_AOV"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @writeOutcome_Pipeline_1, i32 %contr_AOV_read, i32 %contr_AOV_1_read, i32 %contr_AOV_2_read, i32 %contr_AOV_3_read, i32 %contr_AOV_4_read, i32 %contr_AOV_5_read, i32 %contr_AOV_6_read, i32 %contr_AOV_7_read, i32 %outcome_AOV"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%outcome_AOV_addr = getelementptr i32 %outcome_AOV, i64 0, i64 0"   --->   Operation 20 'getelementptr' 'outcome_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 21 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_1 = getelementptr i32 %outcome_AOV, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'outcome_AOV_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 23 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 24 [1/2] (2.32ns)   --->   "%outcome_AOV_load = load i3 %outcome_AOV_addr"   --->   Operation 24 'load' 'outcome_AOV_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 25 [1/2] (2.32ns)   --->   "%outcome_AOV_load_1 = load i3 %outcome_AOV_addr_1"   --->   Operation 25 'load' 'outcome_AOV_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_2 = getelementptr i32 %outcome_AOV, i64 0, i64 2"   --->   Operation 26 'getelementptr' 'outcome_AOV_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [2/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 27 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_3 = getelementptr i32 %outcome_AOV, i64 0, i64 3"   --->   Operation 28 'getelementptr' 'outcome_AOV_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [2/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 29 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 30 [1/2] (2.32ns)   --->   "%outcome_AOV_load_2 = load i3 %outcome_AOV_addr_2"   --->   Operation 30 'load' 'outcome_AOV_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 31 [1/2] (2.32ns)   --->   "%outcome_AOV_load_3 = load i3 %outcome_AOV_addr_3"   --->   Operation 31 'load' 'outcome_AOV_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_4 = getelementptr i32 %outcome_AOV, i64 0, i64 4"   --->   Operation 32 'getelementptr' 'outcome_AOV_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 33 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_5 = getelementptr i32 %outcome_AOV, i64 0, i64 5"   --->   Operation 34 'getelementptr' 'outcome_AOV_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 35 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 36 [1/2] (2.32ns)   --->   "%outcome_AOV_load_4 = load i3 %outcome_AOV_addr_4"   --->   Operation 36 'load' 'outcome_AOV_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 37 [1/2] (2.32ns)   --->   "%outcome_AOV_load_5 = load i3 %outcome_AOV_addr_5"   --->   Operation 37 'load' 'outcome_AOV_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_6 = getelementptr i32 %outcome_AOV, i64 0, i64 6"   --->   Operation 38 'getelementptr' 'outcome_AOV_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [2/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 39 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%outcome_AOV_addr_7 = getelementptr i32 %outcome_AOV, i64 0, i64 7"   --->   Operation 40 'getelementptr' 'outcome_AOV_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 41 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 6.88>
ST_7 : Operation 42 [1/1] (3.63ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 42 'read' 'p_read_2' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 43 [1/1] (3.63ns)   --->   "%p_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 43 'read' 'p_read_3' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 44 [1/2] (2.32ns)   --->   "%outcome_AOV_load_6 = load i3 %outcome_AOV_addr_6"   --->   Operation 44 'load' 'outcome_AOV_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 45 [1/2] (2.32ns)   --->   "%outcome_AOV_load_7 = load i3 %outcome_AOV_addr_7"   --->   Operation 45 'load' 'outcome_AOV_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%outcomeInRam_addr = getelementptr i288 %outcomeInRam, i64 0, i64 0"   --->   Operation 46 'getelementptr' 'outcomeInRam_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %outcome_AOV_load"   --->   Operation 47 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%empty_48 = bitcast i32 %outcome_AOV_load_1"   --->   Operation 48 'bitcast' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%empty_49 = bitcast i32 %outcome_AOV_load_2"   --->   Operation 49 'bitcast' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_50 = bitcast i32 %outcome_AOV_load_3"   --->   Operation 50 'bitcast' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%empty_51 = bitcast i32 %outcome_AOV_load_4"   --->   Operation 51 'bitcast' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_52 = bitcast i32 %outcome_AOV_load_5"   --->   Operation 52 'bitcast' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%empty_53 = bitcast i32 %outcome_AOV_load_6"   --->   Operation 53 'bitcast' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_54 = bitcast i32 %outcome_AOV_load_7"   --->   Operation 54 'bitcast' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_35_i = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8, i32 %empty_54, i32 %empty_53, i32 %empty_52, i32 %empty_51, i32 %empty_50, i32 %empty_49, i32 %empty_48, i32 %empty, i16 %p_read_2, i8 0, i8 %p_read_3"   --->   Operation 55 'bitconcatenate' 'tmp_35_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [2/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i288, i4 %outcomeInRam_addr, i288 %tmp_35_i, i36 68719476735"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.95>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i288 %outcomeInRam"   --->   Operation 57 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (3.63ns)   --->   "%p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read3"   --->   Operation 59 'read' 'p_read_1' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 60 [1/1] (3.63ns)   --->   "%p_read63 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read"   --->   Operation 60 'read' 'p_read63' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %contr_AOV, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%errorInTask1_cast_i = zext i4 %p_read63"   --->   Operation 68 'zext' 'errorInTask1_cast_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %errorInTask, i64 666, i64 207, i64 1"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i288 %outcomeInRam, i64 666, i64 207, i64 1"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %errorInTask, void @empty_1, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeInRam, void @empty_1, i32 0, i32 0, void @empty_17, i32 1, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/2] (3.25ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i288, i4 %outcomeInRam_addr, i288 %tmp_35_i, i36 68719476735"   --->   Operation 73 'store' 'store_ln0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 288> <Depth = 16> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%errorInTask_addr = getelementptr i1 %errorInTask, i64 0, i64 %errorInTask1_cast_i" [detector_solid/abs_solid_detector.cpp:537->detector_solid/abs_solid_detector.cpp:577]   --->   Operation 74 'getelementptr' 'errorInTask_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.32ns)   --->   "%store_ln537 = store i1 %p_read_1, i4 %errorInTask_addr" [detector_solid/abs_solid_detector.cpp:537->detector_solid/abs_solid_detector.cpp:577]   --->   Operation 75 'store' 'store_ln537' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 16> <RAM>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln577 = ret" [detector_solid/abs_solid_detector.cpp:577]   --->   Operation 76 'ret' 'ret_ln577' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ errorInTask]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outcomeInRam]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ contr_AOV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ contr_AOV_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
contr_AOV_7_read           (read                  ) [ 001000000]
contr_AOV_6_read           (read                  ) [ 001000000]
contr_AOV_5_read           (read                  ) [ 001000000]
contr_AOV_4_read           (read                  ) [ 001000000]
contr_AOV_3_read           (read                  ) [ 001000000]
contr_AOV_2_read           (read                  ) [ 001000000]
contr_AOV_1_read           (read                  ) [ 001000000]
contr_AOV_read             (read                  ) [ 001000000]
outcome_AOV                (alloca                ) [ 001111100]
call_ln0                   (call                  ) [ 000000000]
outcome_AOV_addr           (getelementptr         ) [ 000010000]
outcome_AOV_addr_1         (getelementptr         ) [ 000010000]
outcome_AOV_load           (load                  ) [ 000001110]
outcome_AOV_load_1         (load                  ) [ 000001110]
outcome_AOV_addr_2         (getelementptr         ) [ 000001000]
outcome_AOV_addr_3         (getelementptr         ) [ 000001000]
outcome_AOV_load_2         (load                  ) [ 000000110]
outcome_AOV_load_3         (load                  ) [ 000000110]
outcome_AOV_addr_4         (getelementptr         ) [ 000000100]
outcome_AOV_addr_5         (getelementptr         ) [ 000000100]
outcome_AOV_load_4         (load                  ) [ 000000010]
outcome_AOV_load_5         (load                  ) [ 000000010]
outcome_AOV_addr_6         (getelementptr         ) [ 000000010]
outcome_AOV_addr_7         (getelementptr         ) [ 000000010]
p_read_2                   (read                  ) [ 000000000]
p_read_3                   (read                  ) [ 000000000]
outcome_AOV_load_6         (load                  ) [ 000000000]
outcome_AOV_load_7         (load                  ) [ 000000000]
outcomeInRam_addr          (getelementptr         ) [ 000000001]
empty                      (bitcast               ) [ 000000000]
empty_48                   (bitcast               ) [ 000000000]
empty_49                   (bitcast               ) [ 000000000]
empty_50                   (bitcast               ) [ 000000000]
empty_51                   (bitcast               ) [ 000000000]
empty_52                   (bitcast               ) [ 000000000]
empty_53                   (bitcast               ) [ 000000000]
empty_54                   (bitcast               ) [ 000000000]
tmp_35_i                   (bitconcatenate        ) [ 000000001]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
p_read_1                   (read                  ) [ 000000000]
p_read63                   (read                  ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
errorInTask1_cast_i        (zext                  ) [ 000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000]
specmemcore_ln0            (specmemcore           ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
specinterface_ln0          (specinterface         ) [ 000000000]
store_ln0                  (store                 ) [ 000000000]
errorInTask_addr           (getelementptr         ) [ 000000000]
store_ln537                (store                 ) [ 000000000]
ret_ln577                  (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="errorInTask">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="errorInTask"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outcomeInRam">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outcomeInRam"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="contr_AOV">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="contr_AOV_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="contr_AOV_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="contr_AOV_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="contr_AOV_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="contr_AOV_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="contr_AOV_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="contr_AOV_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="contr_AOV_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeOutcome_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i288"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="outcome_AOV_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outcome_AOV/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="contr_AOV_7_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_7_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="contr_AOV_6_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_6_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="contr_AOV_5_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_5_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="contr_AOV_4_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_4_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="contr_AOV_3_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_3_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="contr_AOV_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="contr_AOV_1_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_1_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="contr_AOV_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="contr_AOV_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_2_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_3_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/7 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_1_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/8 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read63_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read63/8 "/>
</bind>
</comp>

<comp id="170" class="1004" name="outcome_AOV_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="183" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
<pin id="185" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcome_AOV_load/3 outcome_AOV_load_1/3 outcome_AOV_load_2/4 outcome_AOV_load_3/4 outcome_AOV_load_4/5 outcome_AOV_load_5/5 outcome_AOV_load_6/6 outcome_AOV_load_7/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="outcome_AOV_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_1/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="outcome_AOV_addr_2_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_2/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="outcome_AOV_addr_3_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="3" slack="0"/>
<pin id="207" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_3/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="outcome_AOV_addr_4_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_4/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="outcome_AOV_addr_5_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_5/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="outcome_AOV_addr_6_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="4" slack="0"/>
<pin id="231" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_6/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="outcome_AOV_addr_7_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="4" slack="0"/>
<pin id="239" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcome_AOV_addr_7/6 "/>
</bind>
</comp>

<comp id="243" class="1004" name="outcomeInRam_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="288" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outcomeInRam_addr/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="0" index="1" bw="288" slack="0"/>
<pin id="254" dir="0" index="2" bw="36" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="288" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="errorInTask_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="errorInTask_addr/8 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln537_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln537/8 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_writeOutcome_Pipeline_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="32" slack="0"/>
<pin id="275" dir="0" index="4" bw="32" slack="0"/>
<pin id="276" dir="0" index="5" bw="32" slack="0"/>
<pin id="277" dir="0" index="6" bw="32" slack="0"/>
<pin id="278" dir="0" index="7" bw="32" slack="0"/>
<pin id="279" dir="0" index="8" bw="32" slack="0"/>
<pin id="280" dir="0" index="9" bw="32" slack="0"/>
<pin id="281" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="3"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="empty_48_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="3"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_48/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_49_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_49/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_50_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_50/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_51_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_51/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_52_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_52/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_53_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_53/7 "/>
</bind>
</comp>

<comp id="314" class="1004" name="empty_54_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_54/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_35_i_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="288" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="0" index="3" bw="32" slack="0"/>
<pin id="323" dir="0" index="4" bw="32" slack="0"/>
<pin id="324" dir="0" index="5" bw="32" slack="0"/>
<pin id="325" dir="0" index="6" bw="32" slack="0"/>
<pin id="326" dir="0" index="7" bw="32" slack="0"/>
<pin id="327" dir="0" index="8" bw="32" slack="0"/>
<pin id="328" dir="0" index="9" bw="16" slack="0"/>
<pin id="329" dir="0" index="10" bw="1" slack="0"/>
<pin id="330" dir="0" index="11" bw="8" slack="0"/>
<pin id="331" dir="1" index="12" bw="288" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35_i/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="errorInTask1_cast_i_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="errorInTask1_cast_i/8 "/>
</bind>
</comp>

<comp id="350" class="1005" name="contr_AOV_7_read_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_7_read "/>
</bind>
</comp>

<comp id="355" class="1005" name="contr_AOV_6_read_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_6_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="contr_AOV_5_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_5_read "/>
</bind>
</comp>

<comp id="365" class="1005" name="contr_AOV_4_read_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_4_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="contr_AOV_3_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_3_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="contr_AOV_2_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_2_read "/>
</bind>
</comp>

<comp id="380" class="1005" name="contr_AOV_1_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_1_read "/>
</bind>
</comp>

<comp id="385" class="1005" name="contr_AOV_read_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="contr_AOV_read "/>
</bind>
</comp>

<comp id="390" class="1005" name="outcome_AOV_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="3" slack="1"/>
<pin id="392" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="outcome_AOV_addr_1_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_1 "/>
</bind>
</comp>

<comp id="400" class="1005" name="outcome_AOV_load_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="3"/>
<pin id="402" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load "/>
</bind>
</comp>

<comp id="405" class="1005" name="outcome_AOV_load_1_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="3"/>
<pin id="407" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="outcome_AOV_addr_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="outcome_AOV_addr_3_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="1"/>
<pin id="417" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_3 "/>
</bind>
</comp>

<comp id="420" class="1005" name="outcome_AOV_load_2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="outcome_AOV_load_3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="outcome_AOV_addr_4_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_4 "/>
</bind>
</comp>

<comp id="435" class="1005" name="outcome_AOV_addr_5_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="1"/>
<pin id="437" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_5 "/>
</bind>
</comp>

<comp id="440" class="1005" name="outcome_AOV_load_4_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_4 "/>
</bind>
</comp>

<comp id="445" class="1005" name="outcome_AOV_load_5_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_load_5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="outcome_AOV_addr_6_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="1"/>
<pin id="452" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_6 "/>
</bind>
</comp>

<comp id="455" class="1005" name="outcome_AOV_addr_7_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="3" slack="1"/>
<pin id="457" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outcome_AOV_addr_7 "/>
</bind>
</comp>

<comp id="460" class="1005" name="outcomeInRam_addr_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="outcomeInRam_addr "/>
</bind>
</comp>

<comp id="465" class="1005" name="tmp_35_i_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="288" slack="1"/>
<pin id="467" dir="1" index="1" bw="288" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="30" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="78" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="186"><net_src comp="170" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="232"><net_src comp="34" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="242"><net_src comp="235" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="158" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="282"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="283"><net_src comp="140" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="284"><net_src comp="134" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="285"><net_src comp="128" pin="2"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="122" pin="2"/><net_sink comp="270" pin=4"/></net>

<net id="287"><net_src comp="116" pin="2"/><net_sink comp="270" pin=5"/></net>

<net id="288"><net_src comp="110" pin="2"/><net_sink comp="270" pin=6"/></net>

<net id="289"><net_src comp="104" pin="2"/><net_sink comp="270" pin=7"/></net>

<net id="290"><net_src comp="98" pin="2"/><net_sink comp="270" pin=8"/></net>

<net id="291"><net_src comp="94" pin="1"/><net_sink comp="270" pin=9"/></net>

<net id="313"><net_src comp="177" pin="7"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="177" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="334"><net_src comp="310" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="335"><net_src comp="307" pin="1"/><net_sink comp="318" pin=3"/></net>

<net id="336"><net_src comp="304" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="337"><net_src comp="301" pin="1"/><net_sink comp="318" pin=5"/></net>

<net id="338"><net_src comp="298" pin="1"/><net_sink comp="318" pin=6"/></net>

<net id="339"><net_src comp="295" pin="1"/><net_sink comp="318" pin=7"/></net>

<net id="340"><net_src comp="292" pin="1"/><net_sink comp="318" pin=8"/></net>

<net id="341"><net_src comp="146" pin="2"/><net_sink comp="318" pin=9"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="318" pin=10"/></net>

<net id="343"><net_src comp="152" pin="2"/><net_sink comp="318" pin=11"/></net>

<net id="344"><net_src comp="318" pin="12"/><net_sink comp="251" pin=1"/></net>

<net id="348"><net_src comp="164" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="353"><net_src comp="98" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="270" pin=8"/></net>

<net id="358"><net_src comp="104" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="270" pin=7"/></net>

<net id="363"><net_src comp="110" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="270" pin=6"/></net>

<net id="368"><net_src comp="116" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="270" pin=5"/></net>

<net id="373"><net_src comp="122" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="270" pin=4"/></net>

<net id="378"><net_src comp="128" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="383"><net_src comp="134" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="388"><net_src comp="140" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="393"><net_src comp="170" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="398"><net_src comp="187" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="403"><net_src comp="177" pin="7"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="408"><net_src comp="177" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="413"><net_src comp="195" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="418"><net_src comp="203" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="423"><net_src comp="177" pin="7"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="428"><net_src comp="177" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="433"><net_src comp="211" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="438"><net_src comp="219" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="443"><net_src comp="177" pin="7"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="448"><net_src comp="177" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="453"><net_src comp="227" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="458"><net_src comp="235" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="463"><net_src comp="243" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="468"><net_src comp="318" pin="12"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="251" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: errorInTask | {8 }
	Port: outcomeInRam | {7 8 }
 - Input state : 
	Port: writeOutcome : errorInTask | {}
	Port: writeOutcome : p_read | {8 }
	Port: writeOutcome : p_read1 | {7 }
	Port: writeOutcome : p_read2 | {7 }
	Port: writeOutcome : p_read3 | {8 }
	Port: writeOutcome : outcomeInRam | {}
	Port: writeOutcome : contr_AOV | {1 }
	Port: writeOutcome : contr_AOV_1 | {1 }
	Port: writeOutcome : contr_AOV_2 | {1 }
	Port: writeOutcome : contr_AOV_3 | {1 }
	Port: writeOutcome : contr_AOV_4 | {1 }
	Port: writeOutcome : contr_AOV_5 | {1 }
	Port: writeOutcome : contr_AOV_6 | {1 }
	Port: writeOutcome : contr_AOV_7 | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		outcome_AOV_load : 1
		outcome_AOV_load_1 : 1
	State 4
		outcome_AOV_load_2 : 1
		outcome_AOV_load_3 : 1
	State 5
		outcome_AOV_load_4 : 1
		outcome_AOV_load_5 : 1
	State 6
		outcome_AOV_load_6 : 1
		outcome_AOV_load_7 : 1
	State 7
		empty_53 : 1
		empty_54 : 1
		tmp_35_i : 2
		store_ln0 : 3
	State 8
		errorInTask_addr : 1
		store_ln537 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | grp_writeOutcome_Pipeline_1_fu_270 |    4    |    64   |
|----------|------------------------------------|---------|---------|
|          |     contr_AOV_7_read_read_fu_98    |    0    |    0    |
|          |    contr_AOV_6_read_read_fu_104    |    0    |    0    |
|          |    contr_AOV_5_read_read_fu_110    |    0    |    0    |
|          |    contr_AOV_4_read_read_fu_116    |    0    |    0    |
|          |    contr_AOV_3_read_read_fu_122    |    0    |    0    |
|   read   |    contr_AOV_2_read_read_fu_128    |    0    |    0    |
|          |    contr_AOV_1_read_read_fu_134    |    0    |    0    |
|          |     contr_AOV_read_read_fu_140     |    0    |    0    |
|          |        p_read_2_read_fu_146        |    0    |    0    |
|          |        p_read_3_read_fu_152        |    0    |    0    |
|          |        p_read_1_read_fu_158        |    0    |    0    |
|          |        p_read63_read_fu_164        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|           tmp_35_i_fu_318          |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |     errorInTask1_cast_i_fu_345     |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    4    |    64   |
|----------|------------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|outcome_AOV|    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   64   |    4   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| contr_AOV_1_read_reg_380 |   32   |
| contr_AOV_2_read_reg_375 |   32   |
| contr_AOV_3_read_reg_370 |   32   |
| contr_AOV_4_read_reg_365 |   32   |
| contr_AOV_5_read_reg_360 |   32   |
| contr_AOV_6_read_reg_355 |   32   |
| contr_AOV_7_read_reg_350 |   32   |
|  contr_AOV_read_reg_385  |   32   |
| outcomeInRam_addr_reg_460|    4   |
|outcome_AOV_addr_1_reg_395|    3   |
|outcome_AOV_addr_2_reg_410|    3   |
|outcome_AOV_addr_3_reg_415|    3   |
|outcome_AOV_addr_4_reg_430|    3   |
|outcome_AOV_addr_5_reg_435|    3   |
|outcome_AOV_addr_6_reg_450|    3   |
|outcome_AOV_addr_7_reg_455|    3   |
| outcome_AOV_addr_reg_390 |    3   |
|outcome_AOV_load_1_reg_405|   32   |
|outcome_AOV_load_2_reg_420|   32   |
|outcome_AOV_load_3_reg_425|   32   |
|outcome_AOV_load_4_reg_440|   32   |
|outcome_AOV_load_5_reg_445|   32   |
| outcome_AOV_load_reg_400 |   32   |
|     tmp_35_i_reg_465     |   288  |
+--------------------------+--------+
|           Total          |   764  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_177         |  p0  |   8  |   3  |   24   ||    42   |
|          grp_access_fu_177         |  p2  |   8  |   0  |    0   ||    42   |
|          grp_access_fu_251         |  p1  |   2  |  288 |   576  ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p2  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p3  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p4  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p5  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p6  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p7  |   2  |  32  |   64   ||    9    |
| grp_writeOutcome_Pipeline_1_fu_270 |  p8  |   2  |  32  |   64   ||    9    |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |  1112  || 18.8996 ||   165   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    4   |   64   |    -   |
|   Memory  |    0   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |   18   |    -   |   165  |    -   |
|  Register |    -   |    -   |   764  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   18   |   832  |   233  |    0   |
+-----------+--------+--------+--------+--------+--------+
