Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Wed Nov 10 23:01:52 2021
| Host              : steve running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.470        0.000                      0                16741        0.008        0.000                      0                16741        3.500        0.000                       0                  6368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.470        0.000                      0                16741        0.008        0.000                      0                16741        3.500        0.000                       0                  6368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_0_16/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.949ns  (logic 0.397ns (6.673%)  route 5.552ns (93.327%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 11.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.759ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          4.350     7.922    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X1Y20         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_16/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.586    11.753    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X1Y20         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_16/CLKARDCLK
                         clock pessimism              0.121    11.874    
                         clock uncertainty           -0.176    11.698    
    RAMB36_X1Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.392    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_16
  -------------------------------------------------------------------
                         required time                         11.392    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.531ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_1_17/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.882ns  (logic 0.397ns (6.749%)  route 5.485ns (93.251%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.747ns = ( 11.747 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.759ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          4.283     7.855    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X1Y19         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_17/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.580    11.747    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X1Y19         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_17/CLKARDCLK
                         clock pessimism              0.121    11.868    
                         clock uncertainty           -0.176    11.692    
    RAMB36_X1Y19         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.386    design_1_i/mlp_sigmoid_0/inst/q0_reg_1_17
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -7.855    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_0_13/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.670ns  (logic 0.397ns (7.002%)  route 5.273ns (92.998%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.759 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.592ns (routing 0.759ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          4.071     7.643    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_13/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.592    11.759    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X0Y16         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_13/CLKARDCLK
                         clock pessimism              0.121    11.880    
                         clock uncertainty           -0.176    11.704    
    RAMB36_X0Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.398    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_13
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_0_18/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.397ns (7.093%)  route 5.200ns (92.907%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 11.765 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.759ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          3.998     7.570    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_18/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.598    11.765    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X0Y15         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_18/CLKARDCLK
                         clock pessimism              0.121    11.886    
                         clock uncertainty           -0.176    11.710    
    RAMB36_X0Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.404    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_18
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_1_12/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 0.397ns (7.153%)  route 5.153ns (92.847%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.781ns = ( 11.781 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.614ns (routing 0.759ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          3.951     7.523    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X2Y20         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_12/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.614    11.781    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X2Y20         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_12/CLKARDCLK
                         clock pessimism              0.121    11.902    
                         clock uncertainty           -0.176    11.726    
    RAMB36_X2Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.420    design_1_i/mlp_sigmoid_0/inst/q0_reg_1_12
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/icmp_ln557_reg_1132_pp7_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 1.981ns (33.881%)  route 3.866ns (66.119%))
  Logic Levels:           17  (CARRY8=10 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.741ns = ( 11.741 - 10.000 ) 
    Source Clock Delay      (SCD):    1.967ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.760ns (routing 0.840ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.759ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.760     1.967    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y54         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/icmp_ln557_reg_1132_pp7_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.063 f  design_1_i/mlp_sigmoid_0/inst/icmp_ln557_reg_1132_pp7_iter4_reg_reg[0]/Q
                         net (fo=34, routed)          0.711     2.774    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/icmp_ln557_reg_1132_pp7_iter4_reg
    SLICE_X5Y79          LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.176     2.950 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst_i_5__1/O
                         net (fo=73, routed)          0.654     3.604    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/s_axis_a_tdata[28]
    SLICE_X13Y80         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     3.722 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_63/O
                         net (fo=2, routed)           0.259     3.981    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_63_n_5
    SLICE_X12Y80         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     4.157 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_44/O
                         net (fo=4, routed)           0.233     4.390    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_44_n_5
    SLICE_X10Y79         LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     4.566 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_28/O
                         net (fo=2, routed)           0.228     4.794    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_flt_to_fix/aligned_mant_pa[0]
    SLICE_X9Y82          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     4.989 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_17/O
                         net (fo=1, routed)           0.299     5.288    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_i_17_n_5
    SLICE_X10Y83         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     5.526 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry/CO[7]
                         net (fo=1, routed)           0.028     5.554    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry_n_5
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.577 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__0/CO[7]
                         net (fo=1, routed)           0.028     5.605    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__0_n_5
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.628 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__1/CO[7]
                         net (fo=1, routed)           0.028     5.656    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__1_n_5
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.679 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__2/CO[7]
                         net (fo=1, routed)           0.028     5.707    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__2_n_5
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.730 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__3/CO[7]
                         net (fo=1, routed)           0.028     5.758    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__3_n_5
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.781 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__4/CO[7]
                         net (fo=1, routed)           0.028     5.809    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__4_n_5
    SLICE_X10Y89         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.832 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__5/CO[7]
                         net (fo=1, routed)           0.060     5.892    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__5_n_5
    SLICE_X10Y90         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     5.915 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__6/CO[7]
                         net (fo=1, routed)           0.028     5.943    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__6_n_5
    SLICE_X10Y91         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     6.047 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/split_output_i_carry__7/O[1]
                         net (fo=95, routed)          0.554     6.601    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[1].i_msb_select/split_output_i[17]
    SLICE_X6Y84          LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.193     6.794 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/g_msb_select[1].i_msb_select/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3/O
                         net (fo=8, routed)           0.398     7.192    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/lsb_select_async[1]_7[3]
    SLICE_X5Y82          LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.116     7.308 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__8/O
                         net (fo=1, routed)           0.243     7.551    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__8_n_5
    SLICE_X5Y82          CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[3])
                                                      0.232     7.783 r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/CO[3]
                         net (fo=1, routed)           0.031     7.814    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/carry[4]
    SLICE_X5Y82          FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.574    11.741    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/aclk
    SLICE_X5Y82          FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.121    11.862    
                         clock uncertainty           -0.176    11.686    
    SLICE_X5Y82          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    11.713    design_1_i/mlp_sigmoid_0/inst/facc_32ns_32ns_1ns_32_3_no_dsp_1_U7/FAcc_u/inst/i_synth/ACCUM_OP.OP/i_msb_detect_final/i_all_zeros/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         11.713    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_0_12/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 0.397ns (7.252%)  route 5.077ns (92.748%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 11.754 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.759ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          3.875     7.447    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_12/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.587    11.754    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_12/CLKARDCLK
                         clock pessimism              0.121    11.875    
                         clock uncertainty           -0.176    11.699    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.393    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_12
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_0_15/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 0.397ns (7.266%)  route 5.067ns (92.734%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 11.760 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.593ns (routing 0.759ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          3.865     7.437    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X1Y15         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_15/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.593    11.760    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X1Y15         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_15/CLKARDCLK
                         clock pessimism              0.121    11.881    
                         clock uncertainty           -0.176    11.705    
    RAMB36_X1Y15         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.399    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_15
  -------------------------------------------------------------------
                         required time                         11.399    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.990ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_1_15/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.441ns  (logic 0.397ns (7.296%)  route 5.044ns (92.704%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.765ns = ( 11.765 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.759ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.122     3.572 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/O[2]
                         net (fo=62, routed)          3.842     7.414    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[8]
    RAMB36_X2Y18         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_15/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.598    11.765    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X2Y18         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_15/CLKARDCLK
                         clock pessimism              0.121    11.886    
                         clock uncertainty           -0.176    11.710    
    RAMB36_X2Y18         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.306    11.404    design_1_i/mlp_sigmoid_0/inst/q0_reg_1_15
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  3.990    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mlp_sigmoid_0/inst/q0_reg_0_11/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.592ns (11.032%)  route 4.774ns (88.968%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.973ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.766ns (routing 0.840ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.554ns (routing 0.759ns, distribution 0.795ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.766     1.973    design_1_i/mlp_sigmoid_0/inst/ap_clk
    SLICE_X11Y53         FDRE                                         r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.069 r  design_1_i/mlp_sigmoid_0/inst/ap_CS_fsm_reg[38]/Q
                         net (fo=112, routed)         0.996     3.065    design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/add_ln541_reg_1067_reg[0][3]
    SLICE_X6Y49          LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     3.244 r  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/j_1_reg_486[0]_i_1/O
                         net (fo=5, routed)           0.206     3.450    design_1_i/mlp_sigmoid_0/inst/tmp_4_fu_806_p3[7]
    SLICE_X6Y50          CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     3.600 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.628    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_2__0_n_5
    SLICE_X6Y51          CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.104     3.732 f  design_1_i/mlp_sigmoid_0/inst/q0_reg_mux_sel__21_i_2/O[1]
                         net (fo=3, routed)           0.136     3.868    design_1_i/mlp_sigmoid_0/inst/Layer1ToLayer2Weights_address0[15]
    SLICE_X8Y51          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.063     3.931 r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_1__0/O
                         net (fo=31, routed)          3.408     7.339    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_0_i_1__0_n_5
    RAMB36_X1Y11         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_11/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.554    11.721    design_1_i/mlp_sigmoid_0/inst/ap_clk
    RAMB36_X1Y11         RAMB36E2                                     r  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_11/CLKARDCLK
                         clock pessimism              0.162    11.883    
                         clock uncertainty           -0.176    11.707    
    RAMB36_X1Y11         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.361    11.346    design_1_i/mlp_sigmoid_0/inst/q0_reg_0_11
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  4.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.070ns (26.616%)  route 0.193ns (73.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.526ns (routing 0.759ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.840ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.526     1.693    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X13Y20         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.763 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.193     1.956    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH3
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y0 (CLOCK_ROOT)    net (fo=6435, routed)        1.805     2.012    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X14Y20         RAMD32                                       r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME_D1/CLK
                         clock pessimism             -0.160     1.852    
    SLICE_X14Y20         RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.096     1.948    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y18  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X1Y18  design_1_i/mlp_sigmoid_0/inst/Layer1_out_U/mlp_sigmoid_Layer1_out_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X2Y8   design_1_i/mlp_sigmoid_0/inst/InputToLayer1Weights_U/mlp_sigmoid_InputToLayer1Weights_rom_U/q0_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X3Y11  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_25/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X5Y12  design_1_i/mlp_sigmoid_0/inst/q0_reg_1_21/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X4Y6   design_1_i/mlp_sigmoid_0/inst/InputToLayer1Weights_U/mlp_sigmoid_InputToLayer1Weights_rom_U/q0_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X2Y12  design_1_i/mlp_sigmoid_0/inst/q0_reg_0_26/CLKARDCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X1Y13   design_1_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y55   design_1_i/mlp_sigmoid_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U3/mlp_sigmoid_ap_fdiv_8_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y55   design_1_i/mlp_sigmoid_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U3/mlp_sigmoid_ap_fdiv_8_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X9Y55   design_1_i/mlp_sigmoid_0/inst/fdiv_32ns_32ns_32_10_no_dsp_1_U3/mlp_sigmoid_ap_fdiv_8_no_dsp_32_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[4]_srl2/CLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  design_1_i/mlp_sigmoid_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U4/mlp_sigmoid_ap_fexp_6_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  design_1_i/mlp_sigmoid_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U4/mlp_sigmoid_ap_fexp_6_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  design_1_i/mlp_sigmoid_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U4/mlp_sigmoid_ap_fexp_6_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X14Y92  design_1_i/mlp_sigmoid_0/inst/fexp_32ns_32ns_32_8_full_dsp_1_U4/mlp_sigmoid_ap_fexp_6_full_dsp_32_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]_srl2/CLK



